{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702574238820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702574238826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 12:17:18 2023 " "Processing started: Thu Dec 14 12:17:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702574238826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574238826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project_Clapper -c Final_Project_Clapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project_Clapper -c Final_Project_Clapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574238826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702574239480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702574239480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/final_project_clapper.v 1 1 " "Found 1 design units, including 1 entities, in source file src/final_project_clapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project_Clapper " "Found entity 1: Final_Project_Clapper" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clapcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clapcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clapCounter " "Found entity 1: clapCounter" {  } { { "src/clapCounter.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/clapCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/maxfinder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/maxfinder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MaxFinder " "Found entity 1: MaxFinder" {  } { { "src/MaxFinder.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/MaxFinder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253250 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/3-text/src/mono_8x8/demo.v " "Can't analyze file -- file src/3-text/src/mono_8x8/demo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702574253251 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/3-text/src/mono_8x8/charbuf_mono_64x64/charbuf_mono_64x64.v " "Can't analyze file -- file src/3-text/src/mono_8x8/charbuf_mono_64x64/charbuf_mono_64x64.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702574253253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/i2c/i2ctxlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/i2c/i2ctxlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CTxLogic " "Found entity 1: I2CTxLogic" {  } { { "src/audio/i2c/I2CTxLogic.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CTxLogic.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253278 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2CMaster.v(47) " "Verilog HDL information at I2CMaster.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "src/audio/i2c/I2CMaster.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CMaster.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702574253286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/i2c/i2cmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/i2c/i2cmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CMaster " "Found entity 1: I2CMaster" {  } { { "src/audio/i2c/I2CMaster.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CMaster.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/i2sreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/i2sreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2SReceiver " "Found entity 1: I2SReceiver" {  } { { "src/audio/I2SReceiver.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/I2SReceiver.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/codecconfigurator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/audio/codecconfigurator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodecConfigurator " "Found entity 1: CodecConfigurator" {  } { { "src/audio/CodecConfigurator.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/CodecConfigurator.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/filter/secondordersection.v 1 1 " "Found 1 design units, including 1 entities, in source file src/filter/secondordersection.v" { { "Info" "ISGN_ENTITY_NAME" "1 SecondOrderSection " "Found entity 1: SecondOrderSection" {  } { { "src/filter/SecondOrderSection.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/SecondOrderSection.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/filter/iirmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/filter/iirmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 IirMultiplier " "Found entity 1: IirMultiplier" {  } { { "src/filter/IirMultiplier.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirMultiplier.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/filter/iirfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/filter/iirfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IirFilter " "Found entity 1: IirFilter" {  } { { "src/filter/IirFilter.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirFilter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "src/ClockDivider.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/ClockDivider.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253376 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/video/VGASyncGenerator.v " "Can't analyze file -- file src/video/VGASyncGenerator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702574253377 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/video/VGAGenerator.v " "Can't analyze file -- file src/video/VGAGenerator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702574253379 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/video/VGAClockSource.v " "Can't analyze file -- file src/video/VGAClockSource.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702574253380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/magnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fft/magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 Magnitude " "Found entity 1: Magnitude" {  } { { "src/fft/Magnitude.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/Magnitude.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fft/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253429 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/video/VideoRAM.v " "Can't analyze file -- file src/video/VideoRAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702574253432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft_mf.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fft/mf/fft_mf.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_mf " "Found entity 1: FFT_mf" {  } { { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574253435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574253435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/fft_pack_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/fft/mf/fft-library/fft_pack_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack_fft_130 " "Found design unit 1: fft_pack_fft_130" {  } { { "src/fft/mf/fft-library/fft_pack_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/fft_pack_fft_130.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack_fft_130-body " "Found design unit 2: fft_pack_fft_130-body" {  } { { "src/fft/mf/fft-library/fft_pack_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/fft_pack_fft_130.vhd" 2106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fft_130 " "Found design unit 1: auk_dspip_math_pkg_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254271 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fft_130-body " "Found design unit 2: auk_dspip_math_pkg_fft_130-body" {  } { { "src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_math_pkg_fft_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fft_130 " "Found design unit 1: auk_dspip_lib_pkg_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_lib_pkg_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg_fft_130 " "Found design unit 1: auk_dspip_text_pkg_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg_fft_130-body " "Found design unit 2: auk_dspip_text_pkg_fft_130-body" {  } { { "src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_text_pkg_fft_130.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_fft_130-beh " "Found design unit 1: auk_dspip_roundsat_fft_130-beh" {  } { { "src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254480 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_fft_130 " "Found entity 1: auk_dspip_roundsat_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_roundsat_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254569 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_source_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254647 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_sink_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fft_130-struct" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254721 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_controller_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254778 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_alufp_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254835 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_aslf_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254892 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castftox_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254949 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castxtof_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574254949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574254949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574255004 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_clzf_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574255004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574255004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_130-rtl" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574255060 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_mulfp_fft_130" {  } { { "src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574255060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574255060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ledcounton.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ledcounton.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDcountOn " "Found entity 1: LEDcountOn" {  } { { "src/LEDcountOn.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/LEDcountOn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574255067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574255067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project_Clapper " "Elaborating entity \"Final_Project_Clapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702574255138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 18 Final_Project_Clapper.v(55) " "Verilog HDL assignment warning at Final_Project_Clapper.v(55): truncated value with size 26 to match size of target (18)" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702574255141 "|Final_Project_Clapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:cd0 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:cd0\"" {  } { { "src/Final_Project_Clapper.v" "cd0" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:cd1 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:cd1\"" {  } { { "src/Final_Project_Clapper.v" "cd1" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:cd2 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:cd2\"" {  } { { "src/Final_Project_Clapper.v" "cd2" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:cd3 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:cd3\"" {  } { { "src/Final_Project_Clapper.v" "cd3" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodecConfigurator CodecConfigurator:cc0 " "Elaborating entity \"CodecConfigurator\" for hierarchy \"CodecConfigurator:cc0\"" {  } { { "src/Final_Project_Clapper.v" "cc0" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CMaster CodecConfigurator:cc0\|I2CMaster:i2cm1 " "Elaborating entity \"I2CMaster\" for hierarchy \"CodecConfigurator:cc0\|I2CMaster:i2cm1\"" {  } { { "src/audio/CodecConfigurator.v" "i2cm1" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/CodecConfigurator.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CTxLogic CodecConfigurator:cc0\|I2CMaster:i2cm1\|I2CTxLogic:txLogic " "Elaborating entity \"I2CTxLogic\" for hierarchy \"CodecConfigurator:cc0\|I2CMaster:i2cm1\|I2CTxLogic:txLogic\"" {  } { { "src/audio/i2c/I2CMaster.v" "txLogic" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CMaster.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 I2CTxLogic.v(89) " "Verilog HDL assignment warning at I2CTxLogic.v(89): truncated value with size 8 to match size of target (1)" {  } { { "src/audio/i2c/I2CTxLogic.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/i2c/I2CTxLogic.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702574255183 "|Final_Project_Clapper|CodecConfigurator:cc0|I2CMaster:i2cm1|I2CTxLogic:txLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2SReceiver I2SReceiver:i2sr0 " "Elaborating entity \"I2SReceiver\" for hierarchy \"I2SReceiver:i2sr0\"" {  } { { "src/Final_Project_Clapper.v" "i2sr0" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 I2SReceiver.v(61) " "Verilog HDL assignment warning at I2SReceiver.v(61): truncated value with size 18 to match size of target (16)" {  } { { "src/audio/I2SReceiver.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/I2SReceiver.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702574255190 "|Final_Project_Clapper|I2SReceiver:i2sr0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 I2SReceiver.v(67) " "Verilog HDL assignment warning at I2SReceiver.v(67): truncated value with size 18 to match size of target (16)" {  } { { "src/audio/I2SReceiver.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/I2SReceiver.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702574255190 "|Final_Project_Clapper|I2SReceiver:i2sr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IirFilter IirFilter:iirf0 " "Elaborating entity \"IirFilter\" for hierarchy \"IirFilter:iirf0\"" {  } { { "src/Final_Project_Clapper.v" "iirf0" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 18 FixedPoint.v(36) " "Verilog HDL assignment warning at FixedPoint.v(36): truncated value with size 37 to match size of target (18)" {  } { { "src/filter/FixedPoint.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/FixedPoint.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702574255196 "|Final_Project_Clapper|IirFilter:iirf0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondOrderSection IirFilter:iirf0\|SecondOrderSection:sos0 " "Elaborating entity \"SecondOrderSection\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos0\"" {  } { { "src/filter/IirFilter.v" "sos0" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirFilter.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 18 FixedPoint.v(36) " "Verilog HDL assignment warning at FixedPoint.v(36): truncated value with size 37 to match size of target (18)" {  } { { "src/filter/FixedPoint.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/FixedPoint.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702574255202 "|Final_Project_Clapper|IirFilter:iirf0|SecondOrderSection:sos0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IirMultiplier IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0 " "Elaborating entity \"IirMultiplier\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\"" {  } { { "src/filter/SecondOrderSection.v" "im0" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/SecondOrderSection.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component\"" {  } { { "src/filter/IirMultiplier.v" "lpm_mult_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirMultiplier.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component\"" {  } { { "src/filter/IirMultiplier.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirMultiplier.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702574255372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702574255372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702574255372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702574255372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702574255372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702574255372 ""}  } { { "src/filter/IirMultiplier.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirMultiplier.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702574255372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9sq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9sq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9sq " "Found entity 1: mult_9sq" {  } { { "db/mult_9sq.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_9sq.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574255422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574255422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9sq IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated " "Elaborating entity \"mult_9sq\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos0\|IirMultiplier:im0\|lpm_mult:lpm_mult_component\|mult_9sq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondOrderSection IirFilter:iirf0\|SecondOrderSection:sos1 " "Elaborating entity \"SecondOrderSection\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos1\"" {  } { { "src/filter/IirFilter.v" "sos1" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirFilter.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 18 FixedPoint.v(36) " "Verilog HDL assignment warning at FixedPoint.v(36): truncated value with size 37 to match size of target (18)" {  } { { "src/filter/FixedPoint.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/FixedPoint.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702574255431 "|Final_Project_Clapper|IirFilter:iirf0|SecondOrderSection:sos1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondOrderSection IirFilter:iirf0\|SecondOrderSection:sos2 " "Elaborating entity \"SecondOrderSection\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos2\"" {  } { { "src/filter/IirFilter.v" "sos2" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirFilter.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 18 FixedPoint.v(36) " "Verilog HDL assignment warning at FixedPoint.v(36): truncated value with size 37 to match size of target (18)" {  } { { "src/filter/FixedPoint.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/FixedPoint.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702574255452 "|Final_Project_Clapper|IirFilter:iirf0|SecondOrderSection:sos2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondOrderSection IirFilter:iirf0\|SecondOrderSection:sos3 " "Elaborating entity \"SecondOrderSection\" for hierarchy \"IirFilter:iirf0\|SecondOrderSection:sos3\"" {  } { { "src/filter/IirFilter.v" "sos3" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/IirFilter.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 18 FixedPoint.v(36) " "Verilog HDL assignment warning at FixedPoint.v(36): truncated value with size 37 to match size of target (18)" {  } { { "src/filter/FixedPoint.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/filter/FixedPoint.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702574255467 "|Final_Project_Clapper|IirFilter:iirf0|SecondOrderSection:sos3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT FFT:fft0 " "Elaborating entity \"FFT\" for hierarchy \"FFT:fft0\"" {  } { { "src/Final_Project_Clapper.v" "fft0" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255481 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FFT.v(45) " "Verilog HDL warning at FFT.v(45): converting signed shift amount to unsigned" {  } { { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 45 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1702574255481 "|Final_Project_Clapper|FFT:fft0"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FFT.v(46) " "Verilog HDL warning at FFT.v(46): converting signed shift amount to unsigned" {  } { { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 46 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1702574255481 "|Final_Project_Clapper|FFT:fft0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FFT.v(53) " "Verilog HDL assignment warning at FFT.v(53): truncated value with size 32 to match size of target (12)" {  } { { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702574255481 "|Final_Project_Clapper|FFT:fft0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT_mf FFT:fft0\|FFT_mf:fftmf0 " "Elaborating entity \"FFT_mf\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\"" {  } { { "src/fft/FFT.v" "fftmf0" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream_fft_130-transform " "Found design unit 1: asj_fft_dualstream_fft_130-transform" {  } { { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574255654 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream_fft_130 " "Found entity 1: asj_fft_dualstream_fft_130" {  } { { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574255654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574255654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dualstream_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst " "Elaborating entity \"asj_fft_dualstream_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\"" {  } { { "src/fft/mf/FFT_mf.v" "asj_fft_dualstream_fft_130_inst" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255681 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp_x " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp_x\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702574255811 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp_y " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp_y\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702574255811 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data_x " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data_x\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702574255811 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data_y " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data_y\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702574255811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "auk_dsp_atlantic_sink_1" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574255950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_r2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_r2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_r2j1 " "Found entity 1: scfifo_r2j1" {  } { { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574256391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574256391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_r2j1 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated " "Elaborating entity \"scfifo_r2j1\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fc81 " "Found entity 1: a_dpfifo_fc81" {  } { { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574256401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574256401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fc81 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo " "Elaborating entity \"a_dpfifo_fc81\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\"" {  } { { "db/scfifo_r2j1.tdf" "dpfifo" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8j1 " "Found entity 1: altsyncram_m8j1" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574256440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574256440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m8j1 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram " "Elaborating entity \"altsyncram_m8j1\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\"" {  } { { "db/a_dpfifo_fc81.tdf" "FIFOram" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/cmpr_gs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574256481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574256481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fc81.tdf" "almost_full_comparer" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_fc81.tdf" "two_comparison" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574256524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574256524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fc81.tdf" "rd_ptr_msb" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574256552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574256552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_fc81.tdf" "usedw_counter" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574256580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574256580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_fc81.tdf" "wr_ptr" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "auk_dsp_atlantic_source_1" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "auk_dsp_interface_controller_1" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_m_k_counter_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_m_k_counter_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter_fft_130-gen_all " "Found design unit 1: asj_fft_m_k_counter_fft_130-gen_all" {  } { { "asj_fft_m_k_counter_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_m_k_counter_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574256778 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter_fft_130 " "Found entity 1: asj_fft_m_k_counter_fft_130" {  } { { "asj_fft_m_k_counter_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_m_k_counter_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574256778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574256778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_m_k_counter_fft_130:ctrl " "Elaborating entity \"asj_fft_m_k_counter_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_m_k_counter_fft_130:ctrl\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "ctrl" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst_fft_130-syn " "Found design unit 1: asj_fft_tdl_bit_rst_fft_130-syn" {  } { { "asj_fft_tdl_bit_rst_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574256909 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst_fft_130 " "Found entity 1: asj_fft_tdl_bit_rst_fft_130" {  } { { "asj_fft_tdl_bit_rst_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574256909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574256909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_swd " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_swd\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "delay_swd" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574256933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_wrengen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_wrengen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen_fft_130-gen_all " "Found design unit 1: asj_fft_wrengen_fft_130-gen_all" {  } { { "asj_fft_wrengen_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_wrengen_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574257045 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen_fft_130 " "Found entity 1: asj_fft_wrengen_fft_130" {  } { { "asj_fft_wrengen_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_wrengen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574257045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574257045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we " "Elaborating entity \"asj_fft_wrengen_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "sel_we" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574257070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_in_write_sgl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_in_write_sgl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl_fft_130-writer " "Found design unit 1: asj_fft_in_write_sgl_fft_130-writer" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574257214 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl_fft_130 " "Found entity 1: asj_fft_in_write_sgl_fft_130" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574257214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574257214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer " "Elaborating entity \"asj_fft_in_write_sgl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "writer" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574257243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_cnt_ctrl_de_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_cnt_ctrl_de_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de_fft_130-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de_fft_130-cnt_sw" {  } { { "asj_fft_cnt_ctrl_de_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cnt_ctrl_de_fft_130.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574257355 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de_fft_130 " "Found entity 1: asj_fft_cnt_ctrl_de_fft_130" {  } { { "asj_fft_cnt_ctrl_de_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cnt_ctrl_de_fft_130.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574257355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574257355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cnt_ctrl_de_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cnt_ctrl_de_fft_130:ccc " "Elaborating entity \"asj_fft_cnt_ctrl_de_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cnt_ctrl_de_fft_130:ccc\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "ccc" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574257380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram_fft_130-syn " "Found design unit 1: asj_fft_4dp_ram_fft_130-syn" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574257522 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram_fft_130 " "Found entity 1: asj_fft_4dp_ram_fft_130" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574257522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574257522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x " "Elaborating entity \"asj_fft_4dp_ram_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "dat_A_x" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574257546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_fft_130-SYN " "Found design unit 1: asj_fft_data_ram_fft_130-SYN" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574257660 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_fft_130 " "Found entity 1: asj_fft_data_ram_fft_130" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574257660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574257660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\"" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "\\gen_rams:0:dat_A" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574257685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_130.vhd" "\\gen_M4K:altsyncram_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574257833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_onu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_onu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_onu3 " "Found entity 1: altsyncram_onu3" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574257871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574257871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_onu3 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated " "Elaborating entity \"altsyncram_onu3\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574257871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_dataadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_dataadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen_fft_130-gen_all " "Found design unit 1: asj_fft_dataadgen_fft_130-gen_all" {  } { { "asj_fft_dataadgen_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dataadgen_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574259194 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen_fft_130 " "Found entity 1: asj_fft_dataadgen_fft_130" {  } { { "asj_fft_dataadgen_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dataadgen_fft_130.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574259194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574259194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dataadgen_fft_130:rd_adgen " "Elaborating entity \"asj_fft_dataadgen_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dataadgen_fft_130:rd_adgen\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "rd_adgen" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574259237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_cxb_addr_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_cxb_addr_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr_fft_130-syn " "Found design unit 1: asj_fft_cxb_addr_fft_130-syn" {  } { { "asj_fft_cxb_addr_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_addr_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574259346 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr_fft_130 " "Found entity 1: asj_fft_cxb_addr_fft_130" {  } { { "asj_fft_cxb_addr_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_addr_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574259346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574259346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_rd\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "ram_cxb_rd" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574259369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_tdl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_tdl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_fft_130-syn " "Found design unit 1: asj_fft_tdl_fft_130-syn" {  } { { "asj_fft_tdl_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574259472 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_fft_130 " "Found entity 1: asj_fft_tdl_fft_130" {  } { { "asj_fft_tdl_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574259472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574259472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:k_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:k_delay\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "k_delay" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574259496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:p_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:p_delay\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "p_delay" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574259563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_wrswgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_wrswgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen_fft_130-gen_all " "Found design unit 1: asj_fft_wrswgen_fft_130-gen_all" {  } { { "asj_fft_wrswgen_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_wrswgen_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574259700 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen_fft_130 " "Found entity 1: asj_fft_wrswgen_fft_130" {  } { { "asj_fft_wrswgen_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_wrswgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574259700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574259700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_wrswgen_fft_130:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_wrswgen_fft_130:get_wr_swtiches\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "get_wr_swtiches" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574259727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_wr\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "ram_cxb_wr" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574259813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_blk_done2 " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_blk_done2\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "delay_blk_done2" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574259855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_cxb_data_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_cxb_data_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_fft_130-syn " "Found design unit 1: asj_fft_cxb_data_fft_130-syn" {  } { { "asj_fft_cxb_data_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_data_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574259929 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_fft_130 " "Found entity 1: asj_fft_cxb_data_fft_130" {  } { { "asj_fft_cxb_data_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_data_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574259929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574259929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_data_fft_130:\\gen_write_sw:0:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_data_fft_130:\\gen_write_sw:0:ram_cxb_wr_data\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_write_sw:0:ram_cxb_wr_data" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574259954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:sw_r_d_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_fft_130:sw_r_d_delay\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "sw_r_d_delay" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574260049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_cxb_data_r_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_cxb_data_r_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r_fft_130-syn " "Found design unit 1: asj_fft_cxb_data_r_fft_130-syn" {  } { { "asj_fft_cxb_data_r_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_data_r_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574260131 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r_fft_130 " "Found entity 1: asj_fft_cxb_data_r_fft_130" {  } { { "asj_fft_cxb_data_r_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cxb_data_r_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574260131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574260131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_data_r_fft_130:\\gen_bfly_input_sw:0:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_cxb_data_r_fft_130:\\gen_bfly_input_sw:0:ram_cxb_bfp_data\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_bfly_input_sw:0:ram_cxb_bfp_data" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574260155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_fft_130-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_fft_130-dft_r4" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574260324 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_fft_130 " "Found entity 1: asj_fft_dft_bfp_fft_130" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574260324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574260324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x " "Elaborating entity \"asj_fft_dft_bfp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "bfpdft_x" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574260350 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702574260377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702574260377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702574260377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702574260377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702574260377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702574260377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1702574260377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround_fft_130-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround_fft_130-AROUNDPIPE_SYNTH" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574260484 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround_fft_130 " "Found entity 1: asj_fft_pround_fft_130" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574260484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574260484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574260509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574260599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_onj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_onj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_onj " "Found entity 1: add_sub_onj" {  } { { "db/add_sub_onj.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/add_sub_onj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574260638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574260638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_onj FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_onj:auto_generated " "Elaborating entity \"add_sub_onj\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_onj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574260638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_tdl_bit_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_tdl_bit_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_fft_130-syn " "Found design unit 1: asj_fft_tdl_bit_fft_130-syn" {  } { { "asj_fft_tdl_bit_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_bit_fft_130.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574260914 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_fft_130 " "Found entity 1: asj_fft_tdl_bit_fft_130" {  } { { "asj_fft_tdl_bit_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_bit_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574260914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574260914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_tdl_bit_fft_130:\\gen_disc:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_tdl_bit_fft_130:\\gen_disc:delay_next_pass\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_disc:delay_next_pass" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574260938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_fft_130-output_bfp " "Found design unit 1: asj_fft_bfp_o_fft_130-output_bfp" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574261093 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_fft_130 " "Found entity 1: asj_fft_bfp_o_fft_130" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574261093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574261093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect " "Elaborating entity \"asj_fft_bfp_o_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_disc:bfp_detect" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_130:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_130:\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_blk" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3 " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_disc:delay_next_pass3" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_130:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_2048:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|asj_fft_tdl_bit_rst_fft_130:\\gen_blk_float:gen_streaming:gen_disc:gen_consts_2048:delay_next_pass\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_disc:gen_consts_2048:delay_next_pass" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_o_fft_130.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_bfp_i_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_bfp_i_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_fft_130-input_bfp " "Found design unit 1: asj_fft_bfp_i_fft_130-input_bfp" {  } { { "asj_fft_bfp_i_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_i_fft_130.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574261314 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_fft_130 " "Found entity 1: asj_fft_bfp_i_fft_130" {  } { { "asj_fft_bfp_i_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_i_fft_130.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574261314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574261314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_i_fft_130:\\gen_disc:bfp_scale " "Elaborating entity \"asj_fft_bfp_i_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_i_fft_130:\\gen_disc:bfp_scale\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_disc:bfp_scale" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std_fft_130-model " "Found design unit 1: asj_fft_cmult_std_fft_130-model" {  } { { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574261479 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std_fft_130 " "Found entity 1: asj_fft_cmult_std_fft_130" {  } { { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574261479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574261479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cmult_std_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1 " "Elaborating entity \"asj_fft_cmult_std_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_da0:gen_std:cm1" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add_fft_130-syn " "Found design unit 1: asj_fft_mult_add_fft_130-syn" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574261607 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add_fft_130 " "Found entity 1: asj_fft_mult_add_fft_130" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574261607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574261607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms " "Elaborating entity \"asj_fft_mult_add_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:ms" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "ALTMULT_ADD_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_2jq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_2jq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_2jq2 " "Found entity 1: mult_add_2jq2" {  } { { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574261894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574261894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_2jq2 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated " "Elaborating entity \"mult_add_2jq2\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_n691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_n691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_n691 " "Found entity 1: ded_mult_n691" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574261906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574261906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_n691 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1 " "Elaborating entity \"ded_mult_n691\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\"" {  } { { "db/mult_add_2jq2.tdf" "ded_mult1" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/dffpipe_93c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574261916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574261916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_n691.tdf" "pre_result" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma " "Elaborating entity \"asj_fft_mult_add_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:ma" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "ALTMULT_ADD_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574261986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_1iq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_1iq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_1iq2 " "Found entity 1: mult_add_1iq2" {  } { { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574262021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574262021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_1iq2 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated " "Elaborating entity \"mult_add_1iq2\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574262021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0 " "Elaborating entity \"asj_fft_pround_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:u0" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574262055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574262068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_knj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_knj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_knj " "Found entity 1: add_sub_knj" {  } { { "db/add_sub_knj.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/add_sub_knj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574262101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574262101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_knj FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_knj:auto_generated " "Elaborating entity \"add_sub_knj\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_knj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574262101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_130:\\gen_ma:gen_ma_full:real_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_130:\\gen_ma:gen_ma_full:real_delay\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:real_delay" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574262158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_blk_done\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "delay_blk_done" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574263600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_bfp_ctrl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl_fft_130-syn " "Found design unit 1: asj_fft_bfp_ctrl_fft_130-syn" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574263700 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl_fft_130 " "Found entity 1: asj_fft_bfp_ctrl_fft_130" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574263700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574263700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:bfpc\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "bfpc" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574263725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_twadgen_dual_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_twadgen_dual_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual_fft_130-gen_all " "Found design unit 1: asj_fft_twadgen_dual_fft_130-gen_all" {  } { { "asj_fft_twadgen_dual_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twadgen_dual_fft_130.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574263910 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual_fft_130 " "Found entity 1: asj_fft_twadgen_dual_fft_130" {  } { { "asj_fft_twadgen_dual_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twadgen_dual_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574263910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574263910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen_dual_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_twadgen_dual_fft_130:\\gen_de_twad:twid_factors " "Elaborating entity \"asj_fft_twadgen_dual_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_twadgen_dual_fft_130:\\gen_de_twad:twid_factors\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_de_twad:twid_factors" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574263944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom_fft_130-syn " "Found design unit 1: asj_fft_3tdp_rom_fft_130-syn" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574264060 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom_fft_130 " "Found entity 1: asj_fft_3tdp_rom_fft_130" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574264060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574264060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3tdp_rom_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom " "Elaborating entity \"asj_fft_3tdp_rom_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_3tdp_rom:twrom" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp_fft_130-SYN " "Found design unit 1: asj_fft_twid_rom_tdp_fft_130-SYN" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574264195 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp_fft_130 " "Found entity 1: asj_fft_twid_rom_tdp_fft_130" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574264195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574264195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:sin_1n" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ct72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ct72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ct72 " "Found entity 1: altsyncram_ct72" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574264337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574264337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ct72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated " "Elaborating entity \"altsyncram_ct72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:sin_2n" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dt72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dt72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dt72 " "Found entity 1: altsyncram_dt72" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574264441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574264441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dt72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated " "Elaborating entity \"altsyncram_dt72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:sin_3n" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_et72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_et72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_et72 " "Found entity 1: altsyncram_et72" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574264559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574264559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_et72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated " "Elaborating entity \"altsyncram_et72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:cos_1n" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7t72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7t72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7t72 " "Found entity 1: altsyncram_7t72" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574264682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574264682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7t72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated " "Elaborating entity \"altsyncram_7t72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:cos_2n" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8t72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8t72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8t72 " "Found entity 1: altsyncram_8t72" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574264805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574264805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8t72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated " "Elaborating entity \"altsyncram_8t72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n " "Elaborating entity \"asj_fft_twid_rom_tdp_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\"" {  } { { "asj_fft_3tdp_rom_fft_130.vhd" "\\gen_auto:cos_3n" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\"" {  } { { "asj_fft_twid_rom_tdp_fft_130.vhd" "altsyncram_component" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9t72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9t72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9t72 " "Found entity 1: altsyncram_9t72" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574264931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574264931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9t72 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated " "Elaborating entity \"altsyncram_9t72\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574264931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen_fft_130-gen_all " "Found design unit 1: asj_fft_lpprdadgen_fft_130-gen_all" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574265057 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen_fft_130 " "Found entity 1: asj_fft_lpprdadgen_fft_130" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574265057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574265057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574265083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_130:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_130:delay_en\"" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "delay_en" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574265149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_tdl_rst_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_tdl_rst_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst_fft_130-syn " "Found design unit 1: asj_fft_tdl_rst_fft_130-syn" {  } { { "asj_fft_tdl_rst_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_rst_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574265218 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst_fft_130 " "Found entity 1: asj_fft_tdl_rst_fft_130" {  } { { "asj_fft_tdl_rst_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_tdl_rst_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574265218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574265218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_130:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_130:\\gen_M4K:delay_swd\"" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "\\gen_M4K:delay_swd" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574265243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fft/mf/fft-library/asj_fft_lpp_serial_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/fft/mf/fft-library/asj_fft_lpp_serial_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_fft_130-lp " "Found design unit 1: asj_fft_lpp_serial_fft_130-lp" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpp_serial_fft_130.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574265382 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_fft_130 " "Found entity 1: asj_fft_lpp_serial_fft_130" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpp_serial_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574265382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574265382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "\\gen_radix_4_last_pass:lpp" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 2008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574265406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_130:\\gen_str_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_130:\\gen_str_val:delay_val\"" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "\\gen_str_val:delay_val" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_lpp_serial_fft_130.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574265483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_lpp_en " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_lpp_en\"" {  } { { "asj_fft_dualstream_fft_130.vhd" "delay_lpp_en" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574265564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Magnitude FFT:fft0\|Magnitude:m0 " "Elaborating entity \"Magnitude\" for hierarchy \"FFT:fft0\|Magnitude:m0\"" {  } { { "src/fft/FFT.v" "m0" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574265579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clapCounter clapCounter:clapCount " "Elaborating entity \"clapCounter\" for hierarchy \"clapCounter:clapCount\"" {  } { { "src/Final_Project_Clapper.v" "clapCount" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574265584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDcountOn LEDcountOn:LEDturnOn " "Elaborating entity \"LEDcountOn\" for hierarchy \"LEDcountOn:LEDturnOn\"" {  } { { "src/Final_Project_Clapper.v" "LEDturnOn" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574265588 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1702574266420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.14.12:17:48 Progress: Loading sld3a41dff8/alt_sld_fab_wrapper_hw.tcl " "2023.12.14.12:17:48 Progress: Loading sld3a41dff8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574268283 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574269897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574269947 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574271586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574271677 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574271767 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574271877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574271903 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574271903 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1702574272611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a41dff8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3a41dff8/alt_sld_fab.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ip/sld3a41dff8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574272804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574272804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574272865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574272865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574272873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574272873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574272924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574272924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574272989 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574272989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574272989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702574273039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574273039 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1173 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_D_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1151 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_D_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1131 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:\\gen_M4K_Output:dat_C_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1112 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:\gen_M4K_Output:dat_C_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[32\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 1064 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[33\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 1096 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274004 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a33"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1702574274004 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1702574274004 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_3n\|altsyncram:altsyncram_component\|altsyncram_9t72:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_9t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_9t72.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 169 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_9t72:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_2n\|altsyncram:altsyncram_component\|altsyncram_8t72:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_8t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_8t72.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 153 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_8t72:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:cos_1n\|altsyncram:altsyncram_component\|altsyncram_7t72:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_7t72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_7t72.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 137 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_7t72:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_3n\|altsyncram:altsyncram_component\|altsyncram_et72:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_et72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_et72.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 121 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_et72:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_2n\|altsyncram:altsyncram_component\|altsyncram_dt72:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_dt72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_dt72.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 105 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_dt72:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_3tdp_rom_fft_130:\\gen_3tdp_rom:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_ct72:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ct72.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_ct72.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_twid_rom_tdp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_twid_rom_tdp_fft_130.vhd" 109 0 0 } } { "asj_fft_3tdp_rom_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_3tdp_rom_fft_130.vhd" 89 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1733 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_3tdp_rom_fft_130:\gen_3tdp_rom:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_ct72:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1080 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_B_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1060 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_B_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_y\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1039 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:3:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:2:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:1:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 907 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A_x\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_onu3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_onu3.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_onu3.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "asj_fft_data_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } } { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1020 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_onu3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[0\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 40 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[1\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 72 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[2\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 104 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[3\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 136 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[4\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 168 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[5\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 200 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[6\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 232 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[7\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 264 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[8\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 296 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[9\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 328 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[10\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 360 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[11\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 392 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[12\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 424 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[13\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 456 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[14\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 488 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[15\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 520 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[16\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 552 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[17\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 584 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[18\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 616 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[19\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 648 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[20\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 680 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[21\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 712 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[22\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 744 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[23\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 776 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[24\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 808 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[25\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 840 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[26\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 872 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[27\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 904 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[28\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 936 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[29\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 968 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[30\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 1000 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[31\] " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_r2j1:auto_generated\|a_dpfifo_fc81:dpfifo\|altsyncram_m8j1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_m8j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/altsyncram_m8j1.tdf" 1032 2 0 } } { "db/a_dpfifo_fc81.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/a_dpfifo_fc81.tdf" 46 2 0 } } { "db/scfifo_r2j1.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/scfifo_r2j1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 523 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_r2j1:auto_generated|a_dpfifo_fc81:dpfifo|altsyncram_m8j1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1702574274114 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_y\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1606 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm3\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 937 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm2\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 919 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_1iq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_1iq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_1iq2.tdf" 39 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult2\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 41 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_mult8\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 41 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9 " "Synthesized away node \"FFT:fft0\|FFT_mf:fftmf0\|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_2jq2:auto_generated\|ded_mult_n691:ded_mult1\|mac_out9\"" {  } { { "db/ded_mult_n691.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/ded_mult_n691.tdf" 48 2 0 } } { "db/mult_add_2jq2.tdf" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/db/mult_add_2jq2.tdf" 40 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } } { "asj_fft_mult_add_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } } { "asj_fft_cmult_std_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } } { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } } { "asj_fft_dualstream_fft_130.vhd" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/fft-library/asj_fft_dualstream_fft_130.vhd" 1555 0 0 } } { "src/fft/mf/FFT_mf.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/mf/FFT_mf.v" 92 0 0 } } { "src/fft/FFT.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/fft/FFT.v" 86 0 0 } } { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574274114 "|Final_Project_Clapper|FFT:fft0|FFT_mf:fftmf0|asj_fft_dualstream_fft_130:asj_fft_dualstream_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1702574274114 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1702574274114 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "\"FFT\" (6AF7_0034) " "\"\"FFT\" (6AF7_0034)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1702574276074 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1702574276074 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "FFT MegaCore v6.1 " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature FFT MegaCore v6.1" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag and source_exp will go low when the evaluation time expires " "The output signals source_real, source_imag and source_exp will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1702574276102 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1702574276102 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1702574276102 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1702574276102 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1702574276102 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702574276108 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "I2SReceiver:i2sr0\|oldRLClock I2SReceiver:i2sr0\|oldRLClock~_emulated I2SReceiver:i2sr0\|oldRLClock~1 " "Register \"I2SReceiver:i2sr0\|oldRLClock\" is converted into an equivalent circuit using register \"I2SReceiver:i2sr0\|oldRLClock~_emulated\" and latch \"I2SReceiver:i2sr0\|oldRLClock~1\"" {  } { { "src/audio/I2SReceiver.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/audio/I2SReceiver.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702574276174 "|Final_Project_Clapper|I2SReceiver:i2sr0|oldRLClock"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702574276174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574276385 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5714 " "5714 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702574276960 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574277165 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702574277409 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702574277410 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574277490 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/output_files/Final_Project_Clapper.map.smsg " "Generated suppressed messages file C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/output_files/Final_Project_Clapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574278193 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702574280033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702574280033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "src/Final_Project_Clapper.v" "" { Text "C:/Users/hadix/Downloads/FFTVisualizer-master(New)/FFTVisualizer-master/Verilog/src/Final_Project_Clapper.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702574280401 "|Final_Project_Clapper|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702574280401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1194 " "Implemented 1194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702574280402 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702574280402 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1702574280402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1126 " "Implemented 1126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702574280402 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1702574280402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702574280402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1255 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1255 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702574280561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 12:18:00 2023 " "Processing ended: Thu Dec 14 12:18:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702574280561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702574280561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702574280561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702574280561 ""}
