<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///D:/Xilinx91i/xc9500/data/xmlReport9k.dtd">
<document><ascFile>CPLD_SignalBoard.rpt</ascFile><devFile>D:/Xilinx91i/xc9500/data/xc95108.chp</devFile><mfdFile>CPLD_SignalBoard.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date="11-25-2013" design="CPLD_SignalBoard" device="XC95108" eqnType="1" pkg="PC84" speed="-7" status="1" statusStr="Successful" swVersion="J.33" time="  4:49PM" version="1.0"/><inputs id="OUT_SD10_SPECSIG" userloc="P37"/><inputs id="OUT_SD8_SPECSIG" userloc="P43"/><inputs id="OUT_SD9_SPECSIG" userloc="P40"/><inputs id="IO_B0_SPECSIG" userloc="P62"/><inputs id="IO_B1_SPECSIG" userloc="P58"/><inputs id="IO_B2_SPECSIG" userloc="P56"/><inputs id="IO_B3_SPECSIG" userloc="P54"/><inputs id="IO_B4_SPECSIG" userloc="P52"/><inputs id="IO_B5_SPECSIG" userloc="P50"/><inputs id="IO_B6_SPECSIG" userloc="P47"/><inputs id="IO_B7_SPECSIG" userloc="P45"/><inputs id="IO_A0_SPECSIG" userloc="P63"/><inputs id="IO_A1_SPECSIG" userloc="P61"/><inputs id="IO_A2_SPECSIG" userloc="P57"/><inputs id="IO_A3_SPECSIG" userloc="P55"/><inputs id="IO_A4_SPECSIG" userloc="P53"/><inputs id="IO_A5_SPECSIG" userloc="P51"/><inputs id="IO_A6_SPECSIG" userloc="P48"/><inputs id="IO_A7_SPECSIG" userloc="P46"/><pin id="FB1_MC2_PIN1" pinnum="1" signal="PID_PR7_SPECSIG" use="O"/><pin id="FB1_MC3_PIN2" pinnum="2" signal="PID_PR6_SPECSIG" use="O"/><pin id="FB1_MC5_PIN3" pinnum="3" signal="PID_PR5_SPECSIG" use="O"/><pin id="FB1_MC6_PIN4" pinnum="4" signal="PID_PR4_SPECSIG" use="O"/><pin id="FB1_MC8_PIN5" pinnum="5" signal="PID_PR3_SPECSIG" use="O"/><pin id="FB1_MC9_PIN6" pinnum="6" signal="PID_PR2_SPECSIG" use="O"/><pin id="FB1_MC11_PIN7" pinnum="7" signal="PID_PR1_SPECSIG" use="O"/><pin id="FB1_MC12_PIN9" pinnum="9"/><pin id="FB1_MC14_PIN10" pinnum="10"/><pin id="FB1_MC15_PIN11" pinnum="11" signal="PID_PR0_SPECSIG" use="O"/><pin id="FB1_MC16_PIN12" pinnum="12"/><pin id="FB1_MC17_PIN13" pinnum="13" signal="CPLD_STM_I" use="O"/><pin id="FB2_MC2_PIN71" pinnum="71"/><pin id="FB2_MC3_PIN72" pinnum="72" signal="PID_INR7_SPECSIG" use="O"/><pin id="FB2_MC5_PIN74" pinnum="74"/><pin id="FB2_MC6_PIN75" pinnum="75" signal="PID_INR6_SPECSIG" use="O"/><pin id="FB2_MC8_PIN76" pinnum="76"/><pin id="FB2_MC9_PIN77" pinnum="77"/><pin id="FB2_MC11_PIN79" pinnum="79" signal="PID_INR5_SPECSIG" use="O"/><pin id="FB2_MC12_PIN80" pinnum="80" signal="PID_INR4_SPECSIG" use="O"/><pin id="FB2_MC14_PIN81" pinnum="81" signal="PID_INR3_SPECSIG" use="O"/><pin id="FB2_MC15_PIN82" pinnum="82" signal="PID_INR2_SPECSIG" use="O"/><pin id="FB2_MC16_PIN83" pinnum="83" signal="PID_INR1_SPECSIG" use="O"/><pin id="FB2_MC17_PIN84" pinnum="84" signal="PID_INR0_SPECSIG" use="O"/><pin id="FB3_MC2_PIN14" pinnum="14" signal="CPLD_AFM_TPI" use="O"/><pin id="FB3_MC3_PIN15" pinnum="15" signal="CPLD_AFM_CNI" use="O"/><pin id="FB3_MC5_PIN17" pinnum="17"/><pin id="FB3_MC6_PIN18" pinnum="18"/><pin id="FB3_MC8_PIN19" pinnum="19"/><pin id="FB3_MC9_PIN20" pinnum="20"/><pin id="FB3_MC11_PIN21" pinnum="21"/><pin id="FB3_MC12_PIN23" pinnum="23"/><pin id="FB3_MC14_PIN24" pinnum="24"/><pin id="FB3_MC15_PIN25" pinnum="25"/><pin id="FB3_MC16_PIN26" pinnum="26"/><pin id="FB3_MC17_PIN31" pinnum="31"/><pin id="FB4_MC2_PIN57" pinnum="57" signal="IO_A2_SPECSIG" use="I"/><pin id="FB4_MC3_PIN58" pinnum="58" signal="IO_B1_SPECSIG" use="I"/><pin id="FB4_MC5_PIN61" pinnum="61" signal="IO_A1_SPECSIG" use="I"/><pin id="FB4_MC6_PIN62" pinnum="62" signal="IO_B0_SPECSIG" use="I"/><pin id="FB4_MC8_PIN63" pinnum="63" signal="IO_A0_SPECSIG" use="I"/><pin id="FB4_MC9_PIN65" pinnum="65"/><pin id="FB4_MC11_PIN66" pinnum="66"/><pin id="FB4_MC12_PIN67" pinnum="67"/><pin id="FB4_MC14_PIN68" pinnum="68"/><pin id="FB4_MC15_PIN69" pinnum="69"/><pin id="FB4_MC17_PIN70" pinnum="70"/><pin id="FB5_MC2_PIN32" pinnum="32"/><pin id="FB5_MC3_PIN33" pinnum="33"/><pin id="FB5_MC5_PIN34" pinnum="34"/><pin id="FB5_MC6_PIN35" pinnum="35"/><pin id="FB5_MC8_PIN36" pinnum="36"/><pin id="FB5_MC9_PIN37" pinnum="37" signal="OUT_SD10_SPECSIG" use="I"/><pin id="FB5_MC11_PIN39" pinnum="39"/><pin id="FB5_MC12_PIN40" pinnum="40" signal="OUT_SD9_SPECSIG" use="I"/><pin id="FB5_MC14_PIN41" pinnum="41"/><pin id="FB5_MC15_PIN43" pinnum="43" signal="OUT_SD8_SPECSIG" use="I"/><pin id="FB5_MC17_PIN44" pinnum="44"/><pin id="FB6_MC2_PIN45" pinnum="45" signal="IO_B7_SPECSIG" use="I"/><pin id="FB6_MC3_PIN46" pinnum="46" signal="IO_A7_SPECSIG" use="I"/><pin id="FB6_MC5_PIN47" pinnum="47" signal="IO_B6_SPECSIG" use="I"/><pin id="FB6_MC6_PIN48" pinnum="48" signal="IO_A6_SPECSIG" use="I"/><pin id="FB6_MC8_PIN50" pinnum="50" signal="IO_B5_SPECSIG" use="I"/><pin id="FB6_MC9_PIN51" pinnum="51" signal="IO_A5_SPECSIG" use="I"/><pin id="FB6_MC11_PIN52" pinnum="52" signal="IO_B4_SPECSIG" use="I"/><pin id="FB6_MC12_PIN53" pinnum="53" signal="IO_A4_SPECSIG" use="I"/><pin id="FB6_MC14_PIN54" pinnum="54" signal="IO_B3_SPECSIG" use="I"/><pin id="FB6_MC15_PIN55" pinnum="55" signal="IO_A3_SPECSIG" use="I"/><pin id="FB6_MC17_PIN56" pinnum="56" signal="IO_B2_SPECSIG" use="I"/><fblock id="FB1" inputUse="9" pinUse="9"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1" sigUse="1" signal="PID_PR7_SPECSIG"><pterms pt1="FB1_2_1"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN2" sigUse="1" signal="PID_PR6_SPECSIG"><pterms pt1="FB1_3_1"/></macrocell><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN3" sigUse="1" signal="PID_PR5_SPECSIG"><pterms pt1="FB1_5_1"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN4" sigUse="1" signal="PID_PR4_SPECSIG"><pterms pt1="FB1_6_1"/></macrocell><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN5" sigUse="1" signal="PID_PR3_SPECSIG"><pterms pt1="FB1_8_1"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN6" sigUse="1" signal="PID_PR2_SPECSIG"><pterms pt1="FB1_9_1"/></macrocell><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN7" sigUse="1" signal="PID_PR1_SPECSIG"><pterms pt1="FB1_11_1"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN9"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN10"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN11" sigUse="1" signal="PID_PR0_SPECSIG"><pterms pt1="FB1_15_1"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN12"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN13" sigUse="1" signal="CPLD_STM_I"><pterms pt1="FB1_17_1"/></macrocell><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="OUT_SD8_SPECSIG"/><fbinput id="FB1_I2" signal="IO_A0_SPECSIG"/><fbinput id="FB1_I3" signal="IO_A1_SPECSIG"/><fbinput id="FB1_I4" signal="IO_A2_SPECSIG"/><fbinput id="FB1_I5" signal="IO_A3_SPECSIG"/><fbinput id="FB1_I6" signal="IO_A4_SPECSIG"/><fbinput id="FB1_I7" signal="IO_A5_SPECSIG"/><fbinput id="FB1_I8" signal="IO_A6_SPECSIG"/><fbinput id="FB1_I9" signal="IO_A7_SPECSIG"/><pterm id="FB1_2_1"><signal id="IO_A7_SPECSIG"/></pterm><pterm id="FB1_3_1"><signal id="IO_A6_SPECSIG"/></pterm><pterm id="FB1_5_1"><signal id="IO_A5_SPECSIG"/></pterm><pterm id="FB1_6_1"><signal id="IO_A4_SPECSIG"/></pterm><pterm id="FB1_8_1"><signal id="IO_A3_SPECSIG"/></pterm><pterm id="FB1_9_1"><signal id="IO_A2_SPECSIG"/></pterm><pterm id="FB1_11_1"><signal id="IO_A1_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="IO_A0_SPECSIG"/></pterm><pterm id="FB1_17_1"><signal id="OUT_SD8_SPECSIG"/></pterm><equation id="PID_PR7_SPECSIG" userloc="P1"><d2><eq_pterm ptindx="FB1_2_1"/></d2></equation><equation id="PID_PR6_SPECSIG" userloc="P2"><d2><eq_pterm ptindx="FB1_3_1"/></d2></equation><equation id="PID_PR5_SPECSIG" userloc="P3"><d2><eq_pterm ptindx="FB1_5_1"/></d2></equation><equation id="PID_PR4_SPECSIG" userloc="P4"><d2><eq_pterm ptindx="FB1_6_1"/></d2></equation><equation id="PID_PR3_SPECSIG" userloc="P5"><d2><eq_pterm ptindx="FB1_8_1"/></d2></equation><equation id="PID_PR2_SPECSIG" userloc="P6"><d2><eq_pterm ptindx="FB1_9_1"/></d2></equation><equation id="PID_PR1_SPECSIG" userloc="P7"><d2><eq_pterm ptindx="FB1_11_1"/></d2></equation><equation id="PID_PR0_SPECSIG" userloc="P11"><d2><eq_pterm ptindx="FB1_15_1"/></d2></equation><equation id="CPLD_STM_I" userloc="P13"><d2><eq_pterm ptindx="FB1_17_1"/></d2></equation></fblock><fblock id="FB2" inputUse="8" pinUse="8"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN71"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN72" sigUse="1" signal="PID_INR7_SPECSIG"><pterms pt1="FB2_3_1"/></macrocell><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN74"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN75" sigUse="1" signal="PID_INR6_SPECSIG"><pterms pt1="FB2_6_1"/></macrocell><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN76"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN77"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN79" sigUse="1" signal="PID_INR5_SPECSIG"><pterms pt1="FB2_11_1"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN80" sigUse="1" signal="PID_INR4_SPECSIG"><pterms pt1="FB2_12_1"/></macrocell><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN81" sigUse="1" signal="PID_INR3_SPECSIG"><pterms pt1="FB2_14_1"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN82" sigUse="1" signal="PID_INR2_SPECSIG"><pterms pt1="FB2_15_1"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN83" sigUse="1" signal="PID_INR1_SPECSIG"><pterms pt1="FB2_16_1"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN84" sigUse="1" signal="PID_INR0_SPECSIG"><pterms pt1="FB2_17_1"/></macrocell><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="IO_B0_SPECSIG"/><fbinput id="FB2_I2" signal="IO_B1_SPECSIG"/><fbinput id="FB2_I3" signal="IO_B2_SPECSIG"/><fbinput id="FB2_I4" signal="IO_B3_SPECSIG"/><fbinput id="FB2_I5" signal="IO_B4_SPECSIG"/><fbinput id="FB2_I6" signal="IO_B5_SPECSIG"/><fbinput id="FB2_I7" signal="IO_B6_SPECSIG"/><fbinput id="FB2_I8" signal="IO_B7_SPECSIG"/><pterm id="FB2_3_1"><signal id="IO_B7_SPECSIG"/></pterm><pterm id="FB2_6_1"><signal id="IO_B6_SPECSIG"/></pterm><pterm id="FB2_11_1"><signal id="IO_B5_SPECSIG"/></pterm><pterm id="FB2_12_1"><signal id="IO_B4_SPECSIG"/></pterm><pterm id="FB2_14_1"><signal id="IO_B3_SPECSIG"/></pterm><pterm id="FB2_15_1"><signal id="IO_B2_SPECSIG"/></pterm><pterm id="FB2_16_1"><signal id="IO_B1_SPECSIG"/></pterm><pterm id="FB2_17_1"><signal id="IO_B0_SPECSIG"/></pterm><equation id="PID_INR7_SPECSIG" userloc="P72"><d2><eq_pterm ptindx="FB2_3_1"/></d2></equation><equation id="PID_INR6_SPECSIG" userloc="P75"><d2><eq_pterm ptindx="FB2_6_1"/></d2></equation><equation id="PID_INR5_SPECSIG" userloc="P79"><d2><eq_pterm ptindx="FB2_11_1"/></d2></equation><equation id="PID_INR4_SPECSIG" userloc="P80"><d2><eq_pterm ptindx="FB2_12_1"/></d2></equation><equation id="PID_INR3_SPECSIG" userloc="P81"><d2><eq_pterm ptindx="FB2_14_1"/></d2></equation><equation id="PID_INR2_SPECSIG" userloc="P82"><d2><eq_pterm ptindx="FB2_15_1"/></d2></equation><equation id="PID_INR1_SPECSIG" userloc="P83"><d2><eq_pterm ptindx="FB2_16_1"/></d2></equation><equation id="PID_INR0_SPECSIG" userloc="P84"><d2><eq_pterm ptindx="FB2_17_1"/></d2></equation></fblock><fblock id="FB3" inputUse="2" pinUse="2"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN14" sigUse="1" signal="CPLD_AFM_TPI"><pterms pt1="FB3_2_1"/></macrocell><macrocell id="FB3_MC3" pin="FB3_MC3_PIN15" sigUse="1" signal="CPLD_AFM_CNI"><pterms pt1="FB3_3_1"/></macrocell><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN17"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN18"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN19"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN20"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN21"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN23"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN24"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN25"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN26"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN31"/><macrocell id="FB3_MC18"/><fbinput id="FB3_I1" signal="OUT_SD10_SPECSIG"/><fbinput id="FB3_I2" signal="OUT_SD9_SPECSIG"/><pterm id="FB3_2_1"><signal id="OUT_SD9_SPECSIG"/></pterm><pterm id="FB3_3_1"><signal id="OUT_SD10_SPECSIG"/></pterm><equation id="CPLD_AFM_TPI" userloc="P14"><d2><eq_pterm ptindx="FB3_2_1"/></d2></equation><equation id="CPLD_AFM_CNI" userloc="P15"><d2><eq_pterm ptindx="FB3_3_1"/></d2></equation></fblock><fblock id="FB4" inputUse="0" pinUse="5"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN57"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN58"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN61"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN62"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN63"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN65"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN66"/><macrocell id="FB4_MC12" pin="FB4_MC12_PIN67"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN68"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN69"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN70"/><macrocell id="FB4_MC18"/></fblock><fblock id="FB5" inputUse="0" pinUse="3"><macrocell id="FB5_MC1"/><macrocell id="FB5_MC2" pin="FB5_MC2_PIN32"/><macrocell id="FB5_MC3" pin="FB5_MC3_PIN33"/><macrocell id="FB5_MC4"/><macrocell id="FB5_MC5" pin="FB5_MC5_PIN34"/><macrocell id="FB5_MC6" pin="FB5_MC6_PIN35"/><macrocell id="FB5_MC7"/><macrocell id="FB5_MC8" pin="FB5_MC8_PIN36"/><macrocell id="FB5_MC9" pin="FB5_MC9_PIN37"/><macrocell id="FB5_MC10"/><macrocell id="FB5_MC11" pin="FB5_MC11_PIN39"/><macrocell id="FB5_MC12" pin="FB5_MC12_PIN40"/><macrocell id="FB5_MC13"/><macrocell id="FB5_MC14" pin="FB5_MC14_PIN41"/><macrocell id="FB5_MC15" pin="FB5_MC15_PIN43"/><macrocell id="FB5_MC16"/><macrocell id="FB5_MC17" pin="FB5_MC17_PIN44"/><macrocell id="FB5_MC18"/></fblock><fblock id="FB6" inputUse="0" pinUse="11"><macrocell id="FB6_MC1"/><macrocell id="FB6_MC2" pin="FB6_MC2_PIN45"/><macrocell id="FB6_MC3" pin="FB6_MC3_PIN46"/><macrocell id="FB6_MC4"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN47"/><macrocell id="FB6_MC6" pin="FB6_MC6_PIN48"/><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8" pin="FB6_MC8_PIN50"/><macrocell id="FB6_MC9" pin="FB6_MC9_PIN51"/><macrocell id="FB6_MC10"/><macrocell id="FB6_MC11" pin="FB6_MC11_PIN52"/><macrocell id="FB6_MC12" pin="FB6_MC12_PIN53"/><macrocell id="FB6_MC13"/><macrocell id="FB6_MC14" pin="FB6_MC14_PIN54"/><macrocell id="FB6_MC15" pin="FB6_MC15_PIN55"/><macrocell id="FB6_MC16"/><macrocell id="FB6_MC17" pin="FB6_MC17_PIN56"/><macrocell id="FB6_MC18"/></fblock><vcc/><gnd/><messages><warning>Cpld:936 - The output buffer 'IN_SD&lt;9&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'IN_SD&lt;8&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'IN_SD&lt;15&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'IN_SD&lt;14&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'IN_SD&lt;13&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'IN_SD&lt;12&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'IN_SD&lt;11&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'IN_SD&lt;10&gt;_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'OUT_SD&lt;11&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'OUT_SD&lt;12&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'OUT_SD&lt;13&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'OUT_SD&lt;14&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'OUT_SD&lt;15&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'clk'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="SPEED" part="xc95108-7-PC84" pinfbk="ON" power="STD" prld="LOW" pterms="25" slew="FAST" uim="ON" unused="OFF" wysiwyg="OFF"/><specSig signal="OUT_SD10_SPECSIG" value="OUT_SD&lt;10&gt;"/><specSig signal="OUT_SD8_SPECSIG" value="OUT_SD&lt;8&gt;"/><specSig signal="OUT_SD9_SPECSIG" value="OUT_SD&lt;9&gt;"/><specSig signal="IO_B0_SPECSIG" value="IO_B&lt;0&gt;"/><specSig signal="IO_B1_SPECSIG" value="IO_B&lt;1&gt;"/><specSig signal="IO_B2_SPECSIG" value="IO_B&lt;2&gt;"/><specSig signal="IO_B3_SPECSIG" value="IO_B&lt;3&gt;"/><specSig signal="IO_B4_SPECSIG" value="IO_B&lt;4&gt;"/><specSig signal="IO_B5_SPECSIG" value="IO_B&lt;5&gt;"/><specSig signal="IO_B6_SPECSIG" value="IO_B&lt;6&gt;"/><specSig signal="IO_B7_SPECSIG" value="IO_B&lt;7&gt;"/><specSig signal="IO_A0_SPECSIG" value="IO_A&lt;0&gt;"/><specSig signal="IO_A1_SPECSIG" value="IO_A&lt;1&gt;"/><specSig signal="IO_A2_SPECSIG" value="IO_A&lt;2&gt;"/><specSig signal="IO_A3_SPECSIG" value="IO_A&lt;3&gt;"/><specSig signal="IO_A4_SPECSIG" value="IO_A&lt;4&gt;"/><specSig signal="IO_A5_SPECSIG" value="IO_A&lt;5&gt;"/><specSig signal="IO_A6_SPECSIG" value="IO_A&lt;6&gt;"/><specSig signal="IO_A7_SPECSIG" value="IO_A&lt;7&gt;"/><specSig signal="PID_PR7_SPECSIG" value="PID_PR&lt;7&gt;"/><specSig signal="PID_PR6_SPECSIG" value="PID_PR&lt;6&gt;"/><specSig signal="PID_PR5_SPECSIG" value="PID_PR&lt;5&gt;"/><specSig signal="PID_PR4_SPECSIG" value="PID_PR&lt;4&gt;"/><specSig signal="PID_PR3_SPECSIG" value="PID_PR&lt;3&gt;"/><specSig signal="PID_PR2_SPECSIG" value="PID_PR&lt;2&gt;"/><specSig signal="PID_PR1_SPECSIG" value="PID_PR&lt;1&gt;"/><specSig signal="PID_PR0_SPECSIG" value="PID_PR&lt;0&gt;"/><specSig signal="PID_INR7_SPECSIG" value="PID_INR&lt;7&gt;"/><specSig signal="PID_INR6_SPECSIG" value="PID_INR&lt;6&gt;"/><specSig signal="PID_INR5_SPECSIG" value="PID_INR&lt;5&gt;"/><specSig signal="PID_INR4_SPECSIG" value="PID_INR&lt;4&gt;"/><specSig signal="PID_INR3_SPECSIG" value="PID_INR&lt;3&gt;"/><specSig signal="PID_INR2_SPECSIG" value="PID_INR&lt;2&gt;"/><specSig signal="PID_INR1_SPECSIG" value="PID_INR&lt;1&gt;"/><specSig signal="PID_INR0_SPECSIG" value="PID_INR&lt;0&gt;"/></document>
