
Efinix FPGA Bitstream Generator.
Version: 2021.1.165 
Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.

Compiled: Jun 25 2021.

Using source file "/home/vlad/Documents/level_project/original_design/work_pnr/level.lbf"
Generating HEX programming file for device "T8F81", family "Trion"
Using periphery source file "/home/vlad/Documents/level_project/original_design/outflow/level.lpf"
Generating bit file: "/home/vlad/Documents/level_project/original_design/outflow/level.bit"
HEX Generation Options Summary:
	Listing options specified to bitstream generation:
	spi_low_power_mode                       = on
	oscillator_clock_divider                 = DIV8
	io_weak_pullup                           = on
Finished generating "/home/vlad/Documents/level_project/original_design/outflow/level.hex"
Efinity Bitstream Generator took 1.01179 seconds.
	Efinity Bitstream Generator took 0.94 seconds (approximately) in total CPU time.
Efinity Bitstream Generator virtual memory usage: begin = 62.28 MB, end = 73.236 MB, delta = 10.956 MB
Efinity Bitstream Generator resident set memory usage: begin = 8.82 MB, end = 21.22 MB, delta = 12.4 MB
	Efinity Bitstream Generator peak resident set memory usage = 459.124 MB
