// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_entry_proc (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        Output_r,
        Output_r_c_din,
        Output_r_c_num_data_valid,
        Output_r_c_fifo_cap,
        Output_r_c_full_n,
        Output_r_c_write,
        K,
        K_c58_din,
        K_c58_num_data_valid,
        K_c58_fifo_cap,
        K_c58_full_n,
        K_c58_write,
        P,
        P_c60_din,
        P_c60_num_data_valid,
        P_c60_fifo_cap,
        P_c60_full_n,
        P_c60_write,
        S,
        S_c61_din,
        S_c61_num_data_valid,
        S_c61_fifo_cap,
        S_c61_full_n,
        S_c61_write
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [63:0] Output_r;
output  [63:0] Output_r_c_din;
input  [4:0] Output_r_c_num_data_valid;
input  [4:0] Output_r_c_fifo_cap;
input   Output_r_c_full_n;
output   Output_r_c_write;
input  [31:0] K;
output  [31:0] K_c58_din;
input  [2:0] K_c58_num_data_valid;
input  [2:0] K_c58_fifo_cap;
input   K_c58_full_n;
output   K_c58_write;
input  [31:0] P;
output  [31:0] P_c60_din;
input  [2:0] P_c60_num_data_valid;
input  [2:0] P_c60_fifo_cap;
input   P_c60_full_n;
output   P_c60_write;
input  [31:0] S;
output  [31:0] S_c61_din;
input  [2:0] S_c61_num_data_valid;
input  [2:0] S_c61_fifo_cap;
input   S_c61_full_n;
output   S_c61_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg Output_r_c_write;
reg K_c58_write;
reg P_c60_write;
reg S_c61_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    Output_r_c_blk_n;
reg    K_c58_blk_n;
reg    P_c60_blk_n;
reg    S_c61_blk_n;
reg    ap_block_state1;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        K_c58_blk_n = K_c58_full_n;
    end else begin
        K_c58_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        K_c58_write = 1'b1;
    end else begin
        K_c58_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        Output_r_c_blk_n = Output_r_c_full_n;
    end else begin
        Output_r_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        Output_r_c_write = 1'b1;
    end else begin
        Output_r_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        P_c60_blk_n = P_c60_full_n;
    end else begin
        P_c60_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        P_c60_write = 1'b1;
    end else begin
        P_c60_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        S_c61_blk_n = S_c61_full_n;
    end else begin
        S_c61_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        S_c61_write = 1'b1;
    end else begin
        S_c61_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign K_c58_din = K;

assign Output_r_c_din = Output_r;

assign P_c60_din = P;

assign S_c61_din = S;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (1'b0 == S_c61_full_n) | (1'b0 == P_c60_full_n) | (1'b0 == K_c58_full_n) | (1'b0 == Output_r_c_full_n) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign start_out = real_start;

endmodule //top_entry_proc
