<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\The-strip\Desktop\LVDS\MiniLED\project\impl\gwsynthesis\lvds_video.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\The-strip\Desktop\LVDS\MiniLED\project\src\lvds_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\The-strip\Desktop\LVDS\MiniLED\project\src\lvds_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Oct 16 19:02:50 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>11718</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7584</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>53</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>21</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>83</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>eclko</td>
<td>Base</td>
<td>3.422</td>
<td>292.227
<td>0.000</td>
<td>1.711</td>
<td></td>
<td></td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/eclko </td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>3</td>
<td>I_clkin_p</td>
<td>Base</td>
<td>11.976</td>
<td>83.500
<td>0.000</td>
<td>5.988</td>
<td></td>
<td></td>
<td>I_clkin_p </td>
</tr>
<tr>
<td>4</td>
<td>rx_sclk</td>
<td>Base</td>
<td>11.976</td>
<td>83.500
<td>0.000</td>
<td>5.988</td>
<td></td>
<td></td>
<td>rx_sclk </td>
</tr>
<tr>
<td>5</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>6</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.422</td>
<td>292.251
<td>0.000</td>
<td>1.711</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>6.843</td>
<td>146.126
<td>0.000</td>
<td>3.422</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>10.265</td>
<td>97.417
<td>0.000</td>
<td>5.133</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>9</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>10</td>
<td>DDr3/pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDr3/pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>11</td>
<td>DDr3/pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDr3/pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>12</td>
<td>DDr3/pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>0.000</td>
<td>7.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDr3/pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>13</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>14</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>15</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1040.000</td>
<td>0.962
<td>0.000</td>
<td>520.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>16</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>17</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.422</td>
<td>292.251
<td>0.000</td>
<td>1.711</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>18</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>3.422</td>
<td>292.251
<td>0.000</td>
<td>1.711</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>19</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>6.843</td>
<td>146.126
<td>0.000</td>
<td>3.422</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>20</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>10.265</td>
<td>97.417
<td>0.000</td>
<td>5.133</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>rx_sclk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>21</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>183.984(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_clkin_p</td>
<td>83.500(MHz)</td>
<td>397.002(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>rx_sclk</td>
<td>83.500(MHz)</td>
<td>168.381(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>165.847(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>2016.131(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>100.062(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>0.962(MHz)</td>
<td>219.412(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>130.969(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of eclko!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DDr3/pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DDr3/pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DDr3/pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>eclko</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>eclko</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clkin_p</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rx_sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDr3/pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDr3/pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDr3/pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDr3/pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDr3/pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDr3/pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.562</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-2.060</td>
<td>7.600</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.396</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-2.060</td>
<td>7.434</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.808</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/stop_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CE</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.519</td>
<td>2.568</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.469</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_2_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.474</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.453</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_2_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.458</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.393</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_3_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.398</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.392</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_6_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.397</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.392</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_6_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.397</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.364</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_0_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.369</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.303</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_1_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.308</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.302</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_4_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.307</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.230</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_7_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.230</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_7_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.227</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_3_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.232</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.226</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_4_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.231</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.224</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_5_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.229</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.198</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_0_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.203</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.198</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_1_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.203</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.196</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_5_s0/D</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.925</td>
<td>3.201</td>
</tr>
<tr>
<td>20</td>
<td>1.617</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Almost_Full_s0/D</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.348</td>
</tr>
<tr>
<td>21</td>
<td>1.890</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Empty_s0/D</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.075</td>
</tr>
<tr>
<td>22</td>
<td>2.324</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DO[20]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_0_s1/CE</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.641</td>
</tr>
<tr>
<td>23</td>
<td>2.365</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.600</td>
</tr>
<tr>
<td>24</td>
<td>2.531</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.434</td>
</tr>
<tr>
<td>25</td>
<td>2.546</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_140_s0/D</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.419</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.734</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.053</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.707</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.081</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.704</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.084</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.702</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.702</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.699</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.088</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.589</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.198</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.582</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.206</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.576</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.560</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.228</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.560</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.228</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.555</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.232</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.538</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.250</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.425</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.363</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.408</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.379</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.391</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4/CALIB</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.752</td>
<td>1.397</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.165</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_1_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_0_s0/CE</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.583</td>
<td>0.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.165</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_1_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_1_s0/CE</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.583</td>
<td>0.464</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.016</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.583</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.962</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dqs_ack_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0/D</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>-1.583</td>
<td>0.667</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.543</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>I_clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.057</td>
<td>0.560</td>
</tr>
<tr>
<td>22</td>
<td>0.192</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_wren_s1/Q</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CEA</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>23</td>
<td>0.192</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/CEA</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>24</td>
<td>0.192</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/CEA</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>25</td>
<td>0.192</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CEA</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.065</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.201</td>
<td>1.842</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.065</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.201</td>
<td>1.842</td>
</tr>
<tr>
<td>3</td>
<td>0.271</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.201</td>
<td>1.842</td>
</tr>
<tr>
<td>4</td>
<td>0.271</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.201</td>
<td>1.842</td>
</tr>
<tr>
<td>5</td>
<td>0.271</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.201</td>
<td>1.842</td>
</tr>
<tr>
<td>6</td>
<td>0.271</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.201</td>
<td>1.842</td>
</tr>
<tr>
<td>7</td>
<td>0.271</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.201</td>
<td>1.842</td>
</tr>
<tr>
<td>8</td>
<td>0.271</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.201</td>
<td>1.842</td>
</tr>
<tr>
<td>9</td>
<td>0.271</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>0.201</td>
<td>1.842</td>
</tr>
<tr>
<td>10</td>
<td>2.423</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.211</td>
<td>1.842</td>
</tr>
<tr>
<td>11</td>
<td>2.423</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.211</td>
<td>1.842</td>
</tr>
<tr>
<td>12</td>
<td>2.759</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.211</td>
<td>1.842</td>
</tr>
<tr>
<td>13</td>
<td>2.759</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.211</td>
<td>1.842</td>
</tr>
<tr>
<td>14</td>
<td>2.759</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.211</td>
<td>1.842</td>
</tr>
<tr>
<td>15</td>
<td>2.759</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.211</td>
<td>1.842</td>
</tr>
<tr>
<td>16</td>
<td>2.759</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.211</td>
<td>1.842</td>
</tr>
<tr>
<td>17</td>
<td>2.759</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.211</td>
<td>1.842</td>
</tr>
<tr>
<td>18</td>
<td>5.363</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.261</td>
<td>1.842</td>
</tr>
<tr>
<td>19</td>
<td>5.363</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.261</td>
<td>1.842</td>
</tr>
<tr>
<td>20</td>
<td>5.708</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.261</td>
<td>1.842</td>
</tr>
<tr>
<td>21</td>
<td>5.708</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.261</td>
<td>1.842</td>
</tr>
<tr>
<td>22</td>
<td>5.708</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.261</td>
<td>1.842</td>
</tr>
<tr>
<td>23</td>
<td>5.708</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.261</td>
<td>1.842</td>
</tr>
<tr>
<td>24</td>
<td>5.708</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.261</td>
<td>1.842</td>
</tr>
<tr>
<td>25</td>
<td>5.708</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.261</td>
<td>1.842</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.502</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.537</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.502</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.537</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.502</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.537</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.502</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.537</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.502</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.537</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.502</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.537</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.502</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.537</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.134</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.169</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.134</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.169</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.134</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.169</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.134</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.169</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.134</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.169</td>
<td>1.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.134</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.169</td>
<td>1.223</td>
</tr>
<tr>
<td>14</td>
<td>1.968</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.570</td>
<td>1.223</td>
</tr>
<tr>
<td>15</td>
<td>1.968</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.570</td>
<td>1.223</td>
</tr>
<tr>
<td>16</td>
<td>1.968</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.570</td>
<td>1.223</td>
</tr>
<tr>
<td>17</td>
<td>1.968</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.570</td>
<td>1.223</td>
</tr>
<tr>
<td>18</td>
<td>1.968</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.570</td>
<td>1.223</td>
</tr>
<tr>
<td>19</td>
<td>1.968</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-1.570</td>
<td>1.223</td>
</tr>
<tr>
<td>20</td>
<td>2.618</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.583</td>
<td>1.223</td>
</tr>
<tr>
<td>21</td>
<td>2.618</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.583</td>
<td>1.223</td>
</tr>
<tr>
<td>22</td>
<td>2.618</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.583</td>
<td>1.223</td>
</tr>
<tr>
<td>23</td>
<td>2.618</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.583</td>
<td>1.223</td>
</tr>
<tr>
<td>24</td>
<td>2.618</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.583</td>
<td>1.223</td>
</tr>
<tr>
<td>25</td>
<td>2.618</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/RESET</td>
<td>I_clk:[R]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>1.583</td>
<td>1.223</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>DDr3/u_rd/app_en_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>DDr3/u_rd/app_wdf_data_29_s1</td>
</tr>
<tr>
<td>3</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/mc_bank_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_24_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_8_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dll_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_30_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.237</td>
<td>4.237</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_29_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C38[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R51C38[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/Q</td>
</tr>
<tr>
<td>3.516</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C41[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2/I3</td>
</tr>
<tr>
<td>4.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R52C41[2][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C41[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18/I2</td>
</tr>
<tr>
<td>4.831</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C41[2][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18/F</td>
</tr>
<tr>
<td>5.254</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C40[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16/I0</td>
</tr>
<tr>
<td>5.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C40[1][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16/F</td>
</tr>
<tr>
<td>5.717</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C40[3][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14/I2</td>
</tr>
<tr>
<td>6.272</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R51C40[3][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14/F</td>
</tr>
<tr>
<td>6.710</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C39[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13/I2</td>
</tr>
<tr>
<td>7.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C39[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13/F</td>
</tr>
<tr>
<td>9.070</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C2[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C2[0][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s/F</td>
</tr>
<tr>
<td>10.211</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>7.040</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.171</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>6.649</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.913, 38.327%; route: 4.455, 58.620%; tC2Q: 0.232, 3.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C38[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R51C38[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/Q</td>
</tr>
<tr>
<td>3.516</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C41[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2/I3</td>
</tr>
<tr>
<td>4.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R52C41[2][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C41[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18/I2</td>
</tr>
<tr>
<td>4.831</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C41[2][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18/F</td>
</tr>
<tr>
<td>5.254</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C40[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16/I0</td>
</tr>
<tr>
<td>5.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C40[1][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16/F</td>
</tr>
<tr>
<td>5.717</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C40[3][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14/I2</td>
</tr>
<tr>
<td>6.272</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R51C40[3][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14/F</td>
</tr>
<tr>
<td>6.710</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C39[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13/I2</td>
</tr>
<tr>
<td>7.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C39[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13/F</td>
</tr>
<tr>
<td>9.070</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C2[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C2[0][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s/F</td>
</tr>
<tr>
<td>10.045</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>7.040</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.171</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>6.649</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.913, 39.183%; route: 4.289, 57.696%; tC2Q: 0.232, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.633</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/stop_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C35[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/stop_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C35[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/stop_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.441</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.819</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen</td>
</tr>
<tr>
<td>6.633</td>
<td>-0.186</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.519</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.336, 90.967%; tC2Q: 0.232, 9.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>13.010</td>
<td>2.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C30[2][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C30[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_2_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_2_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C30[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 11.311%; route: 2.956, 85.082%; tC2Q: 0.125, 3.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>12.994</td>
<td>2.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C30[1][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C30[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_2_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C30[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 11.364%; route: 2.940, 85.012%; tC2Q: 0.125, 3.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[3]</td>
</tr>
<tr>
<td>12.933</td>
<td>2.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C31[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C31[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_3_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_3_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C31[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 11.566%; route: 2.879, 84.745%; tC2Q: 0.125, 3.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[6]</td>
</tr>
<tr>
<td>12.932</td>
<td>2.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C30[1][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C30[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_6_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C30[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 11.570%; route: 2.878, 84.740%; tC2Q: 0.125, 3.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[6]</td>
</tr>
<tr>
<td>12.932</td>
<td>2.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C30[2][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C30[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_6_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_6_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C30[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 11.570%; route: 2.878, 84.740%; tC2Q: 0.125, 3.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.905</td>
<td>2.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C28[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C28[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_0_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C28[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 11.665%; route: 2.851, 84.615%; tC2Q: 0.125, 3.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>12.844</td>
<td>2.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C28[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C28[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_1_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C28[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 11.880%; route: 2.790, 84.331%; tC2Q: 0.125, 3.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>12.843</td>
<td>2.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C28[1][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C28[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_4_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_4_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C28[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 11.883%; route: 2.789, 84.328%; tC2Q: 0.125, 3.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[7]</td>
</tr>
<tr>
<td>12.770</td>
<td>2.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C30[1][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C30[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_7_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C30[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 12.149%; route: 2.716, 83.976%; tC2Q: 0.125, 3.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[7]</td>
</tr>
<tr>
<td>12.770</td>
<td>2.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C30[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C30[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_7_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_7_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C30[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 12.149%; route: 2.716, 83.976%; tC2Q: 0.125, 3.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[3]</td>
</tr>
<tr>
<td>12.767</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C30[1][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C30[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_3_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C30[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 12.161%; route: 2.713, 83.961%; tC2Q: 0.125, 3.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>12.766</td>
<td>2.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C28[1][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C28[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_4_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C28[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 12.165%; route: 2.712, 83.956%; tC2Q: 0.125, 3.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>12.765</td>
<td>2.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C28[1][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C28[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_5_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_5_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C28[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 12.171%; route: 2.711, 83.948%; tC2Q: 0.125, 3.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>12.739</td>
<td>2.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C28[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C28[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_0_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_0_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C28[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 12.269%; route: 2.685, 83.818%; tC2Q: 0.125, 3.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>12.739</td>
<td>2.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C28[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C28[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_1_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_1_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C28[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 12.269%; route: 2.685, 83.818%; tC2Q: 0.125, 3.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>10.054</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>12.737</td>
<td>2.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C28[1][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C28[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_5_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
<tr>
<td>12.541</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C28[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.925</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 12.278%; route: 2.683, 83.807%; tC2Q: 0.125, 3.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Almost_Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C47[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R55C47[1][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0/Q</td>
</tr>
<tr>
<td>3.614</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[3][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s3/I1</td>
</tr>
<tr>
<td>4.131</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R49C49[3][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s3/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s0/I3</td>
</tr>
<tr>
<td>5.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s0/F</td>
</tr>
<tr>
<td>5.980</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n28_s1/I1</td>
</tr>
<tr>
<td>6.535</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R44C47[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n28_s1/F</td>
</tr>
<tr>
<td>7.761</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_1_s3/I1</td>
</tr>
<tr>
<td>8.316</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C54[1][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_1_s3/F</td>
</tr>
<tr>
<td>9.130</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C57[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_1_s/I1</td>
</tr>
<tr>
<td>9.501</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C57[1][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_1_s/COUT</td>
</tr>
<tr>
<td>9.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C57[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_2_s/CIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C57[1][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_2_s/COUT</td>
</tr>
<tr>
<td>9.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C57[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_3_s/CIN</td>
</tr>
<tr>
<td>9.572</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C57[2][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/wcnt_sub_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C58[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/awfull_val_s17/I2</td>
</tr>
<tr>
<td>10.583</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C58[0][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/awfull_val_s17/F</td>
</tr>
<tr>
<td>10.587</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C58[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/awfull_val_s16/I0</td>
</tr>
<tr>
<td>10.958</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C58[2][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/awfull_val_s16/F</td>
</tr>
<tr>
<td>10.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C58[2][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Almost_Full_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C58[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Almost_Full_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C58[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Almost_Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.365, 40.315%; route: 4.750, 56.906%; tC2Q: 0.232, 2.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C47[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R55C47[1][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0/Q</td>
</tr>
<tr>
<td>3.614</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[3][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s3/I1</td>
</tr>
<tr>
<td>4.131</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R49C49[3][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s3/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s0/I3</td>
</tr>
<tr>
<td>5.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s0/F</td>
</tr>
<tr>
<td>5.980</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n28_s1/I1</td>
</tr>
<tr>
<td>6.535</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R44C47[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n28_s1/F</td>
</tr>
<tr>
<td>7.761</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C54[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_1_s3/I1</td>
</tr>
<tr>
<td>8.316</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C54[1][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rbin_next_1_s3/F</td>
</tr>
<tr>
<td>8.721</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C56[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n653_s0/I0</td>
</tr>
<tr>
<td>9.270</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C56[1][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n653_s0/COUT</td>
</tr>
<tr>
<td>9.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C56[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n654_s0/CIN</td>
</tr>
<tr>
<td>9.306</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C56[1][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n654_s0/COUT</td>
</tr>
<tr>
<td>9.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C56[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n655_s0/CIN</td>
</tr>
<tr>
<td>9.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C56[2][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n655_s0/COUT</td>
</tr>
<tr>
<td>10.224</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C57[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rempty_val_s2/I3</td>
</tr>
<tr>
<td>10.686</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C57[2][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/rempty_val_s2/F</td>
</tr>
<tr>
<td>10.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C57[2][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C57[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Empty_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C57[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.263, 40.412%; route: 4.580, 56.715%; tC2Q: 0.232, 2.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R36[8]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKB</td>
</tr>
<tr>
<td>4.871</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R36[8]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/DO[20]</td>
</tr>
<tr>
<td>5.525</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1653_s12/I1</td>
</tr>
<tr>
<td>6.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C29[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1653_s12/F</td>
</tr>
<tr>
<td>6.736</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1653_s4/I3</td>
</tr>
<tr>
<td>7.291</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1653_s4/F</td>
</tr>
<tr>
<td>8.441</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C38[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1653_s2/I1</td>
</tr>
<tr>
<td>8.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R51C38[2][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1653_s2/F</td>
</tr>
<tr>
<td>9.163</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C38[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_0_s3/I1</td>
</tr>
<tr>
<td>9.712</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C38[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_0_s3/F</td>
</tr>
<tr>
<td>10.252</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C40[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C40[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_0_s1/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C40[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/readback_check_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.208, 28.895%; route: 3.173, 41.530%; tC2Q: 2.260, 29.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C38[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R51C38[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/Q</td>
</tr>
<tr>
<td>3.516</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C41[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2/I3</td>
</tr>
<tr>
<td>4.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R52C41[2][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C41[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18/I2</td>
</tr>
<tr>
<td>4.831</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C41[2][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18/F</td>
</tr>
<tr>
<td>5.254</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C40[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16/I0</td>
</tr>
<tr>
<td>5.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C40[1][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16/F</td>
</tr>
<tr>
<td>5.717</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C40[3][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14/I2</td>
</tr>
<tr>
<td>6.272</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R51C40[3][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14/F</td>
</tr>
<tr>
<td>6.710</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C39[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13/I2</td>
</tr>
<tr>
<td>7.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C39[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13/F</td>
</tr>
<tr>
<td>9.070</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C2[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C2[0][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s/F</td>
</tr>
<tr>
<td>10.211</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.913, 38.327%; route: 4.455, 58.620%; tC2Q: 0.232, 3.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C38[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R51C38[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/timer_cnt_9_s0/Q</td>
</tr>
<tr>
<td>3.516</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C41[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2/I3</td>
</tr>
<tr>
<td>4.033</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R52C41[2][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/n1446_s2/F</td>
</tr>
<tr>
<td>4.460</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C41[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18/I2</td>
</tr>
<tr>
<td>4.831</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R50C41[2][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s18/F</td>
</tr>
<tr>
<td>5.254</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C40[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16/I0</td>
</tr>
<tr>
<td>5.716</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C40[1][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s16/F</td>
</tr>
<tr>
<td>5.717</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C40[3][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14/I2</td>
</tr>
<tr>
<td>6.272</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R51C40[3][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_SEND_DQS_s14/F</td>
</tr>
<tr>
<td>6.710</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C39[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13/I2</td>
</tr>
<tr>
<td>7.265</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R52C39[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/wrlvl_next_state.WRLVL_ADJ_DQS_s13/F</td>
</tr>
<tr>
<td>9.070</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C2[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s/I3</td>
</tr>
<tr>
<td>9.523</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C2[0][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/hold_Z_s/F</td>
</tr>
<tr>
<td>10.045</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.913, 39.183%; route: 4.289, 57.696%; tC2Q: 0.232, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_140_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C47[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R55C47[1][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_25_s0/Q</td>
</tr>
<tr>
<td>3.614</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[3][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s3/I1</td>
</tr>
<tr>
<td>4.131</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R49C49[3][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s3/F</td>
</tr>
<tr>
<td>4.569</td>
<td>0.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C50[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s0/I3</td>
</tr>
<tr>
<td>5.124</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R48C50[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/send_wr_Z_s0/F</td>
</tr>
<tr>
<td>5.980</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n28_s1/I1</td>
</tr>
<tr>
<td>6.535</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R44C47[3][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/n28_s1/F</td>
</tr>
<tr>
<td>7.745</td>
<td>1.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C53[1][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_0_s2/I2</td>
</tr>
<tr>
<td>8.300</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R44C53[1][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/raddr_f_0_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R49C58</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_17_s/RAD[0]</td>
</tr>
<tr>
<td>10.030</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C58</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_17_s/DO[0]</td>
</tr>
<tr>
<td>10.030</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C58[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_140_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C58[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_140_s0/CLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C58[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_140_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.731, 36.810%; route: 4.456, 60.063%; tC2Q: 0.232, 3.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.734</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C37[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R51C37[2][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.851</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL51[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 80.825%; tC2Q: 0.202, 19.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C37[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R51C37[2][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.931</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL50[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL50[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL50[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.879, 81.308%; tC2Q: 0.202, 18.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C37[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R51C37[2][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.934</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.882, 81.360%; tC2Q: 0.202, 18.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R43C37[1][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.936</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.386%; tC2Q: 0.202, 18.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R43C37[1][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.936</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL43[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.386%; tC2Q: 0.202, 18.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R43C37[1][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.939</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL44[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL44[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL44[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.886, 81.437%; tC2Q: 0.202, 18.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C37[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R51C37[2][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.049</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL55[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL55[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL55[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 83.141%; tC2Q: 0.202, 16.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C37[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R51C37[2][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.056</td>
<td>1.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.004, 83.246%; tC2Q: 0.202, 16.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C37[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R51C37[2][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL48[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL48[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.321%; tC2Q: 0.202, 16.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C37[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R51C37[2][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.078</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL46[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL46[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL46[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.546%; tC2Q: 0.202, 16.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C37[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R51C37[2][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>3.078</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.546%; tC2Q: 0.202, 16.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R43C37[1][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.083</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 83.607%; tC2Q: 0.202, 16.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R43C37[1][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.100</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.048, 83.835%; tC2Q: 0.202, 16.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R43C37[1][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.213</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 85.176%; tC2Q: 0.202, 14.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R43C37[1][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.230</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.177, 85.354%; tC2Q: 0.202, 14.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[1][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R43C37[1][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.247</td>
<td>1.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.752</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.195, 85.537%; tC2Q: 0.202, 14.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C32[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_1_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R55C32[2][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_1_s0/Q</td>
</tr>
<tr>
<td>22.314</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C32[2][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>23.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C32[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_0_s0/CLK</td>
</tr>
<tr>
<td>23.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_0_s0</td>
</tr>
<tr>
<td>23.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C32[2][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C32[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_1_s0/CLK</td>
</tr>
<tr>
<td>22.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R55C32[2][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_init_complete_d_1_s0/Q</td>
</tr>
<tr>
<td>22.314</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C32[2][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>23.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C32[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_1_s0/CLK</td>
</tr>
<tr>
<td>23.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_1_s0</td>
</tr>
<tr>
<td>23.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C32[2][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/uddcntln_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_s0/CLK</td>
</tr>
<tr>
<td>22.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_s0/Q</td>
</tr>
<tr>
<td>22.174</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/recalib_Z_s/I0</td>
</tr>
<tr>
<td>22.464</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/recalib_Z_s/F</td>
</tr>
<tr>
<td>22.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>23.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>23.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>23.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C30[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.480</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dqs_ack_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>21.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C37[0][A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dqs_ack_s0/CLK</td>
</tr>
<tr>
<td>22.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R55C37[0][A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dqs_ack_s0/Q</td>
</tr>
<tr>
<td>22.174</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_2_s12/I1</td>
</tr>
<tr>
<td>22.518</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R55C36[0][B]</td>
<td style=" background: #97FFFF;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/ns_memsync_2_s12/F</td>
</tr>
<tr>
<td>22.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>23.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0/CLK</td>
</tr>
<tr>
<td>23.469</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0</td>
</tr>
<tr>
<td>23.480</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R55C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.582%; route: 0.122, 18.278%; tC2Q: 0.201, 30.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>104.536</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>101.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>103.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>103.635</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R39C29[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/Q</td>
</tr>
<tr>
<td>103.762</td>
<td>0.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1836_s1/I2</td>
</tr>
<tr>
<td>103.994</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1836_s1/F</td>
</tr>
<tr>
<td>103.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>101.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR43[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>101.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>102.598</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>361</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>104.490</td>
<td>1.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>104.525</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>104.536</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.432%; route: 0.127, 22.672%; tC2Q: 0.201, 35.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.598, 57.856%; route: 1.892, 42.144%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_wren_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[2]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C48[1][A]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_wren_s1/CLK</td>
</tr>
<tr>
<td>6.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C48[1][A]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_wren_s1/Q</td>
</tr>
<tr>
<td>6.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[14]</td>
<td style=" font-weight:bold;">MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>355</td>
<td>PLL_R[2]</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.865</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[14]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>5.875</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[14]</td>
<td>MiniLED_driver_inst/u2/sram_top_ins_sdpb_sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R32C31[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>3.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s/CLKA</td>
</tr>
<tr>
<td>3.444</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[13]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R32C31[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>3.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[12]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>3.444</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[12]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R32C31[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>3.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[11]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R36[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s/CLKA</td>
</tr>
<tr>
<td>3.444</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R36[11]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>7.040</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.171</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>6.649</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>7.040</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.171</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>6.649</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>7.040</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.171</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>6.985</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>7.040</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.171</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>6.985</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>7.040</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.171</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>6.985</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>7.040</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.171</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>6.985</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>7.040</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.171</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>6.985</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>7.040</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.171</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>6.985</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR76[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>7.040</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.171</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR76[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>7.136</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>6.985</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR76[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.201</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.626</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.137</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.626</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.137</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>9.626</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>9.473</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.626</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>9.473</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.626</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>9.473</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.626</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>9.473</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.626</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>9.473</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.536</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.661</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.626</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>9.473</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.211</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>12.078</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.261</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>12.078</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.261</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.261</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.261</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.261</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.261</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.261</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.104</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.714</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>12.576</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>12.423</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.261</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 53.382%; route: 2.271, 46.618%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 87.407%; tC2Q: 0.232, 12.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.971</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/TCLK</td>
</tr>
<tr>
<td>5.006</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
<tr>
<td>5.159</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.971</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/TCLK</td>
</tr>
<tr>
<td>5.006</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
<tr>
<td>5.159</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.971</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/TCLK</td>
</tr>
<tr>
<td>5.006</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
<tr>
<td>5.159</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.971</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/TCLK</td>
</tr>
<tr>
<td>5.006</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
<tr>
<td>5.159</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.971</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/TCLK</td>
</tr>
<tr>
<td>5.006</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
<tr>
<td>5.159</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.971</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/TCLK</td>
</tr>
<tr>
<td>5.006</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
<tr>
<td>5.159</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL43[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.971</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>4.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser4/TCLK</td>
</tr>
<tr>
<td>5.006</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser4</td>
</tr>
<tr>
<td>5.159</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL43[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
<tr>
<td>4.791</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
<tr>
<td>4.791</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
<tr>
<td>4.791</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
<tr>
<td>4.791</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
<tr>
<td>4.791</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.354</td>
<td>4.354</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.510</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/FCLK</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
<tr>
<td>4.791</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.016</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.114</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/TCLK</td>
</tr>
<tr>
<td>2.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
<tr>
<td>2.689</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.016</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.114</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/TCLK</td>
</tr>
<tr>
<td>2.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
<tr>
<td>2.689</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.016</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.114</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/TCLK</td>
</tr>
<tr>
<td>2.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
<tr>
<td>2.689</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.016</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.114</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/TCLK</td>
</tr>
<tr>
<td>2.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
<tr>
<td>2.689</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.016</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.114</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/TCLK</td>
</tr>
<tr>
<td>2.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
<tr>
<td>2.689</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.854</td>
<td>4.354</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>DDr3/pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>2.016</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>2.114</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/TCLK</td>
</tr>
<tr>
<td>2.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
<tr>
<td>2.689</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4/PCLK</td>
</tr>
<tr>
<td>1.886</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
<tr>
<td>2.039</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[8].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4/PCLK</td>
</tr>
<tr>
<td>1.886</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
<tr>
<td>2.039</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[7].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4/PCLK</td>
</tr>
<tr>
<td>1.886</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
<tr>
<td>2.039</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4/PCLK</td>
</tr>
<tr>
<td>1.886</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
<tr>
<td>2.039</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4/PCLK</td>
</tr>
<tr>
<td>1.886</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
<tr>
<td>2.039</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[4].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>211</td>
<td>IOR44[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C36[0][B]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.636</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>856</td>
<td>R52C36[0][B]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.657</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1220</td>
<td>LEFTSIDE[0]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4/PCLK</td>
</tr>
<tr>
<td>1.886</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
<tr>
<td>2.039</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[3].u_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.583</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 55.986%; route: 1.511, 44.014%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDr3/u_rd/app_en_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.614</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DDr3/u_rd/app_en_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DDr3/u_rd/app_en_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDr3/u_rd/app_wdf_data_29_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.614</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DDr3/u_rd/app_wdf_data_29_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DDr3/u_rd/app_wdf_data_29_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/mc_bank_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.614</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/mc_bank_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/mc_bank_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.614</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/mc_wrdata_dly_1_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_24_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.614</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_24_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_24_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.614</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_8_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.614</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gw_cmd0/cmd_buf_dout_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dll_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.614</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dll_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/updata_dll_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.614</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_30_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.237</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.339</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.614</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DDr3/u_ddr3/u_gw3_phy_mc/u_gwmc_top/gwmc_bank_ctrl0/gwmc_pstate_29_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1220</td>
<td>clk_x1</td>
<td>-3.562</td>
<td>2.274</td>
</tr>
<tr>
<td>856</td>
<td>ddr_rst</td>
<td>-0.065</td>
<td>1.626</td>
</tr>
<tr>
<td>361</td>
<td>control0[0]</td>
<td>4.088</td>
<td>2.925</td>
</tr>
<tr>
<td>355</td>
<td>clk25M</td>
<td>32.943</td>
<td>2.274</td>
</tr>
<tr>
<td>263</td>
<td>rx_sclk</td>
<td>6.037</td>
<td>2.811</td>
</tr>
<tr>
<td>224</td>
<td>clk1M</td>
<td>37.290</td>
<td>2.274</td>
</tr>
<tr>
<td>211</td>
<td>I_clk_d</td>
<td>-0.808</td>
<td>2.274</td>
</tr>
<tr>
<td>192</td>
<td>data96_reg_95_8</td>
<td>16.371</td>
<td>1.898</td>
</tr>
<tr>
<td>146</td>
<td>init_calib_complete</td>
<td>4.152</td>
<td>2.075</td>
</tr>
<tr>
<td>117</td>
<td>jtag_strobe_i</td>
<td>44.222</td>
<td>1.476</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R37C35</td>
<td>93.06%</td>
</tr>
<tr>
<td>R37C36</td>
<td>93.06%</td>
</tr>
<tr>
<td>R37C39</td>
<td>93.06%</td>
</tr>
<tr>
<td>R46C35</td>
<td>91.67%</td>
</tr>
<tr>
<td>R46C27</td>
<td>90.28%</td>
</tr>
<tr>
<td>R37C38</td>
<td>90.28%</td>
</tr>
<tr>
<td>R46C29</td>
<td>88.89%</td>
</tr>
<tr>
<td>R37C29</td>
<td>88.89%</td>
</tr>
<tr>
<td>R37C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R46C32</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name eclko -period 3.422 -waveform {0 1.711} [get_nets {LVDS_7to1_RX_Top_inst/lvds_71_rx/eclko}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clkin_p -period 11.976 -waveform {0 5.988} [get_ports {I_clkin_p}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name rx_sclk -period 11.976 -waveform {0 5.988} [get_nets {rx_sclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {I_clkin_p}] -group [get_clocks {rx_sclk}] -group [get_clocks {eclko}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
