// Seed: 3218607267
module module_0 (
    input id_0,
    input logic id_1,
    output uwire id_2
);
  assign id_2[1] = 1'b0;
  assign id_2 = id_0;
  logic id_3;
endmodule
