# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_ddr3_hdmi_simulate.do}
# vsim -voptargs=""+acc"" -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_ddr3_hdmi xil_defaultlib.glbl 
# Start time: 16:16:45 on Feb 06,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_ddr3_hdmi(fast)
# Loading sv_std.std
# Loading work.ddr3_model(fast)
# Loading work.ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.hdmi_clk_gen(fast)
# Loading work.hdmi_clk_gen_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__2)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.A7_wr_ctrl(fast)
# Loading work.A7_rd_ctrl(fast)
# Loading work.A7_arbit(fast)
# Loading work.wr_data_fifo_ctrl(fast)
# Loading work.wr_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast)
# Loading work.wr_cmd_fifo_ctrl(fast)
# Loading work.cmd_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__1)
# Loading work.rd_cmd_fifo_ctrl(fast)
# Loading work.rd_data_fifo_ctrl(fast)
# Loading work.rd_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__2)
# Loading work.user_wr_ctrl(fast)
# Loading work.user_rd_ctrl(fast)
# Loading work.hdmi_buffer(fast)
# Loading work.hdmi_buffer_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__3)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__3)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__3)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__3)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__3)
# Loading work.ila_hdmi_buffer(fast)
# Loading work.hdmi_dis(fast)
# Loading work.VGA_TIMING(fast)
# Loading work.hdmi_trans(fast)
# Loading work.encode(fast)
# Loading work.Serializer10_1(fast)
# Loading unisims_ver.OSERDESE2(fast__3)
# Loading secureip.B_OSERDESE2(fast__3)
# Loading unisims_ver.OSERDESE2(fast__4)
# Loading secureip.B_OSERDESE2(fast__4)
# Loading work.uart_rx(fast)
# Loading work.bit8to128(fast)
# Loading work.asfifo_wr16x1024_rd128x128(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__4)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__4)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__4)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__4)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__5)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : D:/ProgramData/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_user_wr_ctrl/*
add wave -position insertpoint sim:/tb_ddr3_hdmi/inst_ddr3_hdmi/inst_bit8to128/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_ddr3_hdmi(fast)
# Loading work.ddr3_model(fast)
# Loading work.ddr3_hdmi(fast)
# Loading work.ddr3_clk_gen(fast)
# Loading work.ddr3_clk_gen_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.hdmi_clk_gen(fast)
# Loading work.hdmi_clk_gen_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.ddr3_ctrl(fast)
# Loading work.ddr3_ctrl_mig(fast)
# Loading work.mig_7series_v4_1_iodelay_ctrl(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_1_clk_ibuf(fast)
# Loading work.mig_7series_v4_1_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_1_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__2)
# Loading work.mig_7series_v4_1_memc_ui_top_std(fast)
# Loading work.mig_7series_v4_1_mem_intfc(fast)
# Loading work.mig_7series_v4_1_mc(fast)
# Loading work.mig_7series_v4_1_rank_mach(fast)
# Loading work.mig_7series_v4_1_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_1_rank_common(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_1_bank_mach(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast)
# Loading work.mig_7series_v4_1_bank_compare(fast)
# Loading work.mig_7series_v4_1_bank_state(fast)
# Loading work.mig_7series_v4_1_bank_queue(fast)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_1_bank_state(fast__1)
# Loading work.mig_7series_v4_1_bank_queue(fast__1)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_1_bank_state(fast__2)
# Loading work.mig_7series_v4_1_bank_queue(fast__2)
# Loading work.mig_7series_v4_1_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_1_bank_state(fast__3)
# Loading work.mig_7series_v4_1_bank_queue(fast__3)
# Loading work.mig_7series_v4_1_bank_common(fast)
# Loading work.mig_7series_v4_1_arb_mux(fast)
# Loading work.mig_7series_v4_1_arb_row_col(fast)
# Loading work.mig_7series_v4_1_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_1_arb_select(fast)
# Loading work.mig_7series_v4_1_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_1_ddr_phy_top(fast)
# Loading work.mig_7series_v4_1_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(fast)
# Loading work.mig_7series_v4_1_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_1_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_1_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_1_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__1)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_1_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__2)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__1)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__3)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_1_ddr_byte_lane(fast__4)
# Loading work.mig_7series_v4_1_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_1_ddr_calib_top(fast)
# Loading work.mig_7series_v4_1_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_1_ddr_phy_init(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_1_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(fast)
# Loading work.mig_7series_v4_1_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_1_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_1_ui_top(fast)
# Loading work.mig_7series_v4_1_ui_cmd(fast)
# Loading work.mig_7series_v4_1_ui_wr_data(fast)
# Loading work.mig_7series_v4_1_ui_rd_data(fast)
# Loading work.A7_wr_ctrl(fast)
# Loading work.A7_rd_ctrl(fast)
# Loading work.A7_arbit(fast)
# Loading work.wr_data_fifo_ctrl(fast)
# Loading work.wr_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast)
# Loading work.wr_cmd_fifo_ctrl(fast)
# Loading work.cmd_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__1)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__1)
# Loading work.rd_cmd_fifo_ctrl(fast)
# Loading work.rd_data_fifo_ctrl(fast)
# Loading work.rd_data_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__2)
# Loading work.user_wr_ctrl(fast)
# Loading work.user_rd_ctrl(fast)
# Loading work.hdmi_buffer(fast)
# Loading work.hdmi_buffer_fifo(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__3)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__3)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__3)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__2)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__3)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_preload0(fast__3)
# Loading work.ila_hdmi_buffer(fast)
# Loading work.hdmi_dis(fast)
# Loading work.VGA_TIMING(fast)
# Loading work.hdmi_trans(fast)
# Loading work.encode(fast)
# Loading work.Serializer10_1(fast)
# Loading unisims_ver.OSERDESE2(fast__3)
# Loading secureip.B_OSERDESE2(fast__3)
# Loading unisims_ver.OSERDESE2(fast__4)
# Loading secureip.B_OSERDESE2(fast__4)
# Loading work.uart_rx(fast)
# Loading work.bit8to128(fast)
# Loading work.asfifo_wr16x1024_rd128x128(fast)
# Loading fifo_generator_v13_2_2.fifo_generator_vlog_beh(fast__4)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(fast__4)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_as(fast__4)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__4)
# Loading fifo_generator_v13_2_2.fifo_generator_v13_2_2_sync_stage(fast__5)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../../../ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v
run
# ** Error (suppressible): (vsim-8630) ../../../../ddr3_hdmi.srcs/sim_1/new/ddr3_model.sv(532): Infinity results from division operation.
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : D:/ProgramData/Xilinx/Vivado/2018.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /tb_ddr3_hdmi/inst_ddr3_hdmi/u_ddr3_ctrl/u_ddr3_ctrl_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       4
# VCO_PERIOD       =  1250.0
# CLKOUT0_DIVIDE_F =       1
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    2500
# CLKOUT2_PERIOD   =   40000
# CLKOUT3_PERIOD   =   10000
# CLKOUT4_PERIOD   =    5000
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           8
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = c BYTE_LANES_B1 = e DATA_CTL_B0 = c DATA_CTL_B1 = 0
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
# tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# WARNING: tb_ddr3_hdmi.inst_ddr3_hdmi.u_ddr3_ctrl.u_ddr3_ctrl_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# tb_ddr3_hdmi.inst_ddr3_model.reset at time 1935100.0 ps WARNING: 200 us is required before RST_N goes inactive.
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task at time 2000814.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 2313314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 3613314.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 4913314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 6213314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 7513314.0 ps INFO: ZQ        long = 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 7513314.0 ps INFO: Initialization Sequence is complete
# PHY_INIT: Memory Initialization completed at 9985100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 10093314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11393314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11403314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11413314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11423314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11433314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11443314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11453314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11463314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11473314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11483314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11503314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11513314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11523314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11533314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11543314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# PHY_INIT: Phaser_In Phase Locked at 11545100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11553314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11603314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 11613314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 11635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 12913314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 12913314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 14213314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 15513314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 16813314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 18113314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 19413314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 20713314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 22013314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 23313314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 24613314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25933314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 25943314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 25965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27263314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 27273314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 27295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28573314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28583314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28593314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 28603314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 28625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29903314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29913314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29923314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 29933314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 29955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31233314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31243314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31253314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 31263314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 31285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32563314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32573314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32583314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 32593314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 32615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33893314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33903314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33913314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 33923314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 33945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35223314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35233314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35243314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 35253314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 35275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# PHY_INIT: Phaser_In DQSFOUND completed at 35365100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 36553314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 36553314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 37853314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 39153314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 39288314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39552236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39554736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39557236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39559736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39562236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39682236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39684736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39687236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39689736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39692236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39812236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39814736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39817236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39819736.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39822236.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39942255.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39944755.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39947265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39949765.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 39952265.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40072323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40074823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40077323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40079823.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40082323.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40202382.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40204882.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40207392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40209892.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40212392.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40332450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40334950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40337450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40339950.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40342450.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40462509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40465009.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40467509.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40470019.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40472519.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40592577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40595077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40597577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40600077.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40602577.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40722636.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40725136.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40727646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40730146.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40732646.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40852998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40855498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40857998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40860498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40862998.0 ps Write Leveling @ DQS ck = 0
# PHY_INIT: Write Leveling completed at 40945100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40982998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40985498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40987998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40990498.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.dqs_pos_timing_check: at time 40992998.0 ps Write Leveling @ DQS ck = 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 41018314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Additive Latency = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 41073314.0 ps INFO: Load Mode 1 Qoff = Enabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 CAS Write Latency =           5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 42373314.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 44953314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 46253314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 47553314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48853314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 48858314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48863314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48873314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 48883314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 48905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 50183314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 50188314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 50205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 51483314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 51483314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 52783314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 54083314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 55475100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 56663314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 56663314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 57963314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 59263314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 60563314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 61863314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 63163314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 64463314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 65763314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 67063314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 68363314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69663314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 69668314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69673314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69683314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 69693314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 69715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 70998314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 72503314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 72503314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 73803314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 75103314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 76403314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 77703314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 79003314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 80303314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 81603314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 82903314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 84203314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT : COMPLEX OCLKDELAY calibration completed at 85585100.0 ps
# PHY_INIT : PRBS/PER_BIT calibration completed at 85585100.0 ps
# PHY_INIT: Read Leveling Stage 1 completed at 85585100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 88063314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 88063314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Length =  8
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Burst Order = Sequential
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 CAS Latency =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 DLL Reset = Normal
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Write Recovery =           6
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 89363314.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 90663314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 91963314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 93263314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 93263314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 94563314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 95863314.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97163314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 97168314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97173314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97183314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 97193314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 97215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 98493314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 98498314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 98943314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 98965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 100243314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 100243314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 101543314.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 102843314.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 104395100.0 ps
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 105423314.0 ps INFO: Precharge All
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 105423314.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 106820814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 106980814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107043314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107053314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107063314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107073314.0 ps INFO: Read      bank 0 col 008, auto precharge 1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 107083314.0 ps INFO: Auto Precharge bank           0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107130814.0 ps INFO: ZQ        long = 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107290814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107313314.0 ps INFO: Read      bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107323314.0 ps INFO: Read      bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107333314.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107343314.0 ps INFO: Read      bank 0 col 028, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107353314.0 ps INFO: Read      bank 0 col 030, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107363314.0 ps INFO: Read      bank 0 col 038, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107373314.0 ps INFO: Read      bank 0 col 040, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107383314.0 ps INFO: Read      bank 0 col 048, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000040 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000041 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000042 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000043 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000044 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000045 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107393314.0 ps INFO: Read      bank 0 col 050, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000046 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000047 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000048 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000049 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107403314.0 ps INFO: Read      bank 0 col 058, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000004f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000050 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000051 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000052 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000053 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000054 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000055 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107413314.0 ps INFO: Read      bank 0 col 060, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000056 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000057 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000058 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000059 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107423314.0 ps INFO: Read      bank 0 col 068, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000005f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000060 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000061 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000062 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000063 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000064 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000065 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107433314.0 ps INFO: Read      bank 0 col 070, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000066 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000067 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000068 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000069 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107443314.0 ps INFO: Read      bank 0 col 078, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000006f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000070 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000071 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000072 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000073 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000074 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000075 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107453314.0 ps INFO: Read      bank 0 col 080, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000076 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000077 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000078 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000079 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107463314.0 ps INFO: Read      bank 0 col 088, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000007f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000080 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000081 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000082 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000083 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000084 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000085 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107473314.0 ps INFO: Read      bank 0 col 090, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000086 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000087 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000088 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000089 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107483314.0 ps INFO: Read      bank 0 col 098, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000008f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000090 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000091 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000092 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000093 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000094 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000095 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107493314.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000096 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000097 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000098 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000099 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107503314.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000009f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107513314.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000a9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000aa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ab data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ac data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ad data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107523314.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ae data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000af data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107533314.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000b9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ba data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107543314.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000be data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000bf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107553314.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000c9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ca data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107563314.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ce data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000cf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107573314.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000d9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000da data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000db data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000dd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107583314.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000de data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000df data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107593314.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000e9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ea data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000eb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ec data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ed data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107603314.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ee data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ef data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107613314.0 ps INFO: Read      bank 0 col 100, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107623314.0 ps INFO: Read      bank 0 col 108, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000000ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000100 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000101 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000102 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000103 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000104 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000105 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107633314.0 ps INFO: Read      bank 0 col 110, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000106 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000107 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000108 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000109 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107643314.0 ps INFO: Read      bank 0 col 118, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000010f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000110 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000111 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000112 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000113 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000114 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000115 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107653314.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000116 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000117 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000118 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000119 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107663314.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000011f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000120 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000121 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000122 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000123 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000124 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000125 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107673314.0 ps INFO: Read      bank 0 col 130, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000126 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000127 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107683314.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000130 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000131 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000132 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000133 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000134 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000135 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107693314.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000136 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000137 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000138 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000139 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107703314.0 ps INFO: Read      bank 0 col 148, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000013f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000140 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000141 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000142 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000143 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000144 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000145 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107713314.0 ps INFO: Read      bank 0 col 150, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000146 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000147 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000148 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000149 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107723314.0 ps INFO: Read      bank 0 col 158, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000014f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000150 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000151 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000152 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000153 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000154 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000155 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107733314.0 ps INFO: Read      bank 0 col 160, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000156 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000157 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000158 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000159 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107743314.0 ps INFO: Read      bank 0 col 168, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000015f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000160 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000161 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000162 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000163 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000164 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000165 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107753314.0 ps INFO: Read      bank 0 col 170, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000166 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000167 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000168 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000169 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107763314.0 ps INFO: Read      bank 0 col 178, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000016f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000170 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000171 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000172 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000173 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000174 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000175 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107773314.0 ps INFO: Read      bank 0 col 180, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000176 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000177 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000178 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000179 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107783314.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000017f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000180 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000181 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000182 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000183 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000184 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000185 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107793314.0 ps INFO: Read      bank 0 col 190, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000186 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000187 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000188 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000189 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107803314.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000018f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000190 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000191 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000192 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000193 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000194 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000195 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107813314.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000196 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000197 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000198 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000199 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107823314.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000019f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107833314.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001a9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001aa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ab data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ac data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ad data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107843314.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ae data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001af data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107847064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107848314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107853314.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001b9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107859564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ba data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107860814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107862064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107863314.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001be data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001bf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107873314.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001c9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ca data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107883314.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ce data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001cf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107893314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107893314.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107894564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107895814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001d9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001da data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001db data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001dd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107903314.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001de data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001df data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107913314.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001e9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ea data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001eb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ec data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ed data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107923314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ee data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ef data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 107945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 107965814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108830814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108853314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108863314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 108885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108905814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 108990814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109013314.0 ps INFO: Read      bank 0 col 200, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109023314.0 ps INFO: Read      bank 0 col 208, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109033314.0 ps INFO: Read      bank 0 col 210, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109043314.0 ps INFO: Read      bank 0 col 218, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109053314.0 ps INFO: Read      bank 0 col 220, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109063314.0 ps INFO: Read      bank 0 col 228, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109073314.0 ps INFO: Read      bank 0 col 230, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109083314.0 ps INFO: Read      bank 0 col 238, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109093314.0 ps INFO: Read      bank 0 col 240, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109103314.0 ps INFO: Read      bank 0 col 248, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000240 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000241 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000242 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000243 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000244 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000245 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109113314.0 ps INFO: Read      bank 0 col 250, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000246 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000247 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000248 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000249 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109123314.0 ps INFO: Read      bank 0 col 258, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000024f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000250 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000251 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109129564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000252 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109130814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000253 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109132064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000254 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109133314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000255 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109133314.0 ps INFO: Read      bank 0 col 260, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109134564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000256 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109135814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000257 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109137064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000258 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109138314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000259 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109143314.0 ps INFO: Read      bank 0 col 268, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000025f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000260 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000261 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000262 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000263 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000264 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000265 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109153314.0 ps INFO: Read      bank 0 col 270, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000266 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000267 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000268 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000269 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109163314.0 ps INFO: Read      bank 0 col 278, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000026f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000270 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000271 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000272 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000273 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000274 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000275 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109173314.0 ps INFO: Read      bank 0 col 280, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000276 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000277 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000278 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000279 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109183314.0 ps INFO: Read      bank 0 col 288, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000027f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000280 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000281 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000282 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000283 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000284 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000285 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109193314.0 ps INFO: Read      bank 0 col 290, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000286 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000287 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000288 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000289 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109203314.0 ps INFO: Read      bank 0 col 298, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000028f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000290 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000291 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000292 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000293 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000294 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000295 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109213314.0 ps INFO: Read      bank 0 col 2a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000296 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000297 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000298 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000299 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109223314.0 ps INFO: Read      bank 0 col 2a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000029f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109233314.0 ps INFO: Read      bank 0 col 2b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002a9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002aa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ab data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ac data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ad data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109243314.0 ps INFO: Read      bank 0 col 2b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ae data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002af data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109253314.0 ps INFO: Read      bank 0 col 2c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002b9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ba data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109263314.0 ps INFO: Read      bank 0 col 2c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002be data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002bf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109273314.0 ps INFO: Read      bank 0 col 2d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002c9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ca data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109283314.0 ps INFO: Read      bank 0 col 2d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ce data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002cf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109293314.0 ps INFO: Read      bank 0 col 2e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002d9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002da data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002db data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002dd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109303314.0 ps INFO: Read      bank 0 col 2e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002de data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002df data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109313314.0 ps INFO: Read      bank 0 col 2f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002e9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ea data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002eb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ec data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ed data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109323314.0 ps INFO: Read      bank 0 col 2f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ee data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ef data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109333314.0 ps INFO: Read      bank 0 col 300, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109343314.0 ps INFO: Read      bank 0 col 308, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000002ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000300 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000301 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000302 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000303 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000304 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000305 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109353314.0 ps INFO: Read      bank 0 col 310, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000306 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000307 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000308 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000309 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109363314.0 ps INFO: Read      bank 0 col 318, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000030f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000310 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000311 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000312 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000313 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000314 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000315 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109373314.0 ps INFO: Read      bank 0 col 320, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000316 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000317 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000318 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000319 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109383314.0 ps INFO: Read      bank 0 col 328, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000031f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000320 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000321 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000322 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000323 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000324 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000325 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109393314.0 ps INFO: Read      bank 0 col 330, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000326 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000327 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000328 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000329 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109403314.0 ps INFO: Read      bank 0 col 338, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000032f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000330 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000331 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000332 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000333 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000334 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000335 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109413314.0 ps INFO: Read      bank 0 col 340, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000336 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000337 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000338 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000339 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109423314.0 ps INFO: Read      bank 0 col 348, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000033f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000340 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000341 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000342 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000343 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000344 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000345 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109433314.0 ps INFO: Read      bank 0 col 350, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000346 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000347 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000348 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000349 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109443314.0 ps INFO: Read      bank 0 col 358, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000034f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000350 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000351 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000352 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000353 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000354 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000355 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109453314.0 ps INFO: Read      bank 0 col 360, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000356 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000357 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000358 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000359 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109463314.0 ps INFO: Read      bank 0 col 368, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000035f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000360 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000361 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000362 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000363 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000364 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000365 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109473314.0 ps INFO: Read      bank 0 col 370, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000366 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000367 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000368 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000369 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109483314.0 ps INFO: Read      bank 0 col 378, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000036f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000370 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000371 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000372 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000373 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000374 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000375 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109493314.0 ps INFO: Read      bank 0 col 380, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000376 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000377 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000378 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000379 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109503314.0 ps INFO: Read      bank 0 col 388, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000037f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000380 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000381 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000382 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000383 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000384 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000385 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109513314.0 ps INFO: Read      bank 0 col 390, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000386 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000387 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000388 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000389 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109523314.0 ps INFO: Read      bank 0 col 398, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000038f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000390 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000391 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000392 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000393 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000394 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000395 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109533314.0 ps INFO: Read      bank 0 col 3a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000396 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000397 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000398 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000399 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109543314.0 ps INFO: Read      bank 0 col 3a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000039f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109553314.0 ps INFO: Read      bank 0 col 3b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003a9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003aa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ab data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ac data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ad data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109563314.0 ps INFO: Read      bank 0 col 3b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ae data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003af data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109573314.0 ps INFO: Read      bank 0 col 3c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003b9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ba data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109583314.0 ps INFO: Read      bank 0 col 3c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003be data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003bf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109593314.0 ps INFO: Read      bank 0 col 3d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003c9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ca data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109603314.0 ps INFO: Read      bank 0 col 3d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ce data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003cf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109613314.0 ps INFO: Read      bank 0 col 3e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003d9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003da data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003db data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003dd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109623314.0 ps INFO: Read      bank 0 col 3e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003de data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003df data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109633314.0 ps INFO: Read      bank 0 col 3f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003e9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ea data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003eb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ec data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ed data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109643314.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ee data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ef data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 109665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 109685814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110630814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110653314.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110663314.0 ps INFO: Read      bank 0 col 3f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000003ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110705814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110730814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110753314.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110763314.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110767064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110768314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110769564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110770814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110772064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110773314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110773314.0 ps INFO: Read      bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110774564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110775814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110777064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110778314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110779564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110780814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110782064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110783314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110783314.0 ps INFO: Read      bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110784564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110785814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110787064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110788314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110789564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110790814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110792064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110793314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110793314.0 ps INFO: Read      bank 0 col 020, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110794564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110795814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110797064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110798314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110799564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110800814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110802064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110803314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110803314.0 ps INFO: Read      bank 0 col 028, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110804564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110805814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110807064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110808314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110809564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110810814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110812064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110813314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110813314.0 ps INFO: Read      bank 0 col 030, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110814564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110815814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110817064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110818314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110819564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110820814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110822064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110823314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110823314.0 ps INFO: Read      bank 0 col 038, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110824564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110825814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110827064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110828314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110829564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110830814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110832064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110833314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110833314.0 ps INFO: Read      bank 0 col 040, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110834564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110835814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110837064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110838314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110839564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110840814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110842064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110843314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110843314.0 ps INFO: Read      bank 0 col 048, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110844564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110845814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110847064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000040 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110848314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000041 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110849564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000042 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110850814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000043 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110852064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000044 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110853314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000045 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110853314.0 ps INFO: Read      bank 0 col 050, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110854564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000046 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110855814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000047 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110857064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000048 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110858314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000049 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110859564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110860814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110862064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110863314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110863314.0 ps INFO: Read      bank 0 col 058, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110864564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110865814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000004f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110867064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000050 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110868314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000051 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110869564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000052 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110870814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000053 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110872064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000054 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110873314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000055 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110873314.0 ps INFO: Read      bank 0 col 060, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110874564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000056 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110875814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000057 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110877064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000058 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110878314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000059 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110879564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110880814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110882064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110883314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110883314.0 ps INFO: Read      bank 0 col 068, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110884564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110885814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000005f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110887064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000060 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110888314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000061 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110889564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000062 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110890814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000063 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110892064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000064 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110893314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000065 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110893314.0 ps INFO: Read      bank 0 col 070, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110894564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000066 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110895814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000067 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110897064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000068 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110898314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000069 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110899564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110900814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110902064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110903314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110903314.0 ps INFO: Read      bank 0 col 078, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110904564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110905814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000006f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110907064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000070 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110908314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000071 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110909564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000072 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110910814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000073 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110912064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000074 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110913314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000075 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110913314.0 ps INFO: Read      bank 0 col 080, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110914564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000076 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110915814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000077 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110917064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000078 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110918314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000079 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110919564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110920814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110922064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110923314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110923314.0 ps INFO: Read      bank 0 col 088, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110924564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110925814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000007f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110927064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000080 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110928314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000081 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110929564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000082 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110930814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000083 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110932064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000084 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110933314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000085 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110933314.0 ps INFO: Read      bank 0 col 090, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110934564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000086 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110935814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000087 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110937064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000088 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110938314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000089 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110939564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110940814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110942064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110943314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110943314.0 ps INFO: Read      bank 0 col 098, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110944564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110945814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000008f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110947064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000090 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110948314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000091 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110949564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000092 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110950814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000093 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110952064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000094 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110953314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000095 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110953314.0 ps INFO: Read      bank 0 col 0a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110954564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000096 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110955814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000097 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110957064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000098 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110958314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000099 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110959564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110960814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110962064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110963314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110963314.0 ps INFO: Read      bank 0 col 0a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110964564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110965814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000009f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110967064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110968314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110969564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110970814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110972064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110973314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110973314.0 ps INFO: Read      bank 0 col 0b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110974564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110975814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110977064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110978314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000a9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110979564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000aa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110980814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ab data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110982064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ac data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110983314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ad data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110983314.0 ps INFO: Read      bank 0 col 0b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110984564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ae data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110985814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000af data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110987064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110988314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110989564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110990814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110992064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110993314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 110993314.0 ps INFO: Read      bank 0 col 0c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110994564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110995814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110997064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110998314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000b9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 110999564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ba data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111000814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000bb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111002064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000bc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111003314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000bd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111003314.0 ps INFO: Read      bank 0 col 0c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111004564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000be data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111005814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000bf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111007064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111008314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111009564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111010814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111012064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111013314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111013314.0 ps INFO: Read      bank 0 col 0d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111014564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111015814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111017064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111018314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000c9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111019564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ca data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111020814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000cb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111022064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000cc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111023314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000cd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111023314.0 ps INFO: Read      bank 0 col 0d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111024564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ce data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111025814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000cf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111027064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111028314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111029564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111030814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111032064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111033314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111033314.0 ps INFO: Read      bank 0 col 0e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111034564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111035814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111037064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111038314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000d9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111039564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000da data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111040814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000db data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111042064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000dc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111043314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000dd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111043314.0 ps INFO: Read      bank 0 col 0e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111044564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000de data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111045814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000df data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111047064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111048314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111049564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111050814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111052064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111053314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111053314.0 ps INFO: Read      bank 0 col 0f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111054564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111055814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111057064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111058314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000e9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111059564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ea data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111060814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000eb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111062064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ec data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111063314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ed data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111063314.0 ps INFO: Read      bank 0 col 0f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111064564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ee data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111065814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ef data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111067064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111068314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111069564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111070814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111072064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111073314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111073314.0 ps INFO: Read      bank 0 col 100, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111074564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111075814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111077064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111078314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111079564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111080814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111082064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111083314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111083314.0 ps INFO: Read      bank 0 col 108, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111084564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111085814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000000ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111087064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000100 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111088314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000101 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111089564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000102 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111090814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000103 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111092064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000104 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111093314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000105 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111093314.0 ps INFO: Read      bank 0 col 110, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111094564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000106 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111095814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000107 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111097064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000108 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111098314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000109 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111099564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111100814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111102064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111103314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111103314.0 ps INFO: Read      bank 0 col 118, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111104564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111105814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000010f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111107064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000110 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111108314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000111 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111109564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000112 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111110814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000113 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111112064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000114 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111113314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000115 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111113314.0 ps INFO: Read      bank 0 col 120, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111114564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000116 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111115814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000117 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111117064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000118 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111118314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000119 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111119564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111120814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111122064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111123314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111123314.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111124564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111125814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000011f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111127064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000120 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111128314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000121 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111129564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000122 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111130814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000123 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111132064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000124 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111133314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000125 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111133314.0 ps INFO: Read      bank 0 col 130, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111134564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000126 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111135814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000127 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111137064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000128 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111138314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000129 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111139564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111140814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111142064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111143314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111143314.0 ps INFO: Read      bank 0 col 138, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111144564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111145814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000012f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111147064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000130 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111148314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000131 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111149564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000132 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111150814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000133 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111152064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000134 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111153314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000135 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111153314.0 ps INFO: Read      bank 0 col 140, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111154564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000136 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111155814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000137 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111157064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000138 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111158314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000139 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111159564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111160814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111162064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111163314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111163314.0 ps INFO: Read      bank 0 col 148, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111164564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111165814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000013f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111167064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000140 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111168314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000141 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111169564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000142 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111170814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000143 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111172064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000144 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111173314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000145 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111173314.0 ps INFO: Read      bank 0 col 150, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111174564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000146 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111175814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000147 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111177064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000148 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111178314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000149 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111179564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111180814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111182064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111183314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111183314.0 ps INFO: Read      bank 0 col 158, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111184564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111185814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000014f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111187064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000150 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111188314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000151 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111189564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000152 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111190814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000153 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111192064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000154 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111193314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000155 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111193314.0 ps INFO: Read      bank 0 col 160, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111194564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000156 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111195814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000157 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111197064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000158 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111198314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000159 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111199564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111200814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111202064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111203314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111203314.0 ps INFO: Read      bank 0 col 168, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111204564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111205814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000015f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111207064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000160 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111208314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000161 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111209564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000162 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111210814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000163 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111212064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000164 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111213314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000165 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111213314.0 ps INFO: Read      bank 0 col 170, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111214564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000166 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111215814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000167 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111217064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000168 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111218314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000169 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111219564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111220814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111222064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111223314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111223314.0 ps INFO: Read      bank 0 col 178, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111224564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111225814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000016f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111227064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000170 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111228314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000171 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111229564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000172 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111230814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000173 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111232064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000174 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111233314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000175 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111233314.0 ps INFO: Read      bank 0 col 180, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111234564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000176 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111235814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000177 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111237064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000178 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111238314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000179 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111239564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111240814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111242064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111243314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111243314.0 ps INFO: Read      bank 0 col 188, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111244564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111245814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000017f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111247064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000180 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111248314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000181 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111249564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000182 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111250814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000183 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111252064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000184 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111253314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000185 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111253314.0 ps INFO: Read      bank 0 col 190, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111254564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000186 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111255814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000187 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111257064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000188 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111258314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000189 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111259564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111260814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111262064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111263314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111263314.0 ps INFO: Read      bank 0 col 198, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111264564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111265814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000018f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111267064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000190 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111268314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000191 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111269564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000192 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111270814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000193 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111272064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000194 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111273314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000195 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111273314.0 ps INFO: Read      bank 0 col 1a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111274564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000196 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111275814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000197 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111277064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000198 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111278314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000199 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111279564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111280814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111282064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111283314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111283314.0 ps INFO: Read      bank 0 col 1a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111284564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111285814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000019f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111287064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111288314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111289564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111290814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111292064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111293314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111293314.0 ps INFO: Read      bank 0 col 1b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111294564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111295814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111297064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111298314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001a9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111299564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001aa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111300814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ab data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111302064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ac data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111303314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ad data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111303314.0 ps INFO: Read      bank 0 col 1b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111304564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ae data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111305814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001af data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111307064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111308314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111309564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111310814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111312064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111313314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111313314.0 ps INFO: Read      bank 0 col 1c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111314564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111315814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111317064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111318314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001b9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111319564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ba data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111320814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001bb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111322064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001bc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111323314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001bd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111323314.0 ps INFO: Read      bank 0 col 1c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111324564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001be data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111325814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001bf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111327064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111328314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111329564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111330814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111332064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111333314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111333314.0 ps INFO: Read      bank 0 col 1d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111334564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111335814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111337064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111338314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001c9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111339564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ca data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111340814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001cb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111342064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001cc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111343314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001cd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111343314.0 ps INFO: Read      bank 0 col 1d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111344564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ce data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111345814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001cf data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111347064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111348314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111349564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111350814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111352064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111353314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111353314.0 ps INFO: Read      bank 0 col 1e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111354564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111355814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111357064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111358314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001d9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111359564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001da data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111360814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001db data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111362064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001dc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111363314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001dd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111363314.0 ps INFO: Read      bank 0 col 1e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111364564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001de data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111365814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001df data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111367064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111368314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111369564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111370814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111372064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111373314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111373314.0 ps INFO: Read      bank 0 col 1f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111374564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111375814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111377064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111378314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001e9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111379564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ea data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111380814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001eb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111382064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ec data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111383314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ed data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111383314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111384564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ee data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111385814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ef data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111387064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f0 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111388314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f1 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111389564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f2 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111390814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f3 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111392064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f4 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111393314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f5 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111394564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f6 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111395814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f7 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111397064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111398314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111399564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111400814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111402064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111403314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111404564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 111405814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 111425814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 112485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 112505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 113485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 113505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114230814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 114485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 114505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 115485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 115505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 116485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 116505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 117485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 117505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 118485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 118505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 119485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 119505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 120485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 120505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 121485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 121630814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 122485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 122505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 123485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 123505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 124485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 124505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 125485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 125505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 126485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 126505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 127485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 127505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 128485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 128505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129030814.0 ps INFO: Refresh  
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129430814.0 ps INFO: Activate  bank 0 row 0001
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f8 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001f9 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fa data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fb data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fc data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fd data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001fe data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 129485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 000001ff data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 129505814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130050814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130073314.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 130078314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130083314.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0e0f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0c0d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0a0b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0809
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0607
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0405
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130093314.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0203
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0001
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 1e1f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1c1d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 1a1b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 1819
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 1617
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 1415
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130103314.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 1213
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 1011
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 2e2f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 2c2d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 2a2b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 2829
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 2627
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 2425
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130113314.0 ps INFO: Write     bank 0 col 020, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2223
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 2021
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 3e3f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 3c3d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 3a3b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 3839
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 3637
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 3435
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130123314.0 ps INFO: Write     bank 0 col 028, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 3233
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 3031
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 4e4f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 4c4d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 4a4b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 4849
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 4647
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 4445
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130133314.0 ps INFO: Write     bank 0 col 030, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 4243
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 4041
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 5e5f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 5c5d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 5a5b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 5859
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 5657
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 5455
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130143314.0 ps INFO: Write     bank 0 col 038, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 5253
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 5051
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 6e6f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 6c6d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 6a6b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 6869
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 6667
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 6465
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130153314.0 ps INFO: Write     bank 0 col 040, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 6263
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 6061
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 7e7f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 7c7d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 7a7b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 7879
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 7677
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 7475
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130163314.0 ps INFO: Write     bank 0 col 048, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 7273
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 7071
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 8e8f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 8c8d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 8a8b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 8889
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 8687
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 8485
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130173314.0 ps INFO: Write     bank 0 col 050, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 8283
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 8081
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 9e9f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 9c9d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 9a9b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 9899
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 9697
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 9495
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130183314.0 ps INFO: Write     bank 0 col 058, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 9293
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 9091
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = aeaf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = acad
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = aaab
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = a8a9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = a6a7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = a4a5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130193314.0 ps INFO: Write     bank 0 col 060, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = a2a3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = a0a1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = bebf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = bcbd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = babb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = b8b9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = b6b7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = b4b5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130203314.0 ps INFO: Write     bank 0 col 068, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = b2b3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = b0b1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = cecf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = cccd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = cacb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = c8c9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = c6c7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = c4c5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130213314.0 ps INFO: Write     bank 0 col 070, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = c2c3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = c0c1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = dedf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = dcdd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = dadb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = d8d9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = d6d7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = d4d5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130223314.0 ps INFO: Write     bank 0 col 078, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = d2d3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = d0d1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = eeef
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = eced
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = eaeb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = e8e9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = e6e7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = e4e5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130233314.0 ps INFO: Write     bank 0 col 080, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = e2e3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = e0e1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = feff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = fcfd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = fafb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = f8f9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = f6f7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = f4f5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130243314.0 ps INFO: Write     bank 0 col 088, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = f2f3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = f0f1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 0e0f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 0c0d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 0a0b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 0809
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 0607
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 0405
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130253314.0 ps INFO: Write     bank 0 col 090, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 0203
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 0001
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 1e1f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 1c1d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 1a1b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 1819
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 1617
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 1415
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130263314.0 ps INFO: Write     bank 0 col 098, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 1213
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 1011
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 2e2f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 2c2d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 2a2b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 2829
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 2627
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 2425
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130273314.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 2223
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 2021
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 3e3f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 3c3d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 3a3b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 3839
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 3637
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 3435
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130283314.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 3233
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 3031
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = 4e4f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 4c4d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 4a4b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 4849
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = 4647
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 4445
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130293314.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 4243
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 4041
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = 5e5f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 5c5d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 5a5b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 5859
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = 5657
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 5455
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130303314.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 5253
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 5051
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = 6e6f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 6c6d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 6a6b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 6869
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = 6667
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 6465
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130313314.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 6263
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 6061
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = 7e7f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 7c7d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 7a7b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 7879
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = 7677
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 7475
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130323314.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 7273
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 7071
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = 8e8f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 8c8d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 8a8b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 8889
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = 8687
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 8485
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130333314.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 8283
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 8081
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 9e9f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 9c9d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 9a9b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 9899
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = 9697
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 9495
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130343314.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 9293
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 9091
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = aeaf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = acad
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = aaab
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = a8a9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = a6a7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = a4a5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130353314.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = a2a3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = a0a1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = bebf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = bcbd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = babb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = b8b9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = b6b7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = b4b5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130363314.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = b2b3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = b0b1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = cecf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = cccd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = cacb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = c8c9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = c6c7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = c4c5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130373314.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = c2c3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = c0c1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = dedf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = dcdd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = dadb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = d8d9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = d6d7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = d4d5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130383314.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = d2d3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = d0d1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = eeef
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = eced
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = eaeb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = e8e9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = e6e7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = e4e5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130393314.0 ps INFO: Write     bank 0 col 100, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = e2e3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = e0e1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = feff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = fcfd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = fafb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = f8f9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = f6f7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = f4f5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130403314.0 ps INFO: Write     bank 0 col 108, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = f2f3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = f0f1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0e0f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0c0d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0a0b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0809
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0607
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0405
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130413314.0 ps INFO: Write     bank 0 col 110, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0203
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0001
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 1e1f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 1c1d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 1a1b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 1819
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 1617
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 1415
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130423314.0 ps INFO: Write     bank 0 col 118, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 1213
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 1011
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 2e2f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 2c2d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 2a2b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 2829
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 2627
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 2425
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130433314.0 ps INFO: Write     bank 0 col 120, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 2223
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 2021
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 3e3f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 3c3d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 3a3b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 3839
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 3637
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 3435
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 3233
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 3031
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = 4e4f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = 4c4d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = 4a4b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = 4849
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = 4647
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = 4445
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = 4243
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = 4041
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 130458314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130473314.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130483314.0 ps INFO: Read      bank 0 col 128, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000128 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000129 data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012a data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012b data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012c data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012d data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012e data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000012f data = xxxx
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130513314.0 ps INFO: Write     bank 0 col 128, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 130518314.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130523314.0 ps INFO: Write     bank 0 col 130, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = 5e5f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = 5c5d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = 5a5b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = 5859
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = 5657
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = 5455
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130533314.0 ps INFO: Write     bank 0 col 138, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = 5253
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = 5051
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = 6e6f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = 6c6d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = 6a6b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = 6869
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = 6667
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = 6465
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130543314.0 ps INFO: Write     bank 0 col 140, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = 6263
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = 6061
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = 7e7f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = 7c7d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = 7a7b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = 7879
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = 7677
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = 7475
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130553314.0 ps INFO: Write     bank 0 col 148, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = 7273
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = 7071
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = 8e8f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = 8c8d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = 8a8b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = 8889
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = 8687
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = 8485
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130563314.0 ps INFO: Write     bank 0 col 150, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = 8283
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = 8081
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = 9e9f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = 9c9d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = 9a9b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = 9899
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = 9697
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = 9495
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130573314.0 ps INFO: Write     bank 0 col 158, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = 9293
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = 9091
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = aeaf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = acad
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = aaab
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = a8a9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = a6a7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = a4a5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130583314.0 ps INFO: Write     bank 0 col 160, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = a2a3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = a0a1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = bebf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = bcbd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = babb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = b8b9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = b6b7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = b4b5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130593314.0 ps INFO: Write     bank 0 col 168, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = b2b3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = b0b1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = cecf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = cccd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = cacb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = c8c9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = c6c7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = c4c5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130603314.0 ps INFO: Write     bank 0 col 170, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = c2c3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = c0c1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = dedf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = dcdd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = dadb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = d8d9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = d6d7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = d4d5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130613314.0 ps INFO: Write     bank 0 col 178, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = d2d3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = d0d1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = eeef
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = eced
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = eaeb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = e8e9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = e6e7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = e4e5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130623314.0 ps INFO: Write     bank 0 col 180, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = e2e3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = e0e1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = feff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = fcfd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = fafb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = f8f9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = f6f7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = f4f5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130633314.0 ps INFO: Write     bank 0 col 188, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = f2f3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = f0f1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = 0e0f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = 0c0d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = 0a0b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = 0809
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = 0607
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = 0405
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130643314.0 ps INFO: Write     bank 0 col 190, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = 0203
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = 0001
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = 1e1f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = 1c1d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = 1a1b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = 1819
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = 1617
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = 1415
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130653314.0 ps INFO: Write     bank 0 col 198, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = 1213
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = 1011
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = 2e2f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = 2c2d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = 2a2b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = 2829
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = 2627
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = 2425
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130663314.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = 2223
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = 2021
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = 3e3f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = 3c3d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = 3a3b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = 3839
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = 3637
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = 3435
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130673314.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = 3233
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = 3031
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = 4e4f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = 4c4d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = 4a4b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = 4849
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = 4647
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = 4445
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130683314.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = 4243
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = 4041
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = 5e5f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = 5c5d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = 5a5b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = 5859
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = 5657
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = 5455
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130693314.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = 5253
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = 5051
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = 6e6f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = 6c6d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = 6a6b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = 6869
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = 6667
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = 6465
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130703314.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = 6263
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = 6061
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = 7e7f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = 7c7d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = 7a7b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = 7879
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = 7677
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = 7475
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130713314.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = 7273
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = 7071
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = 8e8f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = 8c8d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = 8a8b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = 8889
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = 8687
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = 8485
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130723314.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = 8283
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = 8081
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = 9e9f
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = 9c9d
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = 9a9b
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = 9899
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = 9697
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = 9495
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130733314.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = 9293
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = 9091
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = aeaf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = acad
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = aaab
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = a8a9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = a6a7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = a4a5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130743314.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = a2a3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = a0a1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = bebf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = bcbd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = babb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = b8b9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = b6b7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = b4b5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130753314.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = b2b3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = b0b1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = cecf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = cccd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = cacb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = c8c9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = c6c7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = c4c5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130763314.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = c2c3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = c0c1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = dedf
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = dcdd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = dadb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = d8d9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = d6d7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = d4d5
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130773314.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = d2d3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = d0d1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = eeef
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = eced
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = eaeb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = e8e9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = e6e7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = e4e5
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = e2e3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = e0e1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = feff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = fcfd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = fafb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = f8f9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = f6f7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = f4f5
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = f2f3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 130795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = f0f1
# tb_ddr3_hdmi.inst_ddr3_model.main: at time 130798314.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 130825814.0 ps INFO: Precharge bank   0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 131430814.0 ps INFO: Activate  bank 0 row 0000
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 131453314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 131463314.0 ps INFO: Read      bank 0 col 1f8, auto precharge 0
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = feff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = fcfd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = fafb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = f8f9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = f6f7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = f4f5
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = f2f3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = f0f1
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f8 data = feff
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001f9 data = fcfd
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fa data = fafb
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fb data = f8f9
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fc data = f6f7
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fd data = f4f5
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001fe data = f2f3
# tb_ddr3_hdmi.inst_ddr3_model.data_task: at time 131485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 000001ff data = f0f1
# tb_ddr3_hdmi.inst_ddr3_model.cmd_task: at time 131505814.0 ps INFO: Precharge bank   0
# End time: 16:26:30 on Feb 06,2020, Elapsed time: 0:09:45
# Errors: 1, Warnings: 1
