Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sat May 21 19:30:41 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 40 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram11_RAMD_D1_O
   Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram12_RAMD_D1_O
   Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram13_RAMD_D1_O
   Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram14_RAMD_D1_O
   Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram15_RAMD_D1_O
   Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram2_RAMD_D1_O
   Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram3_RAMD_D1_O
   Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram4_RAMD_D1_O
   Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram5_RAMD_D1_O
   Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram6_RAMD_D1_O
   Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram11_RAMD_D1_O
   Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram12_RAMD_D1_O
   Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram13_RAMD_D1_O
   Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram14_RAMD_D1_O
   Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram15_RAMD_D1_O
   Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram2_RAMD_D1_O
   Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram3_RAMD_D1_O
   Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram4_RAMD_D1_O
   Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram5_RAMD_D1_O
   Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram6_RAMD_D1_O
   Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram11_RAMD_D1_O
   Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram12_RAMD_D1_O
   Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram13_RAMD_D1_O
   Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram14_RAMD_D1_O
   Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram15_RAMD_D1_O
   Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram2_RAMD_D1_O
   Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram3_RAMD_D1_O
   Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram4_RAMD_D1_O
   Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram5_RAMD_D1_O
   Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram6_RAMD_D1_O
   Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram11_RAMD_D1_O
   Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram12_RAMD_D1_O
   Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram13_RAMD_D1_O
   Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram14_RAMD_D1_O
   Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram15_RAMD_D1_O
   Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram2_RAMD_D1_O
   Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram3_RAMD_D1_O
   Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram4_RAMD_D1_O
   Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram5_RAMD_D1_O
   Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram6_RAMD_D1_O


