{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625160563125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625160563125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 22:59:23 2021 " "Processing started: Thu Jul 01 22:59:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625160563125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1625160563125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Core -c Single_Core --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Core -c Single_Core --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1625160563125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1625160563506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1625160563506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625160574209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574209 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(50) " "Verilog HDL information at control.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/control.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625160574211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625160574211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "DRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/DRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625160574214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iram.v 1 1 " "Found 1 design units, including 1 entities, in source file iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRAM " "Found entity 1: IRAM" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625160574217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625160574219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625160574220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_ALU " "Found entity 1: PC_ALU" {  } { { "PC_ALU.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/PC_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625160574222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574222 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "regfile.v(26) " "Verilog HDL Event Control warning at regfile.v(26): Event Control contains a complex event expression" {  } { { "regfile.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/regfile.v" 26 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Design Software" 0 -1 1625160574223 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regfile.v(26) " "Verilog HDL information at regfile.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "regfile.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/regfile.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1625160574223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625160574224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625160574225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_core_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file single_core_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 SINGLE_CORE_PROCESSOR " "Found entity 1: SINGLE_CORE_PROCESSOR" {  } { { "SINGLE_CORE_PROCESSOR.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625160574228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level_Module " "Found entity 1: Top_Level_Module" {  } { { "Top_Level_Module.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/Top_Level_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625160574230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file program_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1625160574232 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y mux3to1.v(24) " "Verilog HDL Implicit Net warning at mux3to1.v(24): created implicit net for \"y\"" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/mux3to1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1625160574233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level_Module " "Elaborating entity \"Top_Level_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1625160574452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SINGLE_CORE_PROCESSOR SINGLE_CORE_PROCESSOR:core1 " "Elaborating entity \"SINGLE_CORE_PROCESSOR\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\"" {  } { { "Top_Level_Module.v" "core1" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/Top_Level_Module.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625160574582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile SINGLE_CORE_PROCESSOR:core1\|regfile:Reg_File " "Elaborating entity \"regfile\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|regfile:Reg_File\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "Reg_File" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625160574805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU SINGLE_CORE_PROCESSOR:core1\|ALU:ALU_main " "Elaborating entity \"ALU\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|ALU:ALU_main\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "ALU_main" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625160574874 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z ALU.v(12) " "Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"Z\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1625160574918 "|Top_Level_Module|SINGLE_CORE_PROCESSOR:core1|ALU:ALU_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.v(12) " "Inferred latch for \"Z\" at ALU.v(12)" {  } { { "ALU.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1625160574918 "|Top_Level_Module|SINGLE_CORE_PROCESSOR:core1|ALU:ALU_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control SINGLE_CORE_PROCESSOR:core1\|control:Control_Unit " "Elaborating entity \"control\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|control:Control_Unit\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "Control_Unit" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625160574919 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "control.v(90) " "Verilog HDL Case Statement warning at control.v(90): can't check case statement for completeness because the case expression has too many possible states" {  } { { "control.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/control.v" 90 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1625160574926 "|Top_Level_Module|SINGLE_CORE_PROCESSOR:core1|control:Control_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER SINGLE_CORE_PROCESSOR:core1\|REGISTER:PC " "Elaborating entity \"REGISTER\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|REGISTER:PC\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "PC" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625160574926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ALU SINGLE_CORE_PROCESSOR:core1\|PC_ALU:PC_adder " "Elaborating entity \"PC_ALU\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|PC_ALU:PC_adder\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "PC_adder" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625160574947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 SINGLE_CORE_PROCESSOR:core1\|mux2to1:M3_mux " "Elaborating entity \"mux2to1\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|mux2to1:M3_mux\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "M3_mux" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625160574950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER SINGLE_CORE_PROCESSOR:core1\|REGISTER:IR " "Elaborating entity \"REGISTER\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|REGISTER:IR\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "IR" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625160574963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 SINGLE_CORE_PROCESSOR:core1\|mux3to1:M1_mux " "Elaborating entity \"mux3to1\" for hierarchy \"SINGLE_CORE_PROCESSOR:core1\|mux3to1:M1_mux\"" {  } { { "SINGLE_CORE_PROCESSOR.v" "M1_mux" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625160574983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y mux3to1.v(24) " "Verilog HDL or VHDL warning at mux3to1.v(24): object \"y\" assigned a value but never read" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/mux3to1.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1625160574986 "|Top_Level_Module|SINGLE_CORE_PROCESSOR:core1|mux3to1:M1_mux"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux3to1.v(17) " "Verilog HDL Case Statement warning at mux3to1.v(17): incomplete case statement has no default case item" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/mux3to1.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1625160574986 "|Top_Level_Module|SINGLE_CORE_PROCESSOR:core1|mux3to1:M1_mux"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "select select mux3to1.v(14) " "Verilog HDL warning at mux3to1.v(14): variable select in static task or function select may have unintended latch behavior" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/mux3to1.v" 14 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Design Software" 0 -1 1625160575003 "|Top_Level_Module|SINGLE_CORE_PROCESSOR:core1|mux3to1:M1_mux"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "select mux3to1.v(14) " "Verilog HDL Function Declaration warning at mux3to1.v(14): function \"select\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/mux3to1.v" 14 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Design Software" 0 -1 1625160575003 "|Top_Level_Module|SINGLE_CORE_PROCESSOR:core1|mux3to1:M1_mux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mux3to1.v(24) " "Verilog HDL assignment warning at mux3to1.v(24): truncated value with size 32 to match size of target (1)" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/mux3to1.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575003 "|Top_Level_Module|SINGLE_CORE_PROCESSOR:core1|mux3to1:M1_mux"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dout mux3to1.v(12) " "Output port \"dout\" at mux3to1.v(12) has no driver" {  } { { "mux3to1.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/mux3to1.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1625160575003 "|Top_Level_Module|SINGLE_CORE_PROCESSOR:core1|mux3to1:M1_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM DRAM:DRAM " "Elaborating entity \"DRAM\" for hierarchy \"DRAM:DRAM\"" {  } { { "Top_Level_Module.v" "DRAM" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/Top_Level_Module.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625160575005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRAM IRAM:IRAM " "Elaborating entity \"IRAM\" for hierarchy \"IRAM:IRAM\"" {  } { { "Top_Level_Module.v" "IRAM" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/Top_Level_Module.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1625160575217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(8) " "Verilog HDL assignment warning at IRAM.v(8): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575243 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(9) " "Verilog HDL assignment warning at IRAM.v(9): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575244 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(10) " "Verilog HDL assignment warning at IRAM.v(10): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575244 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(12) " "Verilog HDL assignment warning at IRAM.v(12): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575244 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(13) " "Verilog HDL assignment warning at IRAM.v(13): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575244 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(14) " "Verilog HDL assignment warning at IRAM.v(14): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(16) " "Verilog HDL assignment warning at IRAM.v(16): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(18) " "Verilog HDL assignment warning at IRAM.v(18): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(20) " "Verilog HDL assignment warning at IRAM.v(20): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(21) " "Verilog HDL assignment warning at IRAM.v(21): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(22) " "Verilog HDL assignment warning at IRAM.v(22): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(23) " "Verilog HDL assignment warning at IRAM.v(23): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(25) " "Verilog HDL assignment warning at IRAM.v(25): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(26) " "Verilog HDL assignment warning at IRAM.v(26): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(27) " "Verilog HDL assignment warning at IRAM.v(27): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(28) " "Verilog HDL assignment warning at IRAM.v(28): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(29) " "Verilog HDL assignment warning at IRAM.v(29): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(30) " "Verilog HDL assignment warning at IRAM.v(30): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(32) " "Verilog HDL assignment warning at IRAM.v(32): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(33) " "Verilog HDL assignment warning at IRAM.v(33): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575245 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(34) " "Verilog HDL assignment warning at IRAM.v(34): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575246 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(38) " "Verilog HDL assignment warning at IRAM.v(38): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575246 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(39) " "Verilog HDL assignment warning at IRAM.v(39): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575246 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(40) " "Verilog HDL assignment warning at IRAM.v(40): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575246 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(42) " "Verilog HDL assignment warning at IRAM.v(42): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575246 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(43) " "Verilog HDL assignment warning at IRAM.v(43): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575247 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(44) " "Verilog HDL assignment warning at IRAM.v(44): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575247 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(45) " "Verilog HDL assignment warning at IRAM.v(45): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575247 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(47) " "Verilog HDL assignment warning at IRAM.v(47): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575247 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(48) " "Verilog HDL assignment warning at IRAM.v(48): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575247 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(49) " "Verilog HDL assignment warning at IRAM.v(49): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575247 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(50) " "Verilog HDL assignment warning at IRAM.v(50): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575248 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(51) " "Verilog HDL assignment warning at IRAM.v(51): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575248 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(54) " "Verilog HDL assignment warning at IRAM.v(54): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575248 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(55) " "Verilog HDL assignment warning at IRAM.v(55): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575248 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(56) " "Verilog HDL assignment warning at IRAM.v(56): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575248 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(58) " "Verilog HDL assignment warning at IRAM.v(58): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575248 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(59) " "Verilog HDL assignment warning at IRAM.v(59): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575248 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(60) " "Verilog HDL assignment warning at IRAM.v(60): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575248 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(61) " "Verilog HDL assignment warning at IRAM.v(61): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575249 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(62) " "Verilog HDL assignment warning at IRAM.v(62): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575249 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(65) " "Verilog HDL assignment warning at IRAM.v(65): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575249 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(66) " "Verilog HDL assignment warning at IRAM.v(66): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575249 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(67) " "Verilog HDL assignment warning at IRAM.v(67): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575249 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(68) " "Verilog HDL assignment warning at IRAM.v(68): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575249 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 IRAM.v(69) " "Verilog HDL assignment warning at IRAM.v(69): truncated value with size 32 to match size of target (20)" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1625160575250 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 IRAM.v(5) " "Net \"ram.data_a\" at IRAM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1625160575250 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 IRAM.v(5) " "Net \"ram.waddr_a\" at IRAM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1625160575251 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 IRAM.v(5) " "Net \"ram.we_a\" at IRAM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "IRAM.v" "" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/IRAM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1625160575251 "|Top_Level_Module|IRAM:IRAM"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[31\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[31\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[31\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[30\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[30\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[30\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[29\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[29\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[29\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[28\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[28\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[28\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[27\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[27\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[27\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[26\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[26\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[26\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[25\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[25\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[25\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[24\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[24\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[24\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[23\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[23\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[23\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[22\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[22\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[22\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[21\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[21\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[21\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[20\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[20\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[20\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[19\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[19\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[19\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[18\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[18\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[18\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[17\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[17\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[17\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[16\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[16\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[16\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[15\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[15\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[15\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[14\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[14\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[14\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[13\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[13\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[13\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|DR_out\[12\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|DR_out\[12\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "DR_out\[12\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|op\[3\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|op\[3\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "op\[3\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|op\[2\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|op\[2\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "op\[2\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[31\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[31\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[31\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[30\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[30\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[30\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[29\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[29\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[29\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[28\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[28\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[28\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[27\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[27\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[27\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[26\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[26\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[26\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[25\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[25\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[25\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[24\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[24\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[24\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[23\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[23\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[23\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[22\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[22\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[22\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[21\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[21\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[21\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[20\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[20\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[20\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[19\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[19\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[19\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[18\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[18\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[18\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[17\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[17\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[17\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[16\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[16\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[16\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[15\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[15\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[15\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[14\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[14\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[14\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[13\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[13\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[13\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SINGLE_CORE_PROCESSOR:core1\|AC_out\[12\] " "Net \"SINGLE_CORE_PROCESSOR:core1\|AC_out\[12\]\" is missing source, defaulting to GND" {  } { { "SINGLE_CORE_PROCESSOR.v" "AC_out\[12\]" { Text "D:/THISHANI/ACA/FPGA_Work/Single_Core/SINGLE_CORE_PROCESSOR.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1625160575456 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1625160575711 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/THISHANI/ACA/FPGA_Work/Single_Core/output_files/Single_Core.map.smsg " "Generated suppressed messages file D:/THISHANI/ACA/FPGA_Work/Single_Core/output_files/Single_Core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1625160575786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625160575799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 01 22:59:35 2021 " "Processing ended: Thu Jul 01 22:59:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625160575799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625160575799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625160575799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1625160575799 ""}
