[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RiscV|SRAM",
    "duplicate":"~RiscV|RiscV/sram1:SRAM",
    "index":0.3181818181818182
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RiscV|SRAM_1",
    "duplicate":"~RiscV|RiscV/sram2:SRAM",
    "index":0.36363636363636365
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.MemorySynthInit$"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"fpga.DCacheState",
    "definition":{
      "Read":5,
      "Ready":0,
      "WaitingRead":6,
      "LookupForRead":2,
      "LookupForWrite":3,
      "RespondRead":4,
      "SnoopRead":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RiscV.Memory.dcache_state",
    "enumTypeName":"fpga.DCacheState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"fpga.DCacheSnoopStatus",
    "definition":{
      "Busy":0,
      "Found":1,
      "NotFound":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RiscV.Memory.dcache_snoop_status",
    "enumTypeName":"fpga.DCacheSnoopStatus"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"fpga.ICacheState",
    "definition":{
      "Read":3,
      "Invalidate2":7,
      "Lookup":2,
      "WaitingRead":6,
      "WaitingSnoop":4,
      "RespondSnoop":5,
      "Ready":0,
      "Prelookup":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RiscV.Memory.icache_state",
    "enumTypeName":"fpga.ICacheState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"fpga.CacheDataOrInst",
    "definition":{
      "Data":0,
      "Inst":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RiscV.Memory.reg_dram_di",
    "enumTypeName":"fpga.CacheDataOrInst"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"fpga.DramState",
    "definition":{
      "Ready":0,
      "Write2":1,
      "Read2AfterReceiving1":3,
      "WaitingRead1":4,
      "Read2":2,
      "WaitingRead2":5
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RiscV.Memory.reg_dram_state",
    "enumTypeName":"fpga.DramState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"fpga.IcState",
    "definition":{
      "Full2Half":3,
      "Empty":0,
      "EmptyHalf":1,
      "Full":2,
      "FullHalf":4
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RiscV.Core.ic_state",
    "enumTypeName":"fpga.IcState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"fpga.DmemState",
    "definition":{
      "Idle":0,
      "Reading":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"fpga.DivremState",
    "definition":{
      "Finished":5,
      "Dividing":2,
      "Correction":4,
      "Idle":0,
      "Shifting":3,
      "Placing":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RiscV.Core.ex2_reg_divrem_state",
    "enumTypeName":"fpga.DivremState"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"rtl/riscv_arty_a7"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~RiscV|BootRom>imem",
    "filename":"bootrom.hex",
    "hexOrBinary":"h"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_mem_imem_addr",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_dram_addr",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete",
      "~RiscV|RiscV>io_dram_busy"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_dram_ren",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete",
      "~RiscV|RiscV>io_dram_busy"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_debugSignals_wready",
    "sources":[
      "~RiscV|RiscV>io_dram_rdata_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_dram_wdata",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete",
      "~RiscV|RiscV>io_dram_busy"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_dram_wen",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete",
      "~RiscV|RiscV>io_dram_busy"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscV|RiscV>io_dram_wmask",
    "sources":[
      "~RiscV|RiscV>io_dram_init_calib_complete",
      "~RiscV|RiscV>io_dram_busy"
    ]
  }
]