wb_dma_ch_pri_enc/wire_pri27_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -1.574553 0.614099 -0.098654 1.736415 3.510652 -1.066042 -1.975369 -2.103726 1.241055 0.140582 -2.961725 -0.896096 -1.738487 -2.282639 0.785946 -0.019327 -2.110955 3.252328 0.741304 -2.109259
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/always_5/stmt_1/expr_1 -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.199377 -1.463683 0.616457 2.880538 -1.860615 2.291184 -2.417531 -0.312515 0.396087 0.404739 -2.539758 0.248421 -2.644225 1.516689 -1.227663 0.938297 -1.708695 -2.394318 3.463707 1.376390
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_rf/assign_1_ch_adr0 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_ch_rf/reg_ch_busy -0.701547 -3.000534 -1.346761 -1.849109 -1.692808 3.047425 1.456884 3.459409 1.465436 -1.385682 1.565927 1.245676 2.643039 -2.183010 0.672551 3.053294 3.177248 0.121331 1.229991 0.437330
wb_dma_wb_slv/always_5 3.552808 -2.062013 -1.731082 1.376530 2.911722 -0.722167 3.408924 1.834804 -0.351770 -2.132513 -2.063082 0.345026 0.696393 0.564444 3.208190 -1.563933 -0.105876 0.435733 -1.131629 0.560826
wb_dma_wb_slv/always_4 5.607130 -0.575361 -0.922261 -1.306232 5.042381 -3.205958 -0.978970 -0.919136 -1.686560 -1.846032 -3.240860 -2.538547 0.462396 1.974845 5.705959 -3.481058 -1.536991 0.990658 -1.180540 -0.102701
wb_dma_wb_slv/always_3 0.886932 1.337952 0.451156 2.693250 -3.291379 -2.092432 -3.351071 1.782221 -2.199998 0.968253 -1.770402 -1.175576 -3.262062 1.937672 3.938383 -0.122391 -1.249558 -2.233273 0.389890 3.574265
wb_dma_wb_slv/always_1 6.469381 2.418635 1.761502 -1.849858 0.888257 1.314537 -0.237598 2.027739 -3.694411 -6.078156 -3.992029 -0.975372 -0.079794 1.710833 3.994402 -0.138140 -1.810430 -1.205416 -1.473725 -0.349509
wb_dma_ch_sel/always_44/case_1/cond 0.850980 -4.625795 0.135836 3.078245 0.459326 0.227361 -0.829598 -2.281464 -2.176121 -1.683543 -0.361665 -1.923781 0.410734 2.269351 3.228780 -0.422392 0.474917 -0.131778 -0.638566 2.750640
wb_dma_rf/wire_ch0_csr 1.454101 5.775504 -3.776997 -3.099733 -1.670507 -2.052354 3.926638 4.730145 -0.136810 -1.993085 0.122503 2.003968 1.726943 -1.009716 1.768670 1.808037 2.089084 2.657725 -0.457658 0.575335
wb_dma_de/wire_done -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma_ch_pri_enc/wire_pri11_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.714941 1.661871 -1.846075 -0.784793 0.628760 0.040237 1.402943 3.981479 2.734989 0.425471 0.836661 2.914264 -1.694166 -1.514314 -3.748439 2.820624 1.486121 -0.578158 1.763005 -2.365383
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -1.670098 -1.672843 -1.677543 2.662148 -0.702005 0.279331 -0.874674 0.661815 2.116811 0.214218 1.287694 0.976487 -2.836083 0.629173 -1.922113 2.812862 0.093857 -0.080970 3.841643 -0.197367
wb_dma_de/always_13/stmt_1 -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma_de/always_4/if_1 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_ch_arb/input_req 0.842956 -0.253525 -2.702595 1.082232 -3.116127 -1.558494 -1.137779 -0.834020 -0.559805 2.820445 -0.802278 1.611679 -4.235816 2.167511 -0.150442 -0.064104 -0.128222 -0.856137 4.001340 3.185030
wb_dma_ch_pri_enc/wire_pri20_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_ch_rf/always_26/if_1/if_1 -3.114941 2.141224 1.023740 1.569813 -0.790226 -0.369509 -0.365397 1.034911 -1.504801 -1.414987 -4.527796 0.943213 -0.426597 -3.116052 -0.904403 1.051022 -1.225346 1.810548 -0.984062 2.454492
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.557004 -2.836282 0.922659 -1.297772 2.854795 2.114129 1.386371 -1.591000 1.449016 -2.518988 1.063977 -1.562076 1.529653 -0.039571 0.355594 0.093211 -1.941394 1.664572 0.691031 -2.023642
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 1.279943 -0.676872 -0.096921 0.330758 3.469024 1.511046 0.482737 -1.512969 1.013368 -2.422260 0.353182 0.615460 2.967985 -1.365379 -0.210883 -1.574504 0.564661 1.161254 1.167707 -1.573262
wb_dma_ch_sel/wire_ch_sel 0.050802 -0.030807 -2.935732 0.712860 -4.101669 -1.381447 -0.568396 2.923456 -2.284723 0.809393 -2.947008 2.483438 -0.657345 0.901444 0.417305 1.572912 4.628175 -0.090245 -0.485480 4.019355
wb_dma_rf/inst_u19 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u18 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u17 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u16 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u15 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u14 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u13 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u12 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u11 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u10 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.516020 -0.314622 0.078867 -2.400058 -1.473728 0.238253 -0.401318 6.219666 2.161937 -3.803876 1.008943 -0.135443 -0.740608 5.538431 -4.211868 0.160248 0.538035 2.670505 -0.159787 -1.407942
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.137224 -1.438550 -1.401638 0.530498 1.980928 -1.444623 -2.134761 -3.703476 1.377231 -0.398980 -0.011270 -1.104843 1.378280 2.434616 0.695119 -5.447211 -0.947604 4.124829 3.770181 1.966637
wb_dma/input_wb1_ack_i 1.665472 0.218322 0.970631 0.166423 1.029744 1.509545 2.070407 0.910483 0.483119 0.297239 -1.229160 1.256200 -1.100263 -0.030724 -1.393309 -2.200613 -0.911128 -2.165060 1.032246 1.131865
wb_dma/wire_slv0_we -0.080213 0.774207 -0.332727 1.953804 -2.700456 -3.431194 -2.833833 3.504049 -1.922930 2.137286 -2.580483 -0.139739 -3.402898 1.281917 2.134589 0.645198 0.150746 -2.198891 -1.052845 3.295744
wb_dma_ch_rf/reg_ch_sz_inf -1.224190 -1.112131 -0.651866 -0.651761 1.443143 1.058579 2.105203 1.913235 1.835797 -1.748442 0.389836 0.563913 1.848773 -1.870486 -0.993676 1.489498 0.604414 1.994691 -0.497288 -1.574215
wb_dma_ch_rf -0.175096 0.630771 -0.301527 1.309420 -1.240102 -2.450952 -2.189569 2.642144 -1.432023 0.694935 -2.626112 -0.387575 1.154812 2.130944 0.574321 -0.059906 2.331864 -0.455178 -3.494827 1.257158
wb_dma_ch_sel/wire_gnt_p1_d 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -2.035839 -0.378306 -2.118311 -0.299029 2.874128 -2.745806 -1.895855 1.328526 1.852120 2.186632 -1.631325 0.389390 -2.972014 -1.726130 -0.858037 2.263621 1.440158 2.121641 0.390853 -2.068331
wb_dma_ch_sel/input_ch1_txsz 0.976029 2.757017 1.265404 -0.268151 2.221260 1.645661 -0.336169 -1.378908 1.254676 -2.117365 -1.471046 -0.275729 -1.630809 -1.772283 -0.153968 -0.299876 -3.976980 1.241183 2.533582 -2.367818
wb_dma/wire_ch3_txsz -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_sel/assign_7_pri2 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_pri_enc/inst_u30 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/assign_3_dma_nd 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_rf/assign_6_pointer 0.137781 -3.387979 -0.087428 -3.705688 2.539526 -0.973494 -3.888141 -1.620351 -0.610982 -2.775398 -0.189088 -1.907811 -2.489473 2.886917 -1.719774 2.486042 0.623751 2.431123 3.098572 0.716847
wb_dma_ch_rf/wire_ch_adr0_dewe 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_ch_pri_enc/always_2/if_1/cond 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_ch_sel/input_ch0_txsz -2.124728 0.943261 -1.963165 -0.083774 3.117878 -2.649866 0.085830 1.097936 1.853301 0.659956 -1.878079 0.689957 -1.382278 -2.489666 -1.023287 1.187685 0.271561 3.775147 -0.353290 -2.073730
wb_dma_ch_sel/always_2 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_sel/always_3 -1.071532 0.062434 -3.070263 2.844308 0.195107 -2.984336 -0.458736 0.659002 1.670848 1.550451 -0.308465 1.159955 -5.022976 1.129511 -1.341225 1.655020 -0.611715 1.575184 2.866832 -0.193967
wb_dma_rf/input_de_txsz_we 0.136386 0.460896 -2.575859 -1.755883 2.893462 -1.732983 2.829740 1.380327 1.684121 -0.274132 -0.798678 0.971904 -2.155652 -2.378679 0.571207 1.459929 -0.830406 3.362780 0.624170 -1.982885
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_sel/assign_145_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_rf/always_1/case_1 -0.174485 -3.366200 2.036096 -0.433002 3.923124 1.084740 1.608706 1.890210 -0.644247 -3.410036 2.279634 -0.157607 1.284299 0.478875 -2.188147 2.155404 1.254067 -2.573750 -2.149929 -1.161986
wb_dma_rf/always_2/if_1/if_1/stmt_1 0.994786 -2.275624 0.770349 -0.061349 3.513129 1.956585 -0.092153 0.721022 0.278743 -3.440807 -1.433590 0.140493 3.880567 -3.092469 1.971174 -1.018715 0.293129 0.345925 0.945857 0.962305
wb_dma_ch_sel/assign_99_valid/expr_1 0.259987 -1.833139 -1.987662 5.012446 0.275038 -3.112810 -1.773573 1.623552 -0.802461 0.962507 -2.251389 -0.152884 0.858442 3.272936 0.823627 -1.155512 3.392270 -0.417648 -2.901249 1.201898
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_wb_slv/reg_slv_adr 6.469381 2.418635 1.761502 -1.849858 0.888257 1.314537 -0.237598 2.027739 -3.694411 -6.078156 -3.992029 -0.975372 -0.079794 1.710833 3.994402 -0.138140 -1.810430 -1.205416 -1.473725 -0.349509
wb_dma_ch_sel/assign_8_pri2 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.224190 -1.112131 -0.651866 -0.651761 1.443143 1.058579 2.105203 1.913235 1.835797 -1.748442 0.389836 0.563913 1.848773 -1.870486 -0.993676 1.489498 0.604414 1.994691 -0.497288 -1.574215
wb_dma_wb_mast/wire_wb_cyc_o 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/wire_paused 1.279943 -0.676872 -0.096921 0.330758 3.469024 1.511046 0.482737 -1.512969 1.013368 -2.422260 0.353182 0.615460 2.967985 -1.365379 -0.210883 -1.574504 0.564661 1.161254 1.167707 -1.573262
wb_dma_ch_rf/always_8/stmt_1/expr_1 -0.701547 -3.000534 -1.346761 -1.849109 -1.692808 3.047425 1.456884 3.459409 1.465436 -1.385682 1.565927 1.245676 2.643039 -2.183010 0.672551 3.053294 3.177248 0.121331 1.229991 0.437330
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma/wire_ch1_adr1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.942716 2.531780 -2.495753 1.948427 -1.173916 -1.904471 -1.779224 -0.354938 -1.103383 1.097725 -0.342495 3.056439 -0.548352 2.248355 -2.354973 -1.653434 4.186226 -0.831973 0.987923 0.266213
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -1.297953 -2.416824 -0.802630 4.346181 -1.313819 0.105630 -2.675635 -0.879289 0.820808 0.652334 -1.251713 -0.490427 -3.610161 2.083428 -0.365052 1.469223 -1.244773 -0.117181 3.270279 1.286599
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.274992 -1.741853 -3.160224 3.468466 -0.042983 -3.185295 0.100534 0.888735 0.165695 2.314580 -1.356874 0.307103 -4.343337 3.237970 0.906009 0.334447 -0.269991 -1.543174 1.708541 1.830704
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_pri_enc/wire_pri14_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/always_39/case_1/stmt_1 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_rf/wire_ch6_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 3.831469 -1.216305 -1.839818 0.019824 3.232077 -0.588504 4.039213 3.467798 0.952457 -1.759113 -1.159862 0.964121 -0.734810 0.778377 1.371834 -0.308541 -0.671792 -0.639850 -0.245517 -1.218104
wb_dma_wb_if/input_wb_we_i 5.200050 2.433492 -0.520176 -0.089734 -0.325969 0.893208 5.216118 1.639316 0.387088 -3.982699 -0.086131 1.376037 1.364899 1.971981 0.883883 -5.040433 -3.094028 2.319077 0.207557 0.120225
wb_dma_ch_sel/assign_141_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_sel_checker 0.691963 -1.150029 1.003196 0.749732 1.977518 0.872147 -1.274612 -1.992269 0.048920 -1.948382 -2.073794 -1.625886 -0.872501 -0.164126 1.677449 -1.051244 -2.726779 1.834820 1.566518 0.309014
wb_dma_ch_rf/reg_ch_dis -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_rf/wire_pointer_we -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_ch_sel/always_46/case_1/stmt_1 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_wb_slv/always_3/stmt_1 0.886932 1.337952 0.451156 2.693250 -3.291379 -2.092432 -3.351071 1.782221 -2.199998 0.968253 -1.770402 -1.175576 -3.262062 1.937672 3.938383 -0.122391 -1.249558 -2.233273 0.389890 3.574265
wb_dma_ch_rf/always_2/if_1/if_1 -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_pri_enc_sub/assign_1_pri_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/input_ch0_adr0 0.572447 -1.725389 -0.121889 3.267138 2.491255 -0.863783 1.094249 -1.224508 -1.654091 -3.498527 0.051554 -1.560374 1.747769 0.750736 3.083162 -0.268835 0.237095 0.661850 -1.802846 1.360596
wb_dma_wb_slv/assign_4 3.485670 -2.985776 0.396129 0.637868 1.560035 3.555634 2.498861 0.032700 1.809637 0.222480 4.011923 -0.556605 -1.240365 1.066062 2.478709 -1.193082 1.101527 -2.419277 1.786016 -1.427381
wb_dma_wb_mast/input_wb_data_i 1.325676 1.019329 -0.766650 -0.716748 0.034484 -2.292716 0.750821 -3.043118 -1.578539 -2.233448 1.272456 -1.034757 -3.578389 -0.125521 2.804280 -1.423133 -3.373295 4.556443 2.310500 2.425448
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -1.297953 -2.416824 -0.802630 4.346181 -1.313819 0.105630 -2.675635 -0.879289 0.820808 0.652334 -1.251713 -0.490427 -3.610161 2.083428 -0.365052 1.469223 -1.244773 -0.117181 3.270279 1.286599
wb_dma_de/wire_adr1_cnt_next1 -0.173941 1.249211 -0.380868 4.614183 2.393513 -0.678205 0.063379 1.075052 1.489326 -0.376199 1.940489 0.159865 -0.820503 -0.076071 -0.627237 2.531178 0.159646 -3.590527 0.029201 -3.567893
wb_dma_ch_sel/inst_u2 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/inst_u1 -1.139094 0.469150 -2.661327 4.805791 -2.570981 -3.712457 -1.302669 -0.967928 -1.149256 1.163111 0.842902 0.277565 -4.508595 2.479460 0.557327 1.971836 0.111612 0.229921 1.679559 2.315099
wb_dma_ch_sel/inst_u0 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/wire_adr0 0.850980 -4.625795 0.135836 3.078245 0.459326 0.227361 -0.829598 -2.281464 -2.176121 -1.683543 -0.361665 -1.923781 0.410734 2.269351 3.228780 -0.422392 0.474917 -0.131778 -0.638566 2.750640
wb_dma/wire_adr1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_sel/assign_131_req_p0/expr_1 0.075069 -3.101075 -4.013536 1.396189 -0.562950 -3.224135 1.232909 2.822399 0.327141 3.200808 -2.066391 0.902880 -2.859513 2.261684 0.153370 1.270172 1.800882 -0.971950 0.186293 2.704010
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_rf/assign_18_pointer_we -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_sel/wire_req_p0 -0.462239 -1.212483 -3.581292 1.952700 -2.460160 -2.971407 -0.275430 -1.522262 -0.319082 3.376151 1.075572 1.071521 -4.430460 1.465822 0.984430 0.736293 0.483120 0.514978 3.131448 2.841809
wb_dma_ch_sel/wire_req_p1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma/wire_ndnr -1.071532 0.062434 -3.070263 2.844308 0.195107 -2.984336 -0.458736 0.659002 1.670848 1.550451 -0.308465 1.159955 -5.022976 1.129511 -1.341225 1.655020 -0.611715 1.575184 2.866832 -0.193967
wb_dma_de/reg_mast0_drdy_r 0.317495 0.258525 -1.806795 2.931315 1.340230 -1.991376 1.137904 -3.357249 -0.011983 0.730792 -2.123796 -0.457047 -3.107415 -0.608140 2.862227 -1.416797 -3.440835 3.336465 1.035305 0.182770
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_ch_sel/assign_137_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_rf/wire_pointer2 0.691963 -1.150029 1.003196 0.749732 1.977518 0.872147 -1.274612 -1.992269 0.048920 -1.948382 -2.073794 -1.625886 -0.872501 -0.164126 1.677449 -1.051244 -2.726779 1.834820 1.566518 0.309014
wb_dma_rf/wire_pointer3 -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_rf/wire_pointer0 0.435857 -4.613122 -0.496691 -3.303195 3.331635 -0.712625 -3.137627 -1.455675 0.135026 -0.575941 -1.779319 -1.264604 -2.658757 2.936746 -2.798301 2.155800 0.985206 1.092913 2.017288 -0.349200
wb_dma_rf/wire_pointer1 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_rf/wire_sw_pointer0 -1.455840 -1.907254 2.020795 2.337508 0.469789 2.958873 0.461127 0.528376 -0.103091 -2.389282 -0.580402 -0.582225 0.709297 -1.909595 0.472406 2.186506 -1.178262 -1.347786 -0.181333 -0.032929
wb_dma_de/always_21/stmt_1 0.317495 0.258525 -1.806795 2.931315 1.340230 -1.991376 1.137904 -3.357249 -0.011983 0.730792 -2.123796 -0.457047 -3.107415 -0.608140 2.862227 -1.416797 -3.440835 3.336465 1.035305 0.182770
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -1.009817 0.406633 -1.565288 2.708224 3.895781 -3.669549 -3.329006 -0.352366 1.449936 2.631996 -2.684059 0.006838 -5.511373 -0.565056 0.029672 0.959808 -0.574303 1.208440 1.636705 -2.158897
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 1.948266 -0.191936 -1.164185 -1.933189 3.505336 -0.783952 1.986629 2.597891 0.888695 -3.012371 -2.903348 -0.087290 -0.369053 -0.708660 0.850100 -0.427880 -1.069207 3.361058 -0.296770 -0.732474
wb_dma_ch_arb/input_advance 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_de/always_7/stmt_1 -1.531641 0.566082 -3.313971 0.340239 1.138963 -2.173120 3.098038 2.116485 2.222586 0.815611 0.782450 2.114359 -1.233525 -1.665629 -1.535715 1.940675 0.807379 2.498761 0.269545 -1.671755
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_sel/assign_101_valid 0.259987 -1.833139 -1.987662 5.012446 0.275038 -3.112810 -1.773573 1.623552 -0.802461 0.962507 -2.251389 -0.152884 0.858442 3.272936 0.823627 -1.155512 3.392270 -0.417648 -2.901249 1.201898
wb_dma_ch_sel/assign_98_valid 0.259987 -1.833139 -1.987662 5.012446 0.275038 -3.112810 -1.773573 1.623552 -0.802461 0.962507 -2.251389 -0.152884 0.858442 3.272936 0.823627 -1.155512 3.392270 -0.417648 -2.901249 1.201898
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_rf/wire_ch7_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_ch_sel/reg_csr 1.491366 3.007834 -2.792578 -2.866986 -3.126235 -2.164340 4.674528 2.625114 -0.179305 -1.903440 -0.171144 1.215572 -0.375714 3.451377 -1.498936 -0.505356 -1.225894 4.020703 -0.488030 1.708870
wb_dma_de/reg_next_state 1.357938 3.909425 -2.872992 -1.660739 -0.269855 -2.944638 -1.508732 2.965404 -0.930638 0.070998 -1.995475 4.098248 0.119058 -0.321939 -3.019371 -0.957994 4.571382 0.429388 1.025176 1.454034
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.935449 -0.863921 -0.392126 -2.638807 -0.802695 -2.436139 -1.367877 3.472880 0.641401 -4.800501 2.733243 -1.630677 -3.541096 7.063583 -2.074791 -0.385777 -0.401099 5.075568 2.073326 1.337877
wb_dma_ch_rf/input_ptr_set -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_sel/assign_12_pri3 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_de/assign_65_done/expr_1/expr_1 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
assert_wb_dma_ch_sel/input_valid -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma/input_wb0_stb_i 3.552808 -2.062013 -1.731082 1.376530 2.911722 -0.722167 3.408924 1.834804 -0.351770 -2.132513 -2.063082 0.345026 0.696393 0.564444 3.208190 -1.563933 -0.105876 0.435733 -1.131629 0.560826
wb_dma/wire_ch1_csr -0.628963 3.771144 -1.916418 0.747942 -0.641703 -3.732846 1.838266 1.486574 0.226232 -0.205580 -3.167661 0.380916 0.213051 1.727965 -1.102816 -2.454114 -1.006621 5.159510 -2.949319 0.143597
wb_dma_rf/assign_5_pause_req 1.296629 -0.858177 -1.000119 -2.578372 -1.126552 1.534382 -0.309887 0.575412 -1.499217 -2.407165 -1.788842 2.330234 2.290595 -1.086355 -0.571077 -0.826157 2.508642 0.790318 2.976023 4.479532
wb_dma_de/always_12/stmt_1 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_wb_if/wire_wb_ack_o 1.014900 -1.964794 0.762439 -1.170137 2.288554 2.997129 2.173334 -0.968292 1.645433 -0.283145 0.883782 0.112587 -0.972835 -1.960916 0.796394 -0.402272 -1.413973 -0.408188 2.601261 -0.642127
wb_dma_ch_rf/always_5/if_1/block_1 -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_arb/assign_1_gnt 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_rf/input_dma_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/assign_73_dma_busy/expr_1 -1.547047 -3.995242 -1.469602 -2.562904 -2.021490 3.395663 -1.049344 2.085714 0.847896 -0.366430 -0.923447 1.300182 1.483348 -3.465302 1.445726 3.135684 3.807502 1.642899 2.644989 1.866990
wb_dma/input_dma_nd_i 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.597552 -2.959769 -1.078067 1.421882 1.254921 0.426073 2.023617 0.001539 0.063331 -2.340120 -1.217802 -0.313406 3.730964 -2.111536 1.943970 -0.218373 1.320717 4.045776 -2.052333 1.264944
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.597552 -2.959769 -1.078067 1.421882 1.254921 0.426073 2.023617 0.001539 0.063331 -2.340120 -1.217802 -0.313406 3.730964 -2.111536 1.943970 -0.218373 1.320717 4.045776 -2.052333 1.264944
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/assign_3_pri0 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_arb/always_2/block_1/stmt_1 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_de/always_23/block_1/stmt_1 1.357938 3.909425 -2.872992 -1.660739 -0.269855 -2.944638 -1.508732 2.965404 -0.930638 0.070998 -1.995475 4.098248 0.119058 -0.321939 -3.019371 -0.957994 4.571382 0.429388 1.025176 1.454034
wb_dma_de/always_23/block_1/stmt_2 -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
wb_dma_de/always_23/block_1/stmt_4 -1.736542 -0.142131 -2.044116 0.132690 0.900642 -2.663014 -0.403525 -0.905165 -0.548405 -0.201253 -1.898644 0.330375 -0.864247 -1.805203 1.173510 0.070161 0.751174 4.818469 0.289132 1.943803
wb_dma_de/always_23/block_1/stmt_5 2.728948 -0.790177 -1.988241 -2.886943 0.808048 -2.876994 2.588864 2.416861 1.422260 -1.139687 0.874501 -0.349927 -4.124272 4.040447 -1.099320 -1.712493 -2.785497 3.315030 2.148907 1.194557
wb_dma_de/always_23/block_1/stmt_6 3.831469 -1.216305 -1.839818 0.019824 3.232077 -0.588504 4.039213 3.467798 0.952457 -1.759113 -1.159862 0.964121 -0.734810 0.778377 1.371834 -0.308541 -0.671792 -0.639850 -0.245517 -1.218104
wb_dma_rf/inst_u25 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_wb_mast/input_mast_go 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.604277 -0.984714 -1.189998 -0.657108 2.007315 0.231555 3.307550 2.678421 1.212788 -1.624296 -0.187516 0.749325 1.276341 -1.137707 0.184241 0.885080 0.499183 1.040985 -1.181561 -1.377519
wb_dma_ch_sel/assign_125_de_start/expr_1 -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_de/always_23/block_1/case_1/block_2/if_1 1.424483 -2.750534 -0.222647 -0.192731 0.716330 3.382719 -0.044189 0.219016 0.408705 -2.487581 1.401877 1.112769 3.799902 -1.262732 0.712990 0.225966 2.947380 -1.121170 2.060657 0.350702
wb_dma_ch_sel/assign_151_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.378016 1.521044 -2.020180 2.478894 0.647249 -1.815397 0.327657 -0.469204 -0.060190 0.538814 -4.020981 1.554569 -3.546852 0.503098 0.027019 -1.450319 -2.237236 0.995530 2.404683 1.313468
wb_dma_wb_mast/reg_mast_dout 1.325676 1.019329 -0.766650 -0.716748 0.034484 -2.292716 0.750821 -3.043118 -1.578539 -2.233448 1.272456 -1.034757 -3.578389 -0.125521 2.804280 -1.423133 -3.373295 4.556443 2.310500 2.425448
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/assign_100_valid 0.259987 -1.833139 -1.987662 5.012446 0.275038 -3.112810 -1.773573 1.623552 -0.802461 0.962507 -2.251389 -0.152884 0.858442 3.272936 0.823627 -1.155512 3.392270 -0.417648 -2.901249 1.201898
wb_dma_ch_sel/assign_131_req_p0 0.075069 -3.101075 -4.013536 1.396189 -0.562950 -3.224135 1.232909 2.822399 0.327141 3.200808 -2.066391 0.902880 -2.859513 2.261684 0.153370 1.270172 1.800882 -0.971950 0.186293 2.704010
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_ch_rf/input_dma_done_all -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 0.704214 1.977119 -2.966969 -1.259703 -0.385486 -3.690554 1.735040 -0.533629 1.162458 -0.286612 1.743857 0.507357 -4.456080 1.875760 -0.103826 -0.541244 -2.889163 5.039741 3.469148 0.406007
wb_dma_pri_enc_sub/wire_pri_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/input_wb_rf_din 2.475687 -1.331014 -1.230173 -1.108606 3.270441 -2.205608 -1.276681 1.964029 1.040844 -0.479404 -3.837556 -3.861696 -1.822007 3.005699 2.912227 -0.994228 -0.966403 2.596237 -2.977506 -3.187238
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/assign_139_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/always_38/case_1 -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 1.238872 1.098408 -0.766171 3.899662 -1.395583 0.295422 -4.551141 -3.916255 -1.616814 0.848278 -0.773064 1.552824 0.385785 2.169810 -0.781596 -2.122985 3.425614 -1.271047 2.370380 0.881110
wb_dma/constraint_wb0_cyc_o 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma/input_wb0_addr_i 6.405938 2.548533 3.137888 -2.169176 0.927885 3.328495 1.687639 1.388674 -3.674041 -4.472507 -4.038010 -0.196808 -1.630858 0.875876 3.630714 -1.579953 -0.712865 -1.755815 -1.902048 0.189003
wb_dma_de/input_mast1_drdy 1.658417 0.575973 0.700772 0.708633 0.274518 1.371010 0.968813 1.525500 0.291788 -1.036649 -1.829271 1.028440 0.184992 0.805786 -1.452905 -1.077663 -1.330205 -2.104613 0.786921 0.293185
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.224190 -1.112131 -0.651866 -0.651761 1.443143 1.058579 2.105203 1.913235 1.835797 -1.748442 0.389836 0.563913 1.848773 -1.870486 -0.993676 1.489498 0.604414 1.994691 -0.497288 -1.574215
wb_dma_wb_if/input_wb_ack_i 1.280437 2.238307 -0.709356 -0.829201 1.464709 -1.834981 -0.332484 -3.284263 0.513499 2.363315 -1.500431 0.531675 -3.598944 -0.381475 0.419608 -5.465988 -1.927912 3.464721 3.122555 1.810852
wb_dma_ch_sel/wire_pri_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/assign_3_ch_am0 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_rf/input_ch_sel -0.347048 -0.314520 -3.254311 -2.896085 -3.248236 1.178353 -0.506033 -1.542510 -0.656534 -1.275506 -0.102639 0.693049 0.952711 -3.198769 5.712481 2.301745 1.857497 5.327103 3.496366 1.791867
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.817895 -5.388285 -0.146626 1.639717 -1.895739 1.914634 0.714675 0.164463 0.258515 -1.242535 1.307749 0.165213 3.358971 1.754075 0.134992 -2.088644 2.284959 3.108043 -0.868654 2.251338
wb_dma_de/always_23/block_1/case_1 1.357938 3.909425 -2.872992 -1.660739 -0.269855 -2.944638 -1.508732 2.965404 -0.930638 0.070998 -1.995475 4.098248 0.119058 -0.321939 -3.019371 -0.957994 4.571382 0.429388 1.025176 1.454034
wb_dma/wire_pause_req 1.296629 -0.858177 -1.000119 -2.578372 -1.126552 1.534382 -0.309887 0.575412 -1.499217 -2.407165 -1.788842 2.330234 2.290595 -1.086355 -0.571077 -0.826157 2.508642 0.790318 2.976023 4.479532
wb_dma_wb_if/input_mast_go 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/input_de_csr -2.093760 0.152958 -1.095771 0.718989 -0.180768 -0.764741 -1.033036 -2.753960 0.969722 -0.381963 -0.050224 -0.291941 -1.924072 -0.745434 -0.002171 0.338757 -1.973851 4.456542 3.188834 0.640161
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/input_mast0_din 2.018658 2.087463 -1.597496 0.199564 -0.448592 -1.974303 0.204730 -2.921463 -0.837653 -2.365993 -0.040652 -0.975989 -2.838284 1.569293 3.633921 -1.023159 -3.630268 4.874079 2.578367 0.403200
wb_dma_pri_enc_sub/always_3 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_pri_enc_sub/always_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/reg_adr0 0.850980 -4.625795 0.135836 3.078245 0.459326 0.227361 -0.829598 -2.281464 -2.176121 -1.683543 -0.361665 -1.923781 0.410734 2.269351 3.228780 -0.422392 0.474917 -0.131778 -0.638566 2.750640
wb_dma_ch_sel/reg_adr1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_sel/assign_1_pri0 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_pri_enc/wire_pri26_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.998142 2.312431 -2.782789 0.136253 0.338499 -1.845446 0.210809 1.057752 -0.445967 -4.954911 -0.140266 -1.613649 0.366740 1.319624 2.831483 1.130254 -0.492459 2.541732 -0.138623 -0.610835
wb_dma/wire_ptr_set -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.394672 -1.772829 -2.963998 2.605744 1.422325 -0.847287 3.789353 3.916401 1.449176 -1.022236 -0.439941 2.076181 -0.878892 1.657577 -0.219443 0.477570 0.500675 -1.140319 0.698131 -0.219376
wb_dma_de/reg_ptr_set -2.978078 0.750063 -0.580759 5.051469 2.189344 -0.439921 -2.608224 -2.206998 0.076807 -1.718455 -3.705121 -0.377876 1.646001 -3.262011 1.410159 0.782693 0.969532 4.371691 -1.655933 -1.818135
wb_dma/wire_dma_nd 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_rf/assign_3_csr 1.279943 -0.676872 -0.096921 0.330758 3.469024 1.511046 0.482737 -1.512969 1.013368 -2.422260 0.353182 0.615460 2.967985 -1.365379 -0.210883 -1.574504 0.564661 1.161254 1.167707 -1.573262
wb_dma_rf/assign_4_dma_abort 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/assign_123_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.651623 -0.351273 -2.790303 2.072428 1.112605 -1.659227 4.010653 3.017019 1.294656 0.480399 0.992906 1.487736 -1.758971 1.944731 0.234105 0.616536 -0.259684 -2.385282 0.164551 -1.348109
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.224190 -1.112131 -0.651866 -0.651761 1.443143 1.058579 2.105203 1.913235 1.835797 -1.748442 0.389836 0.563913 1.848773 -1.870486 -0.993676 1.489498 0.604414 1.994691 -0.497288 -1.574215
wb_dma_rf/wire_ch4_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.597552 -2.959769 -1.078067 1.421882 1.254921 0.426073 2.023617 0.001539 0.063331 -2.340120 -1.217802 -0.313406 3.730964 -2.111536 1.943970 -0.218373 1.320717 4.045776 -2.052333 1.264944
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_ch_pri_enc/wire_pri0_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/assign_10_ch_enable 1.238872 1.098408 -0.766171 3.899662 -1.395583 0.295422 -4.551141 -3.916255 -1.616814 0.848278 -0.773064 1.552824 0.385785 2.169810 -0.781596 -2.122985 3.425614 -1.271047 2.370380 0.881110
wb_dma_wb_slv/reg_slv_we 0.886932 1.337952 0.451156 2.693250 -3.291379 -2.092432 -3.351071 1.782221 -2.199998 0.968253 -1.770402 -1.175576 -3.262062 1.937672 3.938383 -0.122391 -1.249558 -2.233273 0.389890 3.574265
wb_dma_de/input_txsz -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_wb_if/wire_mast_dout 1.325676 1.019329 -0.766650 -0.716748 0.034484 -2.292716 0.750821 -3.043118 -1.578539 -2.233448 1.272456 -1.034757 -3.578389 -0.125521 2.804280 -1.423133 -3.373295 4.556443 2.310500 2.425448
wb_dma_ch_rf/wire_ch_enable 1.238872 1.098408 -0.766171 3.899662 -1.395583 0.295422 -4.551141 -3.916255 -1.616814 0.848278 -0.773064 1.552824 0.385785 2.169810 -0.781596 -2.122985 3.425614 -1.271047 2.370380 0.881110
wb_dma_rf/wire_csr_we 0.041514 -1.607969 -0.304152 -2.759909 -0.948936 -0.396541 0.720838 1.853033 -1.612257 -2.114879 -2.883096 0.427792 -0.100720 -0.470848 0.499020 -0.503192 -0.506273 2.035225 1.371671 5.813017
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel_checker/input_dma_busy 0.691963 -1.150029 1.003196 0.749732 1.977518 0.872147 -1.274612 -1.992269 0.048920 -1.948382 -2.073794 -1.625886 -0.872501 -0.164126 1.677449 -1.051244 -2.726779 1.834820 1.566518 0.309014
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/assign_9_ch_txsz 0.036956 0.678282 -0.212699 -1.440789 2.780513 -1.089964 -3.001473 3.329566 1.514126 1.832098 -4.587726 0.329776 -3.660183 -1.352954 -1.108073 1.475821 -0.762839 -1.147479 1.178365 -1.622304
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_de/assign_65_done -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.113053 4.110339 0.324467 4.430079 0.684163 -1.313936 -1.666540 -2.020643 -1.606402 -2.309917 -3.239140 1.241209 -1.095762 -0.771598 -0.210298 -1.759696 -1.871388 1.071829 1.785889 1.614367
wb_dma_de/always_2/if_1/if_1 -0.655238 -0.628710 0.378879 6.663956 -2.350251 1.751137 0.179645 -0.181792 0.902521 -2.931982 2.459805 -0.865754 2.484043 2.285203 0.613145 0.520355 -0.284162 0.361319 -0.580958 -1.424280
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/assign_112_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_de/always_23/block_1/case_1/block_8 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_de/always_23/block_1/case_1/block_9 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_ch_rf/assign_28_this_ptr_set -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_ch_rf/always_22 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_de/always_23/block_1/case_1/block_1 1.163754 4.185861 -2.834141 0.776900 0.874093 -4.842645 -0.711382 2.103571 -1.377942 -0.123238 -1.794440 3.941211 -1.369611 1.186658 -4.141913 -1.352359 3.231301 0.725249 -0.287362 0.903969
wb_dma_ch_rf/always_20 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_de/always_23/block_1/case_1/block_3 1.326279 2.953043 -1.208211 0.535497 -1.896289 -1.518847 -0.133933 5.535306 0.915916 -1.826882 0.846984 1.791424 -2.726388 3.906693 -4.196773 2.026705 1.192635 -0.448461 -0.294001 -2.100243
wb_dma_de/always_23/block_1/case_1/block_4 1.326279 2.953043 -1.208211 0.535497 -1.896289 -1.518847 -0.133933 5.535306 0.915916 -1.826882 0.846984 1.791424 -2.726388 3.906693 -4.196773 2.026705 1.192635 -0.448461 -0.294001 -2.100243
wb_dma_ch_rf/always_27 -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma_de/always_23/block_1/case_1/block_7 -0.532082 0.580094 -0.977651 2.139104 2.619375 -1.937761 -3.420431 -4.130895 0.834284 -0.015435 -1.703677 -1.235993 0.011250 -0.253297 1.917886 -3.137186 -1.058014 4.814128 2.001947 -0.428615
wb_dma/assign_4_dma_rest -0.970950 -0.744068 -0.075011 0.641973 -0.552500 1.625722 -1.378653 -2.770297 0.746103 -2.837905 2.559858 -0.608558 1.421248 -0.016521 0.699976 0.376125 -0.282636 3.012620 3.554189 0.297094
wb_dma_ch_rf/always_23/if_1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_sel/reg_ndr_r 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_de/assign_66_dma_done/expr_1 -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma_ch_sel/reg_req_r -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_ch_rf/reg_pointer_r -0.256266 -4.328234 1.546137 -0.157180 1.763548 2.511432 -0.512646 -2.204969 2.211195 -1.348428 1.757172 -2.674500 1.909425 1.109440 1.301426 0.453694 -2.371568 0.987578 1.192712 -1.978810
wb_dma_ch_sel/assign_105_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_pri_enc/wire_pri5_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/always_39/case_1 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_sel/always_6 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_ch_sel/always_7 -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_sel/always_4 -1.348167 1.714050 -1.127703 2.738263 0.588297 -1.197449 -0.158993 2.131861 -0.206446 -0.868686 -4.543214 1.938682 0.711087 -1.438437 -1.543132 0.114406 1.197593 1.542595 -1.341941 0.598319
wb_dma_ch_sel/always_5 -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_ch_sel/assign_126_ch_sel/expr_1 0.050802 -0.030807 -2.935732 0.712860 -4.101669 -1.381447 -0.568396 2.923456 -2.284723 0.809393 -2.947008 2.483438 -0.657345 0.901444 0.417305 1.572912 4.628175 -0.090245 -0.485480 4.019355
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_sel/always_1 -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_ch_arb/always_2/block_1/case_1/cond -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_sel/always_8 -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_ch_sel/always_9 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/assign_67_dma_done_all -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
wb_dma_ch_rf/wire_ch_txsz 0.036956 0.678282 -0.212699 -1.440789 2.780513 -1.089964 -3.001473 3.329566 1.514126 1.832098 -4.587726 0.329776 -3.660183 -1.352954 -1.108073 1.475821 -0.762839 -1.147479 1.178365 -1.622304
wb_dma_ch_sel/assign_99_valid 0.259987 -1.833139 -1.987662 5.012446 0.275038 -3.112810 -1.773573 1.623552 -0.802461 0.962507 -2.251389 -0.152884 0.858442 3.272936 0.823627 -1.155512 3.392270 -0.417648 -2.901249 1.201898
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.718589 2.079130 -3.077780 2.261758 -2.714607 -3.696246 -0.344271 1.852377 -1.797905 1.949439 -0.747145 1.394428 -3.190700 4.107771 1.108443 -0.333084 2.175273 -1.605774 -0.478968 1.072373
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.991533 0.994026 -0.034634 0.061313 0.781213 1.580426 3.439892 2.055528 0.040963 -3.683141 -4.673021 0.240107 2.178200 -0.565847 1.104373 -2.143862 -2.296171 2.552275 -1.722873 0.391717
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -1.297953 -2.416824 -0.802630 4.346181 -1.313819 0.105630 -2.675635 -0.879289 0.820808 0.652334 -1.251713 -0.490427 -3.610161 2.083428 -0.365052 1.469223 -1.244773 -0.117181 3.270279 1.286599
wb_dma/wire_ch2_txsz -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 1.326279 2.953043 -1.208211 0.535497 -1.896289 -1.518847 -0.133933 5.535306 0.915916 -1.826882 0.846984 1.791424 -2.726388 3.906693 -4.196773 2.026705 1.192635 -0.448461 -0.294001 -2.100243
wb_dma_de/always_23/block_1 1.357938 3.909425 -2.872992 -1.660739 -0.269855 -2.944638 -1.508732 2.965404 -0.930638 0.070998 -1.995475 4.098248 0.119058 -0.321939 -3.019371 -0.957994 4.571382 0.429388 1.025176 1.454034
wb_dma_ch_rf/always_22/if_1 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_de/wire_mast1_dout 1.054629 2.067253 -0.948851 -0.408534 2.484756 -1.438211 0.971356 0.040504 2.058010 -1.169918 2.244872 -0.384881 -2.701440 -0.296466 0.440874 0.543588 -2.305735 2.549425 1.382697 -3.780790
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_de/always_8/stmt_1 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_ch_rf/wire_ch_done_we 0.648259 1.352458 -2.940086 0.980965 0.164211 -1.964278 1.278235 1.774492 0.173483 -0.154481 -3.613661 2.669431 -2.022353 -0.072886 -1.388669 -0.479502 0.067018 1.849130 1.660509 1.763588
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_wb_slv/wire_wb_ack_o 1.014900 -1.964794 0.762439 -1.170137 2.288554 2.997129 2.173334 -0.968292 1.645433 -0.283145 0.883782 0.112587 -0.972835 -1.960916 0.796394 -0.402272 -1.413973 -0.408188 2.601261 -0.642127
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -1.297953 -2.416824 -0.802630 4.346181 -1.313819 0.105630 -2.675635 -0.879289 0.820808 0.652334 -1.251713 -0.490427 -3.610161 2.083428 -0.365052 1.469223 -1.244773 -0.117181 3.270279 1.286599
wb_dma_de/reg_ld_desc_sel -0.867406 -4.566566 -3.093279 -0.422424 -0.951962 -1.667016 0.316833 4.259460 1.119405 -0.528406 2.532844 2.152756 1.254915 2.294129 -2.371012 0.078575 5.625926 3.137168 -0.250918 2.066520
wb_dma_wb_mast/assign_2_mast_pt_out 1.014900 -1.964794 0.762439 -1.170137 2.288554 2.997129 2.173334 -0.968292 1.645433 -0.283145 0.883782 0.112587 -0.972835 -1.960916 0.796394 -0.402272 -1.413973 -0.408188 2.601261 -0.642127
wb_dma_de/assign_83_wr_ack -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma/wire_dma_done_all -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
assert_wb_dma_rf/input_ch0_am1 -1.455840 -1.907254 2.020795 2.337508 0.469789 2.958873 0.461127 0.528376 -0.103091 -2.389282 -0.580402 -0.582225 0.709297 -1.909595 0.472406 2.186506 -1.178262 -1.347786 -0.181333 -0.032929
wb_dma_ch_arb/reg_state 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_ch_sel/input_ch0_csr 0.574287 5.211531 -2.080576 -0.603434 -0.753047 -2.529995 3.942938 1.499247 -2.106840 -3.746184 -1.545172 3.033365 0.991074 0.379243 -3.430760 0.609055 0.834742 3.375337 -2.332196 0.719289
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.326279 2.953043 -1.208211 0.535497 -1.896289 -1.518847 -0.133933 5.535306 0.915916 -1.826882 0.846984 1.791424 -2.726388 3.906693 -4.196773 2.026705 1.192635 -0.448461 -0.294001 -2.100243
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_wb_mast 2.241416 3.188980 -1.257808 0.631657 2.297056 -3.128468 0.650527 -2.910928 -0.064092 2.014118 -0.521369 0.708956 -4.041992 -0.170833 0.774852 -4.990143 -1.621422 1.709020 2.454782 1.718089
wb_dma_ch_sel/assign_124_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_de/always_18/stmt_1 0.796873 -1.225153 -0.899607 2.424271 3.007351 -0.641692 -1.332916 -3.186272 2.550032 0.849051 1.815288 -1.336731 0.575478 1.374175 0.987363 -3.229911 -0.884003 1.665444 2.022696 -2.329595
wb_dma_ch_rf/wire_ch_csr_dewe 0.704214 1.977119 -2.966969 -1.259703 -0.385486 -3.690554 1.735040 -0.533629 1.162458 -0.286612 1.743857 0.507357 -4.456080 1.875760 -0.103826 -0.541244 -2.889163 5.039741 3.469148 0.406007
wb_dma_ch_pri_enc/input_pri2 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_pri_enc/input_pri3 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_pri_enc/input_pri0 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_pri_enc/input_pri1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_wb_if/input_slv_pt_in 1.014900 -1.964794 0.762439 -1.170137 2.288554 2.997129 2.173334 -0.968292 1.645433 -0.283145 0.883782 0.112587 -0.972835 -1.960916 0.796394 -0.402272 -1.413973 -0.408188 2.601261 -0.642127
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/assign_6_pri1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.504685 0.356147 -4.309769 1.324732 0.366894 -2.734181 4.523270 4.001953 1.791771 0.848051 0.189561 2.357092 -1.886801 1.741616 -1.276001 1.295545 0.385342 -0.777587 0.433790 -0.725859
wb_dma_rf/wire_csr 1.279943 -0.676872 -0.096921 0.330758 3.469024 1.511046 0.482737 -1.512969 1.013368 -2.422260 0.353182 0.615460 2.967985 -1.365379 -0.210883 -1.574504 0.564661 1.161254 1.167707 -1.573262
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.398392 1.677099 0.443795 2.760823 2.352500 0.359875 -1.287571 -2.944825 -0.252782 -0.161981 -5.467675 -0.096766 -0.935808 -2.027560 1.662165 -2.143417 -2.981583 1.626428 0.685288 -0.573384
wb_dma_ch_sel/always_37/if_1 0.050802 -0.030807 -2.935732 0.712860 -4.101669 -1.381447 -0.568396 2.923456 -2.284723 0.809393 -2.947008 2.483438 -0.657345 0.901444 0.417305 1.572912 4.628175 -0.090245 -0.485480 4.019355
wb_dma_de/always_6/if_1/cond -0.163597 1.171153 -1.474763 -1.072564 4.447170 -2.025226 0.643147 0.702687 1.352916 -0.830632 -3.109282 0.007856 -1.569528 -2.825173 0.986828 0.347194 -1.060314 4.354003 -0.329256 -2.407235
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.326279 2.953043 -1.208211 0.535497 -1.896289 -1.518847 -0.133933 5.535306 0.915916 -1.826882 0.846984 1.791424 -2.726388 3.906693 -4.196773 2.026705 1.192635 -0.448461 -0.294001 -2.100243
wb_dma_ch_rf/always_8/stmt_1 -0.701547 -3.000534 -1.346761 -1.849109 -1.692808 3.047425 1.456884 3.459409 1.465436 -1.385682 1.565927 1.245676 2.643039 -2.183010 0.672551 3.053294 3.177248 0.121331 1.229991 0.437330
wb_dma_ch_sel/assign_108_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_pri_enc/wire_pri9_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_sel/wire_pri2 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_sel/wire_pri3 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_sel/wire_pri0 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_sel/wire_pri1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -0.772176 -1.261671 -3.171242 1.219443 1.333694 -1.372322 1.294726 2.798809 1.627942 -1.375978 -2.444346 1.966588 -1.063502 -0.463184 -1.625764 1.172979 0.956663 3.244899 1.655765 0.888521
wb_dma_rf/input_ptr_set -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_rf/always_2/if_1/if_1 1.318377 -0.927077 -0.153219 -2.627369 1.066292 -0.563738 0.486307 0.257034 -1.881943 -3.389408 -2.493310 1.201869 1.955757 -0.041691 -1.314835 -2.416340 -0.145320 1.825788 1.822265 5.410285
wb_dma_de/assign_77_read_hold 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_pri_enc_sub/input_valid 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.180351 0.625256 -3.897499 2.634790 0.244293 -2.756567 4.015679 2.299634 1.570091 1.151473 0.370966 1.828248 -3.322792 2.516084 -0.346220 0.454050 -1.323211 -1.123155 1.501928 -0.678848
wb_dma_ch_rf/always_27/stmt_1 -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma_wb_slv/assign_2_pt_sel/expr_1 3.703621 4.243583 -2.067806 -1.511434 -0.317499 1.848497 4.511960 -0.483911 1.758718 1.475064 1.478564 2.364894 -2.144786 -0.773563 1.399788 0.982456 -2.337696 -2.486515 2.761987 -5.192482
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_ch_sel/wire_valid 1.238872 1.098408 -0.766171 3.899662 -1.395583 0.295422 -4.551141 -3.916255 -1.616814 0.848278 -0.773064 1.552824 0.385785 2.169810 -0.781596 -2.122985 3.425614 -1.271047 2.370380 0.881110
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_de/wire_chunk_cnt_is_0_d 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_sel/assign_109_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 3.400623 -3.653649 -1.272162 0.210073 1.490101 0.567252 2.915287 2.948949 -1.251400 -2.452611 -2.221778 0.673242 1.623443 -0.579547 4.246994 -0.654640 0.991429 -1.136220 -0.278488 3.193528
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_de/assign_75_mast1_dout 1.054629 2.067253 -0.948851 -0.408534 2.484756 -1.438211 0.971356 0.040504 2.058010 -1.169918 2.244872 -0.384881 -2.701440 -0.296466 0.440874 0.543588 -2.305735 2.549425 1.382697 -3.780790
wb_dma/constraint_csr -1.224190 -1.112131 -0.651866 -0.651761 1.443143 1.058579 2.105203 1.913235 1.835797 -1.748442 0.389836 0.563913 1.848773 -1.870486 -0.993676 1.489498 0.604414 1.994691 -0.497288 -1.574215
wb_dma_ch_rf/always_5/if_1 -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_ch_pri_enc/wire_pri21_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/assign_157_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_wb_mast/assign_1/expr_1 3.421865 5.680238 -0.118739 2.359303 2.420219 -0.623672 1.176450 0.298018 1.613013 -2.268870 1.452893 0.224685 -2.538084 0.739949 -0.181837 -0.673786 -3.304831 -0.985309 1.761875 -3.897355
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_de/reg_mast1_adr 0.904308 1.005882 -1.423466 6.884475 0.979192 -0.497293 1.637230 -1.735579 -1.374192 -1.808356 3.071902 2.173039 2.107370 -2.213428 2.694742 0.076436 1.758824 -3.044453 0.637697 0.313031
wb_dma_ch_pri_enc/wire_pri17_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/input_ch2_csr -0.628963 3.771144 -1.916418 0.747942 -0.641703 -3.732846 1.838266 1.486574 0.226232 -0.205580 -3.167661 0.380916 0.213051 1.727965 -1.102816 -2.454114 -1.006621 5.159510 -2.949319 0.143597
wb_dma_ch_rf/assign_13_ch_txsz_we -2.035839 -0.378306 -2.118311 -0.299029 2.874128 -2.745806 -1.895855 1.328526 1.852120 2.186632 -1.631325 0.389390 -2.972014 -1.726130 -0.858037 2.263621 1.440158 2.121641 0.390853 -2.068331
wb_dma_ch_sel/assign_130_req_p0 1.504685 0.356147 -4.309769 1.324732 0.366894 -2.734181 4.523270 4.001953 1.791771 0.848051 0.189561 2.357092 -1.886801 1.741616 -1.276001 1.295545 0.385342 -0.777587 0.433790 -0.725859
wb_dma_ch_arb/always_1/if_1/stmt_2 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_ch_sel/assign_106_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_pri_enc/wire_pri28_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_rf/always_11/if_1/if_1 2.272480 -0.155422 -2.284891 2.006473 -0.003166 0.737320 2.951518 3.529005 1.363891 -0.474961 -1.463827 3.381611 -1.472152 0.943531 -2.013203 0.535932 -0.057285 -2.738269 2.756672 0.364973
wb_dma_wb_if/wire_slv_adr 6.469381 2.418635 1.761502 -1.849858 0.888257 1.314537 -0.237598 2.027739 -3.694411 -6.078156 -3.992029 -0.975372 -0.079794 1.710833 3.994402 -0.138140 -1.810430 -1.205416 -1.473725 -0.349509
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_sel/input_ch1_csr -0.628963 3.771144 -1.916418 0.747942 -0.641703 -3.732846 1.838266 1.486574 0.226232 -0.205580 -3.167661 0.380916 0.213051 1.727965 -1.102816 -2.454114 -1.006621 5.159510 -2.949319 0.143597
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma/wire_pt1_sel_i 1.574607 2.707223 -1.664041 2.180234 2.326227 -2.870567 1.694044 -0.555993 1.267319 -0.677442 2.898627 -0.735954 -3.714668 0.454329 1.843389 0.866456 -2.535106 1.186324 0.695210 -3.386687
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.596873 0.219766 0.107128 5.126299 0.834643 0.784879 -0.121473 -0.212325 0.827066 -2.145034 0.605911 0.332104 2.045937 -0.721066 -0.646089 1.190711 0.526525 -0.139375 -0.376308 -1.646035
wb_dma/wire_pt1_sel_o 0.020492 0.771537 0.486549 -0.223304 -0.540235 2.856910 0.902852 -0.294664 1.618846 -1.352729 -0.439341 1.041992 0.980408 -0.505000 -2.294796 1.423436 -3.450197 -1.509609 2.574084 -2.669166
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_pri_enc/inst_u16 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_sel/always_48/case_1 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_ch_sel/input_ch7_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
assert_wb_dma_rf/input_ch0_txsz 0.833271 -2.030092 1.096238 1.466483 2.748871 0.640206 -0.531351 1.700552 0.869076 -0.485886 -1.898816 -1.623014 -1.644888 -0.906723 2.415274 0.526769 -2.694331 -1.570113 0.081791 -0.992077
assert_wb_dma_rf -0.393102 -1.717462 2.106812 2.637417 2.118591 1.663575 -0.016699 1.598171 -0.245439 -1.887553 -2.171523 -1.388284 -0.362234 -1.842149 1.939911 1.549895 -2.110209 -1.972716 -1.230137 -0.540495
wb_dma_ch_rf/reg_ch_am0_r 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_rf/always_4/if_1 -0.256266 -4.328234 1.546137 -0.157180 1.763548 2.511432 -0.512646 -2.204969 2.211195 -1.348428 1.757172 -2.674500 1.909425 1.109440 1.301426 0.453694 -2.371568 0.987578 1.192712 -1.978810
wb_dma_de/always_4/if_1/if_1/stmt_1 -0.772176 -1.261671 -3.171242 1.219443 1.333694 -1.372322 1.294726 2.798809 1.627942 -1.375978 -2.444346 1.966588 -1.063502 -0.463184 -1.625764 1.172979 0.956663 3.244899 1.655765 0.888521
wb_dma_de/always_14/stmt_1/expr_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/wire_use_ed 2.647595 -0.001993 -0.578143 -2.227927 -2.172074 -1.782187 0.400538 3.113675 0.362067 -5.386051 2.959967 -0.742457 -2.494143 6.579564 -1.395700 -1.415393 -1.174331 6.114754 1.712381 1.062490
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 1.424483 -2.750534 -0.222647 -0.192731 0.716330 3.382719 -0.044189 0.219016 0.408705 -2.487581 1.401877 1.112769 3.799902 -1.262732 0.712990 0.225966 2.947380 -1.121170 2.060657 0.350702
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_ch_sel/always_7/stmt_1/expr_1 -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_sel/input_nd_i 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
assert_wb_dma_ch_sel/input_req_i -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_rf/reg_ch_rl -1.597552 -2.959769 -1.078067 1.421882 1.254921 0.426073 2.023617 0.001539 0.063331 -2.340120 -1.217802 -0.313406 3.730964 -2.111536 1.943970 -0.218373 1.320717 4.045776 -2.052333 1.264944
wb_dma_de/reg_paused 1.279943 -0.676872 -0.096921 0.330758 3.469024 1.511046 0.482737 -1.512969 1.013368 -2.422260 0.353182 0.615460 2.967985 -1.365379 -0.210883 -1.574504 0.564661 1.161254 1.167707 -1.573262
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma_wb_if/wire_mast_drdy 1.427070 -0.085788 -2.157685 0.925960 1.470531 -1.623622 -0.273189 -1.575464 2.951952 3.835124 -2.721961 0.915342 -0.424188 2.754436 -2.282449 -6.049451 -1.972659 1.527304 2.553852 -0.077510
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.495618 -3.278512 -2.349544 4.384100 0.177641 -0.528984 0.777493 -1.245068 0.044481 -0.906936 -0.930499 0.448836 0.177279 0.221305 2.057780 -0.588721 0.497424 2.404921 1.520259 2.664343
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_sel/assign_100_valid/expr_1 0.259987 -1.833139 -1.987662 5.012446 0.275038 -3.112810 -1.773573 1.623552 -0.802461 0.962507 -2.251389 -0.152884 0.858442 3.272936 0.823627 -1.155512 3.392270 -0.417648 -2.901249 1.201898
wb_dma_wb_if/inst_u1 2.682112 1.696368 0.468082 1.070325 -1.164829 -0.098394 -3.537840 -0.311930 -1.567832 1.597393 -2.629509 0.229079 -1.956831 2.320351 1.849078 -0.040722 -0.086526 -4.101180 1.055594 -0.570706
wb_dma_wb_if/inst_u0 2.241416 3.188980 -1.257808 0.631657 2.297056 -3.128468 0.650527 -2.910928 -0.064092 2.014118 -0.521369 0.708956 -4.041992 -0.170833 0.774852 -4.990143 -1.621422 1.709020 2.454782 1.718089
wb_dma_ch_sel -0.152100 1.854134 -2.561994 -0.396467 -2.003021 -2.364979 -0.646706 1.589380 -1.049505 0.412743 -1.313792 2.329217 1.270954 1.044263 -1.936492 -0.717551 4.044083 1.629166 -0.631368 2.220051
wb_dma_rf/input_de_csr_we 0.704214 1.977119 -2.966969 -1.259703 -0.385486 -3.690554 1.735040 -0.533629 1.162458 -0.286612 1.743857 0.507357 -4.456080 1.875760 -0.103826 -0.541244 -2.889163 5.039741 3.469148 0.406007
wb_dma_rf/wire_ch0_adr0 2.029332 -2.605575 -0.594226 2.923795 0.857264 0.080082 2.177893 1.382357 0.044574 -4.699804 1.280019 -1.407818 3.460747 3.122802 2.539094 -1.729147 0.843513 3.004107 -2.619358 -0.217282
wb_dma_rf/wire_ch0_adr1 0.833271 -2.030092 1.096238 1.466483 2.748871 0.640206 -0.531351 1.700552 0.869076 -0.485886 -1.898816 -1.623014 -1.644888 -0.906723 2.415274 0.526769 -2.694331 -1.570113 0.081791 -0.992077
wb_dma_de/always_9/stmt_1/expr_1 -0.979055 0.728849 -2.833656 0.071063 2.369458 -1.890458 3.880842 2.390390 2.149159 0.675163 0.947056 1.971084 -0.339070 -2.648513 -0.683254 1.983285 0.877762 1.648292 -1.023317 -2.909333
wb_dma_ch_sel/always_42/case_1/cond -1.830247 0.299157 -1.193130 -0.481178 -2.637164 1.055337 0.244330 -1.908099 -0.540505 -1.336464 -1.759160 1.377433 0.896795 -1.625447 -0.567383 -0.282244 -0.315303 4.133032 2.569875 3.441303
wb_dma_wb_slv/input_wb_cyc_i 3.431253 2.120265 -3.528901 0.652897 -0.199162 -1.392464 5.534666 -2.850723 -1.155963 2.188761 0.047064 2.095040 -1.763910 -1.086079 4.981416 0.045669 -2.516097 -1.112683 0.304704 -2.711198
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_de/reg_tsz_cnt -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_ch_sel/reg_ndr 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_de/assign_83_wr_ack/expr_1 -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma_de/reg_de_txsz_we 0.136386 0.460896 -2.575859 -1.755883 2.893462 -1.732983 2.829740 1.380327 1.684121 -0.274132 -0.798678 0.971904 -2.155652 -2.378679 0.571207 1.459929 -0.830406 3.362780 0.624170 -1.982885
wb_dma_ch_rf/reg_pointer_sr -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 1.326279 2.953043 -1.208211 0.535497 -1.896289 -1.518847 -0.133933 5.535306 0.915916 -1.826882 0.846984 1.791424 -2.726388 3.906693 -4.196773 2.026705 1.192635 -0.448461 -0.294001 -2.100243
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/always_43/case_1/cond -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_ch_rf/reg_ch_adr0_r 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_ch_pri_enc/input_valid 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_pri_enc/reg_pri_out1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 0.796873 -1.225153 -0.899607 2.424271 3.007351 -0.641692 -1.332916 -3.186272 2.550032 0.849051 1.815288 -1.336731 0.575478 1.374175 0.987363 -3.229911 -0.884003 1.665444 2.022696 -2.329595
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -0.970950 -0.744068 -0.075011 0.641973 -0.552500 1.625722 -1.378653 -2.770297 0.746103 -2.837905 2.559858 -0.608558 1.421248 -0.016521 0.699976 0.376125 -0.282636 3.012620 3.554189 0.297094
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.199377 -1.463683 0.616457 2.880538 -1.860615 2.291184 -2.417531 -0.312515 0.396087 0.404739 -2.539758 0.248421 -2.644225 1.516689 -1.227663 0.938297 -1.708695 -2.394318 3.463707 1.376390
wb_dma_ch_sel/input_req_i -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_rf/assign_4_dma_abort/expr_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/always_1/case_1/stmt_8 -0.900424 -3.192186 0.488572 0.691743 1.643232 0.425016 1.064166 1.381629 -0.001632 -2.681098 2.324244 -0.316762 0.968169 1.343471 -1.208738 1.312240 1.688678 0.083447 -1.147970 0.191441
wb_dma_ch_rf/wire_ptr_inv -1.670098 -1.672843 -1.677543 2.662148 -0.702005 0.279331 -0.874674 0.661815 2.116811 0.214218 1.287694 0.976487 -2.836083 0.629173 -1.922113 2.812862 0.093857 -0.080970 3.841643 -0.197367
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 3.296257 1.243422 0.108716 -0.050253 1.819246 0.847218 1.363809 1.321670 0.423108 -2.069049 -2.614211 0.631705 -0.581451 0.784161 -0.122861 -1.662553 -2.233449 -0.779549 1.113919 -0.627116
wb_dma_ch_sel/assign_138_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_rf/always_1/case_1/stmt_1 1.279943 -0.676872 -0.096921 0.330758 3.469024 1.511046 0.482737 -1.512969 1.013368 -2.422260 0.353182 0.615460 2.967985 -1.365379 -0.210883 -1.574504 0.564661 1.161254 1.167707 -1.573262
wb_dma_rf/always_1/case_1/stmt_6 3.130055 -4.087290 -1.277072 -0.006708 0.638606 2.302111 3.234625 2.621450 1.109926 -1.205087 2.075206 -0.125186 2.322799 0.877400 3.543203 1.206103 0.322467 -3.335340 0.672704 -0.929885
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_sel/always_43/case_1 -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_ch_sel/assign_9_pri2 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_pri_enc_sub/always_1/case_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_rf/always_2/if_1 1.318377 -0.927077 -0.153219 -2.627369 1.066292 -0.563738 0.486307 0.257034 -1.881943 -3.389408 -2.493310 1.201869 1.955757 -0.041691 -1.314835 -2.416340 -0.145320 1.825788 1.822265 5.410285
wb_dma/wire_dma_abort 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_wb_if/input_wb_stb_i 3.552808 -2.062013 -1.731082 1.376530 2.911722 -0.722167 3.408924 1.834804 -0.351770 -2.132513 -2.063082 0.345026 0.696393 0.564444 3.208190 -1.563933 -0.105876 0.435733 -1.131629 0.560826
wb_dma_rf/input_de_txsz -1.531641 0.566082 -3.313971 0.340239 1.138963 -2.173120 3.098038 2.116485 2.222586 0.815611 0.782450 2.114359 -1.233525 -1.665629 -1.535715 1.940675 0.807379 2.498761 0.269545 -1.671755
wb_dma_ch_pri_enc/wire_pri3_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/wire_gnt_p1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/wire_gnt_p0 -1.139094 0.469150 -2.661327 4.805791 -2.570981 -3.712457 -1.302669 -0.967928 -1.149256 1.163111 0.842902 0.277565 -4.508595 2.479460 0.557327 1.971836 0.111612 0.229921 1.679559 2.315099
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 1.279943 -0.676872 -0.096921 0.330758 3.469024 1.511046 0.482737 -1.512969 1.013368 -2.422260 0.353182 0.615460 2.967985 -1.365379 -0.210883 -1.574504 0.564661 1.161254 1.167707 -1.573262
wb_dma/input_wb0_err_i 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/always_44/case_1/stmt_4 0.046990 -3.563073 -0.394612 3.793849 -2.470523 2.178601 0.747492 -1.446312 0.016824 -1.154069 2.990596 -0.147529 0.771800 1.573408 1.547633 0.571085 0.061895 -0.841942 1.956459 1.589526
wb_dma_ch_sel/always_44/case_1/stmt_1 0.572447 -1.725389 -0.121889 3.267138 2.491255 -0.863783 1.094249 -1.224508 -1.654091 -3.498527 0.051554 -1.560374 1.747769 0.750736 3.083162 -0.268835 0.237095 0.661850 -1.802846 1.360596
wb_dma_wb_mast/wire_wb_data_o 1.054629 2.067253 -0.948851 -0.408534 2.484756 -1.438211 0.971356 0.040504 2.058010 -1.169918 2.244872 -0.384881 -2.701440 -0.296466 0.440874 0.543588 -2.305735 2.549425 1.382697 -3.780790
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.714941 1.661871 -1.846075 -0.784793 0.628760 0.040237 1.402943 3.981479 2.734989 0.425471 0.836661 2.914264 -1.694166 -1.514314 -3.748439 2.820624 1.486121 -0.578158 1.763005 -2.365383
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_sel/always_38/case_1/cond -1.348167 1.714050 -1.127703 2.738263 0.588297 -1.197449 -0.158993 2.131861 -0.206446 -0.868686 -4.543214 1.938682 0.711087 -1.438437 -1.543132 0.114406 1.197593 1.542595 -1.341941 0.598319
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -1.574553 0.614099 -0.098654 1.736415 3.510652 -1.066042 -1.975369 -2.103726 1.241055 0.140582 -2.961725 -0.896096 -1.738487 -2.282639 0.785946 -0.019327 -2.110955 3.252328 0.741304 -2.109259
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -1.531641 0.566082 -3.313971 0.340239 1.138963 -2.173120 3.098038 2.116485 2.222586 0.815611 0.782450 2.114359 -1.233525 -1.665629 -1.535715 1.940675 0.807379 2.498761 0.269545 -1.671755
wb_dma_de/assign_4_use_ed 2.647595 -0.001993 -0.578143 -2.227927 -2.172074 -1.782187 0.400538 3.113675 0.362067 -5.386051 2.959967 -0.742457 -2.494143 6.579564 -1.395700 -1.415393 -1.174331 6.114754 1.712381 1.062490
assert_wb_dma_wb_if/assert_a_wb_stb -0.397076 -0.559389 -0.155716 0.814216 -0.389706 2.221185 1.490414 -1.483808 1.537849 -1.095788 1.797355 0.337490 0.461432 -0.197020 -1.044972 1.887938 -2.875358 -0.858895 2.317658 -2.925071
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -0.443654 -1.155946 -3.404521 1.353592 0.903749 -1.079798 2.755907 3.610056 1.914316 -0.795068 -0.657407 2.517972 -0.385007 -0.421413 -1.707538 1.722257 1.707068 1.582264 0.897331 -0.087906
wb_dma_ch_sel/assign_132_req_p0 0.075069 -3.101075 -4.013536 1.396189 -0.562950 -3.224135 1.232909 2.822399 0.327141 3.200808 -2.066391 0.902880 -2.859513 2.261684 0.153370 1.270172 1.800882 -0.971950 0.186293 2.704010
wb_dma_ch_rf/always_25/if_1 -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma_de/wire_rd_ack -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma/wire_slv0_adr 5.246449 1.896080 1.037680 -3.194881 1.003504 0.897244 -0.671053 2.951264 -2.913383 -5.860601 -3.860700 -1.515378 0.069690 0.900120 3.633231 1.541359 -1.135569 -0.298977 -1.974383 -1.093540
wb_dma_wb_slv/input_wb_stb_i 3.552808 -2.062013 -1.731082 1.376530 2.911722 -0.722167 3.408924 1.834804 -0.351770 -2.132513 -2.063082 0.345026 0.696393 0.564444 3.208190 -1.563933 -0.105876 0.435733 -1.131629 0.560826
wb_dma_ch_sel/assign_96_valid/expr_1 -0.130001 1.850935 -0.953206 2.529482 1.514554 -3.830642 -0.188532 2.801374 0.392796 -2.421445 -2.584194 -0.668816 3.525942 3.014908 -0.562109 -4.933568 0.295166 1.517537 -0.028534 4.675062
wb_dma_ch_sel/always_4/stmt_1 -1.348167 1.714050 -1.127703 2.738263 0.588297 -1.197449 -0.158993 2.131861 -0.206446 -0.868686 -4.543214 1.938682 0.711087 -1.438437 -1.543132 0.114406 1.197593 1.542595 -1.341941 0.598319
wb_dma_rf/wire_pointer2_s -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_de/reg_chunk_dec 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_de/reg_chunk_cnt_is_0_r -0.772176 -1.261671 -3.171242 1.219443 1.333694 -1.372322 1.294726 2.798809 1.627942 -1.375978 -2.444346 1.966588 -1.063502 -0.463184 -1.625764 1.172979 0.956663 3.244899 1.655765 0.888521
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma/wire_wb0_cyc_o 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 1.603902 2.382280 -1.692991 2.618626 -3.805556 -0.490849 -3.531512 -2.037682 -1.676750 0.789760 0.634899 0.991729 -3.216704 2.664099 1.059433 -0.421639 2.772777 -0.255878 3.077560 1.436785
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.060472 -1.110849 -3.480763 0.035816 -3.271383 -2.657023 -0.001172 0.440621 -1.595791 2.702751 -2.852695 1.189920 -3.510171 2.848184 0.629803 -0.175503 0.819193 0.107234 1.702646 4.866837
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_rf/reg_ch_adr1_r -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma/input_wb0_cyc_i 3.926851 2.334917 -2.443441 0.565821 1.907867 -0.840287 3.892425 -0.563398 -0.056867 0.984864 1.995293 0.586880 -4.292691 -1.378279 6.377491 -0.602816 1.295622 1.303428 0.656690 -1.222494
wb_dma_ch_sel/always_8/stmt_1 -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -2.093760 0.152958 -1.095771 0.718989 -0.180768 -0.764741 -1.033036 -2.753960 0.969722 -0.381963 -0.050224 -0.291941 -1.924072 -0.745434 -0.002171 0.338757 -1.973851 4.456542 3.188834 0.640161
wb_dma_wb_slv 2.682112 1.696368 0.468082 1.070325 -1.164829 -0.098394 -3.537840 -0.311930 -1.567832 1.597393 -2.629509 0.229079 -1.956831 2.320351 1.849078 -0.040722 -0.086526 -4.101180 1.055594 -0.570706
wb_dma_de/inst_u0 -0.655238 -0.628710 0.378879 6.663956 -2.350251 1.751137 0.179645 -0.181792 0.902521 -2.931982 2.459805 -0.865754 2.484043 2.285203 0.613145 0.520355 -0.284162 0.361319 -0.580958 -1.424280
wb_dma_de/inst_u1 -0.173941 1.249211 -0.380868 4.614183 2.393513 -0.678205 0.063379 1.075052 1.489326 -0.376199 1.940489 0.159865 -0.820503 -0.076071 -0.627237 2.531178 0.159646 -3.590527 0.029201 -3.567893
wb_dma_pri_enc_sub/input_pri_in 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 0.136386 0.460896 -2.575859 -1.755883 2.893462 -1.732983 2.829740 1.380327 1.684121 -0.274132 -0.798678 0.971904 -2.155652 -2.378679 0.571207 1.459929 -0.830406 3.362780 0.624170 -1.982885
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/assign_101_valid/expr_1 0.259987 -1.833139 -1.987662 5.012446 0.275038 -3.112810 -1.773573 1.623552 -0.802461 0.962507 -2.251389 -0.152884 0.858442 3.272936 0.823627 -1.155512 3.392270 -0.417648 -2.901249 1.201898
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.113053 4.110339 0.324467 4.430079 0.684163 -1.313936 -1.666540 -2.020643 -1.606402 -2.309917 -3.239140 1.241209 -1.095762 -0.771598 -0.210298 -1.759696 -1.871388 1.071829 1.785889 1.614367
wb_dma_ch_sel/always_46/case_1 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_rf/assign_11_ch_csr_we 2.718589 2.079130 -3.077780 2.261758 -2.714607 -3.696246 -0.344271 1.852377 -1.797905 1.949439 -0.747145 1.394428 -3.190700 4.107771 1.108443 -0.333084 2.175273 -1.605774 -0.478968 1.072373
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -3.309089 0.114771 -1.834546 -0.570345 1.109754 -0.189723 1.074475 0.514421 2.849953 -0.132588 0.769958 1.227635 -0.955278 -3.136170 -2.203132 2.726866 -0.102576 3.953713 1.836006 -2.001479
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma/wire_de_adr0_we 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_wb_slv/wire_rf_sel 3.108822 -3.538456 -1.966893 -1.675388 0.768708 1.348799 5.537322 -0.257487 -0.943606 0.201091 0.369169 2.344377 0.495507 -1.678877 2.786613 -2.389083 1.980210 -0.441265 1.287246 3.847574
assert_wb_dma_wb_if -0.397076 -0.559389 -0.155716 0.814216 -0.389706 2.221185 1.490414 -1.483808 1.537849 -1.095788 1.797355 0.337490 0.461432 -0.197020 -1.044972 1.887938 -2.875358 -0.858895 2.317658 -2.925071
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_sel/assign_120_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma/wire_wb1s_data_o 1.054629 2.067253 -0.948851 -0.408534 2.484756 -1.438211 0.971356 0.040504 2.058010 -1.169918 2.244872 -0.384881 -2.701440 -0.296466 0.440874 0.543588 -2.305735 2.549425 1.382697 -3.780790
wb_dma_de/wire_adr0_cnt_next1 -0.655238 -0.628710 0.378879 6.663956 -2.350251 1.751137 0.179645 -0.181792 0.902521 -2.931982 2.459805 -0.865754 2.484043 2.285203 0.613145 0.520355 -0.284162 0.361319 -0.580958 -1.424280
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma/wire_pt0_sel_o 1.574607 2.707223 -1.664041 2.180234 2.326227 -2.870567 1.694044 -0.555993 1.267319 -0.677442 2.898627 -0.735954 -3.714668 0.454329 1.843389 0.866456 -2.535106 1.186324 0.695210 -3.386687
wb_dma/wire_pt0_sel_i 0.020492 0.771537 0.486549 -0.223304 -0.540235 2.856910 0.902852 -0.294664 1.618846 -1.352729 -0.439341 1.041992 0.980408 -0.505000 -2.294796 1.423436 -3.450197 -1.509609 2.574084 -2.669166
wb_dma_ch_rf/always_11 2.272480 -0.155422 -2.284891 2.006473 -0.003166 0.737320 2.951518 3.529005 1.363891 -0.474961 -1.463827 3.381611 -1.472152 0.943531 -2.013203 0.535932 -0.057285 -2.738269 2.756672 0.364973
wb_dma_ch_rf/always_10 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_rf/always_17 -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_ch_rf/always_19 -1.224190 -1.112131 -0.651866 -0.651761 1.443143 1.058579 2.105203 1.913235 1.835797 -1.748442 0.389836 0.563913 1.848773 -1.870486 -0.993676 1.489498 0.604414 1.994691 -0.497288 -1.574215
wb_dma_ch_rf/input_de_csr_we 0.704214 1.977119 -2.966969 -1.259703 -0.385486 -3.690554 1.735040 -0.533629 1.162458 -0.286612 1.743857 0.507357 -4.456080 1.875760 -0.103826 -0.541244 -2.889163 5.039741 3.469148 0.406007
wb_dma_ch_sel/assign_147_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 2.227979 -1.342165 -1.295655 0.416837 1.855646 -0.015811 2.962883 2.355779 0.750238 -1.175890 -0.349843 0.788637 -0.264214 0.429899 0.851942 0.224277 -0.194256 -0.706840 -0.007183 -0.662360
wb_dma_wb_if/wire_slv_dout 5.607130 -0.575361 -0.922261 -1.306232 5.042381 -3.205958 -0.978970 -0.919136 -1.686560 -1.846032 -3.240860 -2.538547 0.462396 1.974845 5.705959 -3.481058 -1.536991 0.990658 -1.180540 -0.102701
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.301590 1.936883 -1.412407 -0.840334 3.199682 -0.841897 0.648979 0.612882 0.071931 -0.797999 -4.162024 2.476333 1.017377 -2.012354 -1.591954 -1.888872 0.974193 1.597889 0.259571 -0.210149
wb_dma/wire_pointer -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_de/assign_75_mast1_dout/expr_1 1.054629 2.067253 -0.948851 -0.408534 2.484756 -1.438211 0.971356 0.040504 2.058010 -1.169918 2.244872 -0.384881 -2.701440 -0.296466 0.440874 0.543588 -2.305735 2.549425 1.382697 -3.780790
wb_dma/wire_ch3_csr -0.628963 3.771144 -1.916418 0.747942 -0.641703 -3.732846 1.838266 1.486574 0.226232 -0.205580 -3.167661 0.380916 0.213051 1.727965 -1.102816 -2.454114 -1.006621 5.159510 -2.949319 0.143597
wb_dma_ch_rf/assign_27_ptr_inv -1.670098 -1.672843 -1.677543 2.662148 -0.702005 0.279331 -0.874674 0.661815 2.116811 0.214218 1.287694 0.976487 -2.836083 0.629173 -1.922113 2.812862 0.093857 -0.080970 3.841643 -0.197367
wb_dma_ch_sel/input_ch6_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_de/input_mast0_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/assign_68_de_txsz/expr_1 -2.107395 0.535194 -2.506702 0.082684 3.333070 -2.362682 1.448580 2.056338 2.317060 1.461550 -0.819548 1.467370 -0.332415 -3.313537 -0.752219 1.751980 1.594295 2.531367 -1.217205 -3.033503
wb_dma/wire_ch2_csr -0.628963 3.771144 -1.916418 0.747942 -0.641703 -3.732846 1.838266 1.486574 0.226232 -0.205580 -3.167661 0.380916 0.213051 1.727965 -1.102816 -2.454114 -1.006621 5.159510 -2.949319 0.143597
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_rf/input_ndnr -1.071532 0.062434 -3.070263 2.844308 0.195107 -2.984336 -0.458736 0.659002 1.670848 1.550451 -0.308465 1.159955 -5.022976 1.129511 -1.341225 1.655020 -0.611715 1.575184 2.866832 -0.193967
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_de/always_19/stmt_1 0.904308 1.005882 -1.423466 6.884475 0.979192 -0.497293 1.637230 -1.735579 -1.374192 -1.808356 3.071902 2.173039 2.107370 -2.213428 2.694742 0.076436 1.758824 -3.044453 0.637697 0.313031
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.827585 -0.502437 -0.571514 -1.481836 2.472115 -0.317897 1.022055 1.948738 0.859068 -2.781199 -2.246845 -0.502735 0.322258 -0.492381 0.308998 -0.359354 -0.852889 3.309384 -0.374409 -0.373702
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.208587 2.545854 -0.200744 0.577415 1.047431 -1.123136 -2.643983 3.050445 1.114427 -5.317356 -0.074762 -1.965446 0.282004 2.056099 -1.462393 1.427533 -1.028397 0.745881 0.325758 -1.491060
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_de/assign_78_mast0_go/expr_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma/assign_6_pt1_sel_i 1.574607 2.707223 -1.664041 2.180234 2.326227 -2.870567 1.694044 -0.555993 1.267319 -0.677442 2.898627 -0.735954 -3.714668 0.454329 1.843389 0.866456 -2.535106 1.186324 0.695210 -3.386687
wb_dma/wire_mast1_adr 0.904308 1.005882 -1.423466 6.884475 0.979192 -0.497293 1.637230 -1.735579 -1.374192 -1.808356 3.071902 2.173039 2.107370 -2.213428 2.694742 0.076436 1.758824 -3.044453 0.637697 0.313031
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/input_dma_busy -0.701547 -3.000534 -1.346761 -1.849109 -1.692808 3.047425 1.456884 3.459409 1.465436 -1.385682 1.565927 1.245676 2.643039 -2.183010 0.672551 3.053294 3.177248 0.121331 1.229991 0.437330
wb_dma_de/reg_adr1_cnt -0.173941 1.249211 -0.380868 4.614183 2.393513 -0.678205 0.063379 1.075052 1.489326 -0.376199 1.940489 0.159865 -0.820503 -0.076071 -0.627237 2.531178 0.159646 -3.590527 0.029201 -3.567893
wb_dma_ch_sel/always_42/case_1/stmt_4 -2.093760 0.152958 -1.095771 0.718989 -0.180768 -0.764741 -1.033036 -2.753960 0.969722 -0.381963 -0.050224 -0.291941 -1.924072 -0.745434 -0.002171 0.338757 -1.973851 4.456542 3.188834 0.640161
wb_dma_ch_sel/always_42/case_1/stmt_2 -0.551681 1.551856 -0.111624 -0.273161 1.387652 0.937955 -0.304316 -0.787334 1.582879 -0.189471 -2.381617 1.099227 -2.584573 -2.104194 -1.737797 0.481606 -2.847905 1.207240 3.483365 -0.995290
wb_dma_ch_sel/always_42/case_1/stmt_3 -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_sel/always_42/case_1/stmt_1 0.704110 1.358947 -3.961782 -1.434738 -1.885660 -3.798810 5.735573 3.659839 0.429767 -0.328885 0.157186 1.041942 -1.427599 3.332634 -1.339933 0.508199 -0.198063 4.255297 -2.824513 0.345221
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.256266 -4.328234 1.546137 -0.157180 1.763548 2.511432 -0.512646 -2.204969 2.211195 -1.348428 1.757172 -2.674500 1.909425 1.109440 1.301426 0.453694 -2.371568 0.987578 1.192712 -1.978810
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 0.349961 -0.244687 -3.487540 1.759980 1.470433 -3.008437 1.932296 0.142935 -0.878505 -2.056128 1.075675 -1.310445 0.206927 -0.826031 3.854605 3.731738 1.119687 0.675832 -1.632859 -0.129975
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.613295 3.240118 -1.627838 0.442523 0.732748 -1.208918 -2.061831 2.084219 1.179768 -4.750000 -0.508170 -2.407543 0.920327 2.266602 -0.627636 2.375510 -1.075954 -0.397356 0.759127 -1.636056
wb_dma_ch_sel/always_3/stmt_1/expr_1 -1.071532 0.062434 -3.070263 2.844308 0.195107 -2.984336 -0.458736 0.659002 1.670848 1.550451 -0.308465 1.159955 -5.022976 1.129511 -1.341225 1.655020 -0.611715 1.575184 2.866832 -0.193967
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.651623 -0.351273 -2.790303 2.072428 1.112605 -1.659227 4.010653 3.017019 1.294656 0.480399 0.992906 1.487736 -1.758971 1.944731 0.234105 0.616536 -0.259684 -2.385282 0.164551 -1.348109
wb_dma/wire_txsz -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_de/always_14/stmt_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_wb_slv/reg_rf_ack 3.552808 -2.062013 -1.731082 1.376530 2.911722 -0.722167 3.408924 1.834804 -0.351770 -2.132513 -2.063082 0.345026 0.696393 0.564444 3.208190 -1.563933 -0.105876 0.435733 -1.131629 0.560826
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -1.348167 1.714050 -1.127703 2.738263 0.588297 -1.197449 -0.158993 2.131861 -0.206446 -0.868686 -4.543214 1.938682 0.711087 -1.438437 -1.543132 0.114406 1.197593 1.542595 -1.341941 0.598319
wb_dma/wire_de_csr_we 0.704214 1.977119 -2.966969 -1.259703 -0.385486 -3.690554 1.735040 -0.533629 1.162458 -0.286612 1.743857 0.507357 -4.456080 1.875760 -0.103826 -0.541244 -2.889163 5.039741 3.469148 0.406007
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_wb_slv/assign_1_rf_sel/expr_1 3.108822 -3.538456 -1.966893 -1.675388 0.768708 1.348799 5.537322 -0.257487 -0.943606 0.201091 0.369169 2.344377 0.495507 -1.678877 2.786613 -2.389083 1.980210 -0.441265 1.287246 3.847574
wb_dma/wire_ch1_txsz 0.976029 2.757017 1.265404 -0.268151 2.221260 1.645661 -0.336169 -1.378908 1.254676 -2.117365 -1.471046 -0.275729 -1.630809 -1.772283 -0.153968 -0.299876 -3.976980 1.241183 2.533582 -2.367818
wb_dma_rf/inst_u9 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u8 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u7 -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_rf/inst_u6 -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_rf/inst_u5 -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_rf/inst_u4 -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_rf/inst_u3 -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_rf/inst_u1 -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_rf/inst_u0 0.761086 1.639974 -1.293172 -0.142534 -0.259933 -2.453642 -0.766296 2.336956 -1.846016 -0.562286 -2.238435 1.043752 1.842981 1.318681 -0.709501 -0.469430 3.585912 0.385509 -3.083321 0.834358
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.326279 2.953043 -1.208211 0.535497 -1.896289 -1.518847 -0.133933 5.535306 0.915916 -1.826882 0.846984 1.791424 -2.726388 3.906693 -4.196773 2.026705 1.192635 -0.448461 -0.294001 -2.100243
wb_dma_inc30r/assign_2_out -0.860025 0.652332 0.041224 3.735489 2.304107 0.217382 1.611650 2.608618 2.254056 -1.423668 3.699721 0.227432 0.559363 0.771813 -2.369365 3.057467 1.521403 -3.151461 -1.095139 -4.095212
wb_dma/wire_mast1_din 1.054629 2.067253 -0.948851 -0.408534 2.484756 -1.438211 0.971356 0.040504 2.058010 -1.169918 2.244872 -0.384881 -2.701440 -0.296466 0.440874 0.543588 -2.305735 2.549425 1.382697 -3.780790
wb_dma_ch_sel/assign_2_pri0 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_rf/input_de_adr0_we 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_wb_mast/always_1/if_1/stmt_1 1.325676 1.019329 -0.766650 -0.716748 0.034484 -2.292716 0.750821 -3.043118 -1.578539 -2.233448 1.272456 -1.034757 -3.578389 -0.125521 2.804280 -1.423133 -3.373295 4.556443 2.310500 2.425448
wb_dma_ch_sel/always_48/case_1/cond 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_rf/input_wb_rf_we -0.080213 0.774207 -0.332727 1.953804 -2.700456 -3.431194 -2.833833 3.504049 -1.922930 2.137286 -2.580483 -0.139739 -3.402898 1.281917 2.134589 0.645198 0.150746 -2.198891 -1.052845 3.295744
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/assign_7_pt0_sel_i 0.020492 0.771537 0.486549 -0.223304 -0.540235 2.856910 0.902852 -0.294664 1.618846 -1.352729 -0.439341 1.041992 0.980408 -0.505000 -2.294796 1.423436 -3.450197 -1.509609 2.574084 -2.669166
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -1.670098 -1.672843 -1.677543 2.662148 -0.702005 0.279331 -0.874674 0.661815 2.116811 0.214218 1.287694 0.976487 -2.836083 0.629173 -1.922113 2.812862 0.093857 -0.080970 3.841643 -0.197367
wb_dma_wb_mast/wire_mast_pt_out 1.014900 -1.964794 0.762439 -1.170137 2.288554 2.997129 2.173334 -0.968292 1.645433 -0.283145 0.883782 0.112587 -0.972835 -1.960916 0.796394 -0.402272 -1.413973 -0.408188 2.601261 -0.642127
assert_wb_dma_ch_arb/input_state 2.394672 -1.772829 -2.963998 2.605744 1.422325 -0.847287 3.789353 3.916401 1.449176 -1.022236 -0.439941 2.076181 -0.878892 1.657577 -0.219443 0.477570 0.500675 -1.140319 0.698131 -0.219376
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_de/always_8/stmt_1/expr_1 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma/wire_ch0_csr 1.393258 7.172354 -1.821206 0.011328 -2.759429 -0.724785 1.413801 2.132050 -0.403171 -3.599458 -1.322010 2.163442 1.634604 -0.654433 -0.487505 0.326072 -0.282617 3.627076 -0.172541 -0.928324
wb_dma_de/assign_69_de_adr0/expr_1 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_wb_slv/wire_pt_sel 3.703621 4.243583 -2.067806 -1.511434 -0.317499 1.848497 4.511960 -0.483911 1.758718 1.475064 1.478564 2.364894 -2.144786 -0.773563 1.399788 0.982456 -2.337696 -2.486515 2.761987 -5.192482
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.363719 -0.063906 -0.953828 -0.952970 1.252735 -0.146025 0.178494 -1.531764 -1.081500 -3.169198 -1.364824 2.220286 2.563656 0.825712 -3.453532 -3.089517 1.262648 2.214608 2.565006 3.600560
wb_dma_ch_sel/wire_de_start -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_wb_mast/assign_3_mast_drdy 1.427070 -0.085788 -2.157685 0.925960 1.470531 -1.623622 -0.273189 -1.575464 2.951952 3.835124 -2.721961 0.915342 -0.424188 2.754436 -2.282449 -6.049451 -1.972659 1.527304 2.553852 -0.077510
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_de/always_5/stmt_1 -0.772176 -1.261671 -3.171242 1.219443 1.333694 -1.372322 1.294726 2.798809 1.627942 -1.375978 -2.444346 1.966588 -1.063502 -0.463184 -1.625764 1.172979 0.956663 3.244899 1.655765 0.888521
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_de/input_mast1_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/reg_mast0_adr 0.796873 -1.225153 -0.899607 2.424271 3.007351 -0.641692 -1.332916 -3.186272 2.550032 0.849051 1.815288 -1.336731 0.575478 1.374175 0.987363 -3.229911 -0.884003 1.665444 2.022696 -2.329595
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 0.317495 0.258525 -1.806795 2.931315 1.340230 -1.991376 1.137904 -3.357249 -0.011983 0.730792 -2.123796 -0.457047 -3.107415 -0.608140 2.862227 -1.416797 -3.440835 3.336465 1.035305 0.182770
wb_dma_ch_rf/assign_15_ch_am0_we 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_rf/inst_u2 -1.454221 1.312372 -1.406433 1.964967 -2.490968 -3.421430 -2.543379 0.397900 0.465910 2.397568 -1.670502 -0.427306 -1.929180 3.704358 -1.322552 -0.550073 -0.355225 1.813875 -0.247504 1.259446
wb_dma_ch_rf/always_17/if_1 -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_de/assign_71_de_csr -2.093760 0.152958 -1.095771 0.718989 -0.180768 -0.764741 -1.033036 -2.753960 0.969722 -0.381963 -0.050224 -0.291941 -1.924072 -0.745434 -0.002171 0.338757 -1.973851 4.456542 3.188834 0.640161
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/always_42/case_1 1.491366 3.007834 -2.792578 -2.866986 -3.126235 -2.164340 4.674528 2.625114 -0.179305 -1.903440 -0.171144 1.215572 -0.375714 3.451377 -1.498936 -0.505356 -1.225894 4.020703 -0.488030 1.708870
wb_dma_ch_sel/always_1/stmt_1/expr_1 -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_ch_sel/always_6/stmt_1 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_ch_rf/reg_ch_chk_sz_r 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_ch_sel/always_3/stmt_1 -1.071532 0.062434 -3.070263 2.844308 0.195107 -2.984336 -0.458736 0.659002 1.670848 1.550451 -0.308465 1.159955 -5.022976 1.129511 -1.341225 1.655020 -0.611715 1.575184 2.866832 -0.193967
wb_dma/wire_pointer2_s -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 1.590897 -2.494005 0.196753 -0.882178 1.236710 3.905958 2.087580 -1.236373 1.648304 -0.451653 3.131405 0.954200 -0.392556 -0.961260 -0.141611 -0.510434 1.217418 -0.932343 3.476142 -0.260574
wb_dma_ch_rf/input_de_txsz -1.531641 0.566082 -3.313971 0.340239 1.138963 -2.173120 3.098038 2.116485 2.222586 0.815611 0.782450 2.114359 -1.233525 -1.665629 -1.535715 1.940675 0.807379 2.498761 0.269545 -1.671755
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_wb_if/input_pt_sel_i 2.425403 4.598759 -1.173667 1.818020 0.471184 -1.054247 1.937087 -0.774753 1.188846 -1.124708 0.529130 1.115930 -0.776592 0.986638 -1.010546 0.450674 -5.457164 -1.918441 1.636466 -4.991757
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.146828 -0.292934 -1.781150 1.812707 2.629022 -1.983378 -1.745084 -3.003319 3.721425 3.166726 -0.843955 -0.961932 -1.530392 2.374295 -1.108780 -4.054404 -2.767124 2.849591 2.762301 -2.481935
wb_dma/wire_mast0_go 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/always_1/stmt_1 -1.597552 -2.959769 -1.078067 1.421882 1.254921 0.426073 2.023617 0.001539 0.063331 -2.340120 -1.217802 -0.313406 3.730964 -2.111536 1.943970 -0.218373 1.320717 4.045776 -2.052333 1.264944
wb_dma_ch_rf/always_10/if_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/assign_165_req_p1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -2.114174 0.443514 -2.044599 1.229064 1.051117 -0.965504 1.303324 -0.633058 2.641088 0.871028 0.985200 0.942417 -2.721334 -1.703374 -1.186277 1.808472 -1.662341 2.740380 2.494486 -2.003737
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_sel/always_2/stmt_1 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_sel/assign_115_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -1.137327 0.391610 0.916333 -1.161982 -2.246518 -0.238194 -2.278898 3.691315 0.410257 -3.036023 2.393629 1.977005 -2.296810 1.666189 -5.033863 0.585097 1.527462 3.522221 0.943705 -0.256779
wb_dma/wire_de_txsz -2.107395 0.535194 -2.506702 0.082684 3.333070 -2.362682 1.448580 2.056338 2.317060 1.461550 -0.819548 1.467370 -0.332415 -3.313537 -0.752219 1.751980 1.594295 2.531367 -1.217205 -3.033503
wb_dma_wb_slv/input_slv_pt_in 1.014900 -1.964794 0.762439 -1.170137 2.288554 2.997129 2.173334 -0.968292 1.645433 -0.283145 0.883782 0.112587 -0.972835 -1.960916 0.796394 -0.402272 -1.413973 -0.408188 2.601261 -0.642127
assert_wb_dma_ch_sel/input_ch0_csr -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -0.706014 0.693767 -0.786939 2.435669 3.933667 -1.622244 -3.364785 -2.614853 2.996355 1.810631 -2.140465 -1.147617 -0.853219 0.160552 -0.292183 -2.634535 -1.576880 3.132546 1.364596 -3.667224
wb_dma_ch_sel/assign_149_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_de/wire_adr0_cnt_next -0.655238 -0.628710 0.378879 6.663956 -2.350251 1.751137 0.179645 -0.181792 0.902521 -2.931982 2.459805 -0.865754 2.484043 2.285203 0.613145 0.520355 -0.284162 0.361319 -0.580958 -1.424280
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.163754 4.185861 -2.834141 0.776900 0.874093 -4.842645 -0.711382 2.103571 -1.377942 -0.123238 -1.794440 3.941211 -1.369611 1.186658 -4.141913 -1.352359 3.231301 0.725249 -0.287362 0.903969
wb_dma_ch_rf/always_23/if_1/block_1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_rf/wire_ch0_txsz -1.591123 -0.018575 -0.890286 -0.634917 3.777507 -2.933942 -0.111260 3.639591 1.481355 1.776472 -3.616544 -0.535481 -3.633816 -3.104244 1.117081 2.271464 -1.504510 1.379673 -1.512759 -1.940790
wb_dma_ch_sel/assign_134_req_p0/expr_1 0.075069 -3.101075 -4.013536 1.396189 -0.562950 -3.224135 1.232909 2.822399 0.327141 3.200808 -2.066391 0.902880 -2.859513 2.261684 0.153370 1.270172 1.800882 -0.971950 0.186293 2.704010
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -1.484823 -1.464291 0.706430 1.592989 1.753854 0.031904 -2.744268 -2.662509 -1.015219 -2.679710 -2.930206 -1.475572 1.429392 -1.720996 2.486391 -1.537479 -0.302530 4.411294 0.883575 2.731951
wb_dma_de/always_6/if_1/if_1 -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_ch_sel/assign_128_req_p0 1.504685 0.356147 -4.309769 1.324732 0.366894 -2.734181 4.523270 4.001953 1.791771 0.848051 0.189561 2.357092 -1.886801 1.741616 -1.276001 1.295545 0.385342 -0.777587 0.433790 -0.725859
wb_dma_de/assign_77_read_hold/expr_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_de/wire_de_adr0 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_de/wire_de_adr1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_wb_mast/always_4 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_wb_mast/always_1 1.325676 1.019329 -0.766650 -0.716748 0.034484 -2.292716 0.750821 -3.043118 -1.578539 -2.233448 1.272456 -1.034757 -3.578389 -0.125521 2.804280 -1.423133 -3.373295 4.556443 2.310500 2.425448
wb_dma_rf/wire_ch3_csr -0.628963 3.771144 -1.916418 0.747942 -0.641703 -3.732846 1.838266 1.486574 0.226232 -0.205580 -3.167661 0.380916 0.213051 1.727965 -1.102816 -2.454114 -1.006621 5.159510 -2.949319 0.143597
wb_dma_ch_rf/reg_ptr_valid -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_de/input_mast0_drdy 0.070839 -0.569395 -2.257653 -0.165633 -0.431412 0.601235 -0.255471 -1.382153 3.176509 2.732768 -2.410070 0.829027 2.441629 0.252270 -1.452515 -4.806640 -1.026132 3.068413 1.615825 -0.678603
wb_dma_rf/assign_6_csr_we/expr_1 0.041514 -1.607969 -0.304152 -2.759909 -0.948936 -0.396541 0.720838 1.853033 -1.612257 -2.114879 -2.883096 0.427792 -0.100720 -0.470848 0.499020 -0.503192 -0.506273 2.035225 1.371671 5.813017
wb_dma_wb_slv/always_5/stmt_1/expr_1 3.552808 -2.062013 -1.731082 1.376530 2.911722 -0.722167 3.408924 1.834804 -0.351770 -2.132513 -2.063082 0.345026 0.696393 0.564444 3.208190 -1.563933 -0.105876 0.435733 -1.131629 0.560826
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 0.136386 0.460896 -2.575859 -1.755883 2.893462 -1.732983 2.829740 1.380327 1.684121 -0.274132 -0.798678 0.971904 -2.155652 -2.378679 0.571207 1.459929 -0.830406 3.362780 0.624170 -1.982885
wb_dma/wire_ch5_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_ch_pri_enc/wire_pri10_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/assign_20_ch_done_we 0.648259 1.352458 -2.940086 0.980965 0.164211 -1.964278 1.278235 1.774492 0.173483 -0.154481 -3.613661 2.669431 -2.022353 -0.072886 -1.388669 -0.479502 0.067018 1.849130 1.660509 1.763588
wb_dma_wb_mast/input_wb_ack_i 1.280437 2.238307 -0.709356 -0.829201 1.464709 -1.834981 -0.332484 -3.284263 0.513499 2.363315 -1.500431 0.531675 -3.598944 -0.381475 0.419608 -5.465988 -1.927912 3.464721 3.122555 1.810852
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_rf/input_dma_rest -0.970950 -0.744068 -0.075011 0.641973 -0.552500 1.625722 -1.378653 -2.770297 0.746103 -2.837905 2.559858 -0.608558 1.421248 -0.016521 0.699976 0.376125 -0.282636 3.012620 3.554189 0.297094
wb_dma_ch_sel/always_5/stmt_1 -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_ch_sel/always_40/case_1 -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma/wire_de_csr -2.093760 0.152958 -1.095771 0.718989 -0.180768 -0.764741 -1.033036 -2.753960 0.969722 -0.381963 -0.050224 -0.291941 -1.924072 -0.745434 -0.002171 0.338757 -1.973851 4.456542 3.188834 0.640161
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.163754 4.185861 -2.834141 0.776900 0.874093 -4.842645 -0.711382 2.103571 -1.377942 -0.123238 -1.794440 3.941211 -1.369611 1.186658 -4.141913 -1.352359 3.231301 0.725249 -0.287362 0.903969
wb_dma_ch_sel/always_37/if_1/if_1 0.050802 -0.030807 -2.935732 0.712860 -4.101669 -1.381447 -0.568396 2.923456 -2.284723 0.809393 -2.947008 2.483438 -0.657345 0.901444 0.417305 1.572912 4.628175 -0.090245 -0.485480 4.019355
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_ch_rf/always_10/if_1/if_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/input_ch3_adr0 0.046990 -3.563073 -0.394612 3.793849 -2.470523 2.178601 0.747492 -1.446312 0.016824 -1.154069 2.990596 -0.147529 0.771800 1.573408 1.547633 0.571085 0.061895 -0.841942 1.956459 1.589526
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_de/wire_de_txsz -2.107395 0.535194 -2.506702 0.082684 3.333070 -2.362682 1.448580 2.056338 2.317060 1.461550 -0.819548 1.467370 -0.332415 -3.313537 -0.752219 1.751980 1.594295 2.531367 -1.217205 -3.033503
wb_dma_rf/input_de_adr1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_rf/input_de_adr0 -0.817895 -5.388285 -0.146626 1.639717 -1.895739 1.914634 0.714675 0.164463 0.258515 -1.242535 1.307749 0.165213 3.358971 1.754075 0.134992 -2.088644 2.284959 3.108043 -0.868654 2.251338
wb_dma_de/always_2/if_1 -0.672396 -3.049923 0.235990 4.998279 -1.479314 1.049574 -0.617757 0.065099 -0.865243 -3.465267 0.745254 -1.032716 3.231395 2.260175 1.397774 0.083529 1.878524 1.438788 -1.831506 1.274268
wb_dma_ch_sel/assign_102_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 3.465209 2.707223 -2.220780 3.209068 -2.563794 -2.139396 -1.079835 -0.849556 -2.071985 1.089426 -0.432089 0.363561 -3.158601 4.361879 2.634298 -1.051021 1.158671 -1.381813 0.649750 0.466301
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_wb_mast/assign_4_mast_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.317495 0.258525 -1.806795 2.931315 1.340230 -1.991376 1.137904 -3.357249 -0.011983 0.730792 -2.123796 -0.457047 -3.107415 -0.608140 2.862227 -1.416797 -3.440835 3.336465 1.035305 0.182770
wb_dma_ch_rf/always_2/if_1 -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma/input_wb1_err_i 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/assign_133_req_p0/expr_1 0.075069 -3.101075 -4.013536 1.396189 -0.562950 -3.224135 1.232909 2.822399 0.327141 3.200808 -2.066391 0.902880 -2.859513 2.261684 0.153370 1.270172 1.800882 -0.971950 0.186293 2.704010
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_ch_sel/assign_121_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/assign_4_pri1 -0.338001 -0.309168 -0.762219 0.546344 -0.002729 2.523148 1.108280 1.504124 2.059351 -0.865420 -1.058802 2.491120 -0.912625 -1.369757 -2.822397 1.532250 -0.778129 -0.831779 3.919203 -0.189497
wb_dma_de/always_2/if_1/cond -0.689542 -0.331871 -0.223393 6.751702 1.550270 0.177577 0.118423 -0.898326 -0.892702 -3.032834 -0.709476 0.546218 2.862867 -1.293986 1.439035 0.089326 1.113249 -0.487592 -0.790559 0.596038
wb_dma_ch_rf/reg_ch_csr_r 2.710490 2.493985 -1.032492 2.198466 -1.124839 -0.408341 -3.904548 -3.045530 -1.171584 -0.278984 0.689892 1.473361 -0.473807 2.865357 -0.841542 -2.354686 2.430516 -0.633035 3.148597 0.084939
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_wb_if/wire_slv_we 0.886932 1.337952 0.451156 2.693250 -3.291379 -2.092432 -3.351071 1.782221 -2.199998 0.968253 -1.770402 -1.175576 -3.262062 1.937672 3.938383 -0.122391 -1.249558 -2.233273 0.389890 3.574265
wb_dma_de/assign_70_de_adr1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_sel/always_38/case_1/stmt_4 -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_sel/reg_ch_sel_r 0.050802 -0.030807 -2.935732 0.712860 -4.101669 -1.381447 -0.568396 2.923456 -2.284723 0.809393 -2.947008 2.483438 -0.657345 0.901444 0.417305 1.572912 4.628175 -0.090245 -0.485480 4.019355
wb_dma_ch_sel/always_38/case_1/stmt_1 -1.389008 0.542375 -1.813647 2.024610 3.620082 -2.035978 -0.577954 -0.300150 -0.971138 -1.403729 -2.191391 1.874965 2.025892 -3.687000 -0.160120 1.167901 3.835669 2.243518 -1.626324 -0.494967
wb_dma_ch_sel/always_38/case_1/stmt_3 -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_sel/always_38/case_1/stmt_2 -0.551681 1.551856 -0.111624 -0.273161 1.387652 0.937955 -0.304316 -0.787334 1.582879 -0.189471 -2.381617 1.099227 -2.584573 -2.104194 -1.737797 0.481606 -2.847905 1.207240 3.483365 -0.995290
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_pri_enc/wire_pri30_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/reg_ch_sel_d 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_ch_rf/assign_14_ch_adr0_we 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_rf/wire_ch1_csr -0.628963 3.771144 -1.916418 0.747942 -0.641703 -3.732846 1.838266 1.486574 0.226232 -0.205580 -3.167661 0.380916 0.213051 1.727965 -1.102816 -2.454114 -1.006621 5.159510 -2.949319 0.143597
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.578202 -0.393691 1.065194 5.184886 3.221332 -0.411955 -3.613398 0.270318 1.139565 -3.700055 -0.335342 -3.377252 -0.273156 3.037424 0.093811 2.787946 -0.192680 -0.446795 -1.143661 -3.794737
wb_dma_rf/wire_pause_req 1.296629 -0.858177 -1.000119 -2.578372 -1.126552 1.534382 -0.309887 0.575412 -1.499217 -2.407165 -1.788842 2.330234 2.290595 -1.086355 -0.571077 -0.826157 2.508642 0.790318 2.976023 4.479532
wb_dma_ch_sel/assign_95_valid 0.261629 1.039232 -1.916217 3.048198 1.156231 -3.013799 -0.360014 3.890986 1.065825 0.633606 -5.367973 0.959366 1.794424 2.401035 -1.250235 -3.639102 1.855830 2.368405 -3.443736 -0.211949
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -1.670098 -1.672843 -1.677543 2.662148 -0.702005 0.279331 -0.874674 0.661815 2.116811 0.214218 1.287694 0.976487 -2.836083 0.629173 -1.922113 2.812862 0.093857 -0.080970 3.841643 -0.197367
wb_dma_ch_rf/reg_ch_stop 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/assign_146_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_de/input_dma_abort 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/input_adr0 0.850980 -4.625795 0.135836 3.078245 0.459326 0.227361 -0.829598 -2.281464 -2.176121 -1.683543 -0.361665 -1.923781 0.410734 2.269351 3.228780 -0.422392 0.474917 -0.131778 -0.638566 2.750640
wb_dma_ch_arb/reg_next_state 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_wb_mast/input_wb_err_i 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_wb_if/wire_wbs_data_o 1.054629 2.067253 -0.948851 -0.408534 2.484756 -1.438211 0.971356 0.040504 2.058010 -1.169918 2.244872 -0.384881 -2.701440 -0.296466 0.440874 0.543588 -2.305735 2.549425 1.382697 -3.780790
wb_dma_de/assign_73_dma_busy -1.547047 -3.995242 -1.469602 -2.562904 -2.021490 3.395663 -1.049344 2.085714 0.847896 -0.366430 -0.923447 1.300182 1.483348 -3.465302 1.445726 3.135684 3.807502 1.642899 2.644989 1.866990
wb_dma_de/always_22/if_1 1.357938 3.909425 -2.872992 -1.660739 -0.269855 -2.944638 -1.508732 2.965404 -0.930638 0.070998 -1.995475 4.098248 0.119058 -0.321939 -3.019371 -0.957994 4.571382 0.429388 1.025176 1.454034
wb_dma_rf/wire_ch2_csr -0.628963 3.771144 -1.916418 0.747942 -0.641703 -3.732846 1.838266 1.486574 0.226232 -0.205580 -3.167661 0.380916 0.213051 1.727965 -1.102816 -2.454114 -1.006621 5.159510 -2.949319 0.143597
wb_dma_de/input_de_start -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_pri_enc_sub/always_3/if_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.604277 -0.984714 -1.189998 -0.657108 2.007315 0.231555 3.307550 2.678421 1.212788 -1.624296 -0.187516 0.749325 1.276341 -1.137707 0.184241 0.885080 0.499183 1.040985 -1.181561 -1.377519
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_sel/assign_132_req_p0/expr_1 0.075069 -3.101075 -4.013536 1.396189 -0.562950 -3.224135 1.232909 2.822399 0.327141 3.200808 -2.066391 0.902880 -2.859513 2.261684 0.153370 1.270172 1.800882 -0.971950 0.186293 2.704010
wb_dma_ch_rf/always_25/if_1/if_1 -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma_ch_sel/assign_98_valid/expr_1 0.259987 -1.833139 -1.987662 5.012446 0.275038 -3.112810 -1.773573 1.623552 -0.802461 0.962507 -2.251389 -0.152884 0.858442 3.272936 0.823627 -1.155512 3.392270 -0.417648 -2.901249 1.201898
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.942716 2.531780 -2.495753 1.948427 -1.173916 -1.904471 -1.779224 -0.354938 -1.103383 1.097725 -0.342495 3.056439 -0.548352 2.248355 -2.354973 -1.653434 4.186226 -0.831973 0.987923 0.266213
wb_dma_ch_sel/reg_pointer -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_wb_if/input_wb_err_i 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/input_de_csr -2.093760 0.152958 -1.095771 0.718989 -0.180768 -0.764741 -1.033036 -2.753960 0.969722 -0.381963 -0.050224 -0.291941 -1.924072 -0.745434 -0.002171 0.338757 -1.973851 4.456542 3.188834 0.640161
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/input_de_adr0_we 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_ch_sel/assign_161_req_p1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 2.710490 2.493985 -1.032492 2.198466 -1.124839 -0.408341 -3.904548 -3.045530 -1.171584 -0.278984 0.689892 1.473361 -0.473807 2.865357 -0.841542 -2.354686 2.430516 -0.633035 3.148597 0.084939
wb_dma_ch_sel/assign_129_req_p0 1.504685 0.356147 -4.309769 1.324732 0.366894 -2.734181 4.523270 4.001953 1.791771 0.848051 0.189561 2.357092 -1.886801 1.741616 -1.276001 1.295545 0.385342 -0.777587 0.433790 -0.725859
wb_dma_de/wire_de_ack -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_ch_arb -0.254639 0.668488 -2.977676 3.015673 -3.380607 -3.116388 -0.709644 1.013650 -1.434782 1.734995 -1.956347 1.602230 -3.568181 2.621914 -0.893967 1.043954 0.798005 -0.977368 1.550465 3.965283
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_pri_enc_sub/always_3/if_1/cond 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -1.670098 -1.672843 -1.677543 2.662148 -0.702005 0.279331 -0.874674 0.661815 2.116811 0.214218 1.287694 0.976487 -2.836083 0.629173 -1.922113 2.812862 0.093857 -0.080970 3.841643 -0.197367
wb_dma/wire_de_txsz_we 0.136386 0.460896 -2.575859 -1.755883 2.893462 -1.732983 2.829740 1.380327 1.684121 -0.274132 -0.798678 0.971904 -2.155652 -2.378679 0.571207 1.459929 -0.830406 3.362780 0.624170 -1.982885
wb_dma_ch_pri_enc/wire_pri16_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_rf/always_11/if_1/if_1/cond 2.272480 -0.155422 -2.284891 2.006473 -0.003166 0.737320 2.951518 3.529005 1.363891 -0.474961 -1.463827 3.381611 -1.472152 0.943531 -2.013203 0.535932 -0.057285 -2.738269 2.756672 0.364973
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_pri_enc/wire_pri7_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_wb_if/wire_mast_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -2.035839 -0.378306 -2.118311 -0.299029 2.874128 -2.745806 -1.895855 1.328526 1.852120 2.186632 -1.631325 0.389390 -2.972014 -1.726130 -0.858037 2.263621 1.440158 2.121641 0.390853 -2.068331
wb_dma_wb_if/input_wb_cyc_i 3.431253 2.120265 -3.528901 0.652897 -0.199162 -1.392464 5.534666 -2.850723 -1.155963 2.188761 0.047064 2.095040 -1.763910 -1.086079 4.981416 0.045669 -2.516097 -1.112683 0.304704 -2.711198
wb_dma_ch_sel/assign_97_valid 0.767214 -0.239408 -2.155078 4.051408 2.767278 -3.887648 0.101292 2.967074 0.893044 -0.739512 -3.088821 -0.102083 2.805061 3.033121 -0.088021 -3.919234 2.189482 2.445752 -3.471903 0.146656
wb_dma/wire_mast0_drdy 0.070839 -0.569395 -2.257653 -0.165633 -0.431412 0.601235 -0.255471 -1.382153 3.176509 2.732768 -2.410070 0.829027 2.441629 0.252270 -1.452515 -4.806640 -1.026132 3.068413 1.615825 -0.678603
wb_dma_ch_pri_enc/wire_pri8_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_wb_if/wire_pt_sel_o 2.425403 4.598759 -1.173667 1.818020 0.471184 -1.054247 1.937087 -0.774753 1.188846 -1.124708 0.529130 1.115930 -0.776592 0.986638 -1.010546 0.450674 -5.457164 -1.918441 1.636466 -4.991757
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_pri_enc/wire_pri22_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/assign_135_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/wire_gnt_p0_d -1.139094 0.469150 -2.661327 4.805791 -2.570981 -3.712457 -1.302669 -0.967928 -1.149256 1.163111 0.842902 0.277565 -4.508595 2.479460 0.557327 1.971836 0.111612 0.229921 1.679559 2.315099
wb_dma_de/assign_20_adr0_cnt_next 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.397076 -0.559389 -0.155716 0.814216 -0.389706 2.221185 1.490414 -1.483808 1.537849 -1.095788 1.797355 0.337490 0.461432 -0.197020 -1.044972 1.887938 -2.875358 -0.858895 2.317658 -2.925071
wb_dma_ch_sel/assign_153_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_de/assign_82_rd_ack/expr_1 -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.648259 1.352458 -2.940086 0.980965 0.164211 -1.964278 1.278235 1.774492 0.173483 -0.154481 -3.613661 2.669431 -2.022353 -0.072886 -1.388669 -0.479502 0.067018 1.849130 1.660509 1.763588
wb_dma_de/reg_de_csr_we 0.704214 1.977119 -2.966969 -1.259703 -0.385486 -3.690554 1.735040 -0.533629 1.162458 -0.286612 1.743857 0.507357 -4.456080 1.875760 -0.103826 -0.541244 -2.889163 5.039741 3.469148 0.406007
wb_dma/wire_wb0_ack_o 1.014900 -1.964794 0.762439 -1.170137 2.288554 2.997129 2.173334 -0.968292 1.645433 -0.283145 0.883782 0.112587 -0.972835 -1.960916 0.796394 -0.402272 -1.413973 -0.408188 2.601261 -0.642127
wb_dma_ch_sel/always_9/stmt_1/expr_1 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_pri_enc/wire_pri23_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/assign_103_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.597552 -2.959769 -1.078067 1.421882 1.254921 0.426073 2.023617 0.001539 0.063331 -2.340120 -1.217802 -0.313406 3.730964 -2.111536 1.943970 -0.218373 1.320717 4.045776 -2.052333 1.264944
wb_dma_rf/wire_ch1_txsz 0.976029 2.757017 1.265404 -0.268151 2.221260 1.645661 -0.336169 -1.378908 1.254676 -2.117365 -1.471046 -0.275729 -1.630809 -1.772283 -0.153968 -0.299876 -3.976980 1.241183 2.533582 -2.367818
wb_dma_de/always_23/block_1/stmt_13 -1.516520 1.659714 -0.657748 4.393147 2.366971 -0.861542 -1.375046 -1.590104 -0.425782 -2.774986 -2.329102 -0.660582 1.278830 -3.436911 3.181601 0.978978 0.597414 4.084740 -2.122523 -2.293578
wb_dma_de/always_23/block_1/stmt_14 -1.078060 -3.781915 -2.008367 -1.390304 -2.464952 -0.075929 -0.226302 4.723017 2.156173 -0.866732 2.503023 1.552867 0.666334 3.512640 -3.949100 0.867448 3.947029 3.309397 0.194957 0.293199
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 -0.624212 1.172555 -1.824095 0.037450 -0.307455 -0.486900 -0.145396 2.367805 1.371831 0.713396 -1.834830 2.402312 -2.678631 -0.421614 -3.116749 1.806828 0.368760 -0.136416 2.457822 -0.166732
wb_dma_ch_rf/assign_25_ch_adr0_dewe 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -0.772176 -1.261671 -3.171242 1.219443 1.333694 -1.372322 1.294726 2.798809 1.627942 -1.375978 -2.444346 1.966588 -1.063502 -0.463184 -1.625764 1.172979 0.956663 3.244899 1.655765 0.888521
wb_dma_ch_rf/input_ch_sel -0.347048 -0.314520 -3.254311 -2.896085 -3.248236 1.178353 -0.506033 -1.542510 -0.656534 -1.275506 -0.102639 0.693049 0.952711 -3.198769 5.712481 2.301745 1.857497 5.327103 3.496366 1.791867
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_pri_enc/wire_pri4_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/wire_ch_txsz_we -2.035839 -0.378306 -2.118311 -0.299029 2.874128 -2.745806 -1.895855 1.328526 1.852120 2.186632 -1.631325 0.389390 -2.972014 -1.726130 -0.858037 2.263621 1.440158 2.121641 0.390853 -2.068331
wb_dma_de/assign_70_de_adr1/expr_1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_sel/assign_116_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.680075 -1.595903 0.414325 2.973623 2.930943 -0.117913 -2.463493 -2.079613 -0.516701 -1.216538 -4.737818 -1.234483 0.740757 -1.454073 2.384599 -1.620014 -0.602882 2.765899 -0.310459 0.927182
wb_dma_ch_rf/always_22/if_1/if_1/cond 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_wb_mast/wire_wb_addr_o 2.004871 -0.711124 -1.741755 3.096509 1.190536 -0.991208 2.681973 0.208694 1.116598 0.209658 2.338300 -0.083449 -1.216744 1.794729 1.455045 0.377887 -1.149695 -2.140978 0.503890 -1.708738
wb_dma_ch_rf/reg_ch_csr_r2 2.272480 -0.155422 -2.284891 2.006473 -0.003166 0.737320 2.951518 3.529005 1.363891 -0.474961 -1.463827 3.381611 -1.472152 0.943531 -2.013203 0.535932 -0.057285 -2.738269 2.756672 0.364973
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma_ch_sel/assign_11_pri3 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_de 1.301309 1.878321 -2.450050 -0.062151 -1.409239 -2.672938 -1.488636 1.812529 -1.774561 0.353326 -1.980729 2.772417 -0.033560 1.030162 -1.329439 -1.351704 4.172122 0.340392 0.183940 2.813009
wb_dma_wb_slv/wire_wb_data_o 3.323394 -3.010854 -0.371193 1.278867 1.031034 3.394804 1.609989 0.924984 1.907583 -1.306912 3.501218 -0.747449 1.435876 1.643529 2.608945 1.343820 0.068472 -3.576984 1.402998 -3.679371
wb_dma_inc30r/always_1/stmt_1 -1.068284 -0.297469 -0.189161 4.892393 2.974049 -0.606376 0.439073 1.098182 1.594009 -1.095572 0.371943 -1.974169 0.124925 2.543604 -0.914560 3.550380 0.859871 -2.519375 -2.764843 -4.371367
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/assign_127_req_p0 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/assign_94_valid -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_ch_pri_enc/wire_pri12_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/always_20/if_1/block_1 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.372749 0.118503 -2.147789 2.078748 0.491673 -0.036092 0.647267 2.082084 0.956314 -0.992179 -3.675041 2.650201 -2.681474 0.587704 -1.872320 0.091505 -0.937248 -0.191093 3.808511 1.499067
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.224190 -1.112131 -0.651866 -0.651761 1.443143 1.058579 2.105203 1.913235 1.835797 -1.748442 0.389836 0.563913 1.848773 -1.870486 -0.993676 1.489498 0.604414 1.994691 -0.497288 -1.574215
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_wb_if/input_slv_din 3.323394 -3.010854 -0.371193 1.278867 1.031034 3.394804 1.609989 0.924984 1.907583 -1.306912 3.501218 -0.747449 1.435876 1.643529 2.608945 1.343820 0.068472 -3.576984 1.402998 -3.679371
wb_dma_ch_sel/assign_94_valid/expr_1 -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 1.948266 -0.191936 -1.164185 -1.933189 3.505336 -0.783952 1.986629 2.597891 0.888695 -3.012371 -2.903348 -0.087290 -0.369053 -0.708660 0.850100 -0.427880 -1.069207 3.361058 -0.296770 -0.732474
wb_dma_de/always_21 0.317495 0.258525 -1.806795 2.931315 1.340230 -1.991376 1.137904 -3.357249 -0.011983 0.730792 -2.123796 -0.457047 -3.107415 -0.608140 2.862227 -1.416797 -3.440835 3.336465 1.035305 0.182770
wb_dma_de/always_22 1.357938 3.909425 -2.872992 -1.660739 -0.269855 -2.944638 -1.508732 2.965404 -0.930638 0.070998 -1.995475 4.098248 0.119058 -0.321939 -3.019371 -0.957994 4.571382 0.429388 1.025176 1.454034
wb_dma_de/always_23 1.357938 3.909425 -2.872992 -1.660739 -0.269855 -2.944638 -1.508732 2.965404 -0.930638 0.070998 -1.995475 4.098248 0.119058 -0.321939 -3.019371 -0.957994 4.571382 0.429388 1.025176 1.454034
wb_dma_ch_pri_enc/wire_pri1_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_de/assign_78_mast0_go 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_de/wire_dma_done -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_rf/input_wb_rf_adr 5.246449 1.896080 1.037680 -3.194881 1.003504 0.897244 -0.671053 2.951264 -2.913383 -5.860601 -3.860700 -1.515378 0.069690 0.900120 3.633231 1.541359 -1.135569 -0.298977 -1.974383 -1.093540
wb_dma_wb_if 2.506806 0.935374 0.823084 0.532216 -0.782670 -0.806807 -2.938937 -0.814616 -2.469991 1.226967 -1.328196 0.143229 -2.728224 1.116368 1.706232 -1.062198 0.007972 -3.487571 1.051757 1.538845
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 0.704214 1.977119 -2.966969 -1.259703 -0.385486 -3.690554 1.735040 -0.533629 1.162458 -0.286612 1.743857 0.507357 -4.456080 1.875760 -0.103826 -0.541244 -2.889163 5.039741 3.469148 0.406007
wb_dma_ch_pri_enc/wire_pri25_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_wb_mast/reg_mast_cyc 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/input_wb_rf_we 0.329616 1.379765 -0.079775 3.451102 -1.854837 -2.829042 -3.903238 2.378258 -1.337928 2.400414 -1.613079 -0.066533 -4.377489 2.421464 0.526309 1.083927 1.244934 -2.816380 -1.034625 0.556121
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_de/always_6/if_1 -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_wb_slv/always_4/stmt_1 5.607130 -0.575361 -0.922261 -1.306232 5.042381 -3.205958 -0.978970 -0.919136 -1.686560 -1.846032 -3.240860 -2.538547 0.462396 1.974845 5.705959 -3.481058 -1.536991 0.990658 -1.180540 -0.102701
wb_dma_de/assign_3_ptr_valid -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_wb_mast/input_pt_sel 3.421865 5.680238 -0.118739 2.359303 2.420219 -0.623672 1.176450 0.298018 1.613013 -2.268870 1.452893 0.224685 -2.538084 0.739949 -0.181837 -0.673786 -3.304831 -0.985309 1.761875 -3.897355
wb_dma_ch_pri_enc/wire_pri15_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_wb_slv/input_wb_we_i 5.200050 2.433492 -0.520176 -0.089734 -0.325969 0.893208 5.216118 1.639316 0.387088 -3.982699 -0.086131 1.376037 1.364899 1.971981 0.883883 -5.040433 -3.094028 2.319077 0.207557 0.120225
wb_dma_de/reg_tsz_cnt_is_0_r -1.531641 0.566082 -3.313971 0.340239 1.138963 -2.173120 3.098038 2.116485 2.222586 0.815611 0.782450 2.114359 -1.233525 -1.665629 -1.535715 1.940675 0.807379 2.498761 0.269545 -1.671755
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -0.036149 2.004775 0.640050 -1.484630 -1.262663 0.301097 -1.028719 6.268060 1.607991 -3.804732 0.161420 1.768268 -1.031457 2.080221 -5.397646 0.979596 1.199129 2.879184 -0.634284 -2.555164
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/wire_mast1_drdy 1.658417 0.575973 0.700772 0.708633 0.274518 1.371010 0.968813 1.525500 0.291788 -1.036649 -1.829271 1.028440 0.184992 0.805786 -1.452905 -1.077663 -1.330205 -2.104613 0.786921 0.293185
wb_dma_ch_rf/wire_ch_csr_we 2.718589 2.079130 -3.077780 2.261758 -2.714607 -3.696246 -0.344271 1.852377 -1.797905 1.949439 -0.747145 1.394428 -3.190700 4.107771 1.108443 -0.333084 2.175273 -1.605774 -0.478968 1.072373
wb_dma_ch_pri_enc/inst_u9 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/assign_8_ch_csr 1.533538 1.738617 -3.056178 0.520222 -2.460470 -2.632123 0.317342 2.308140 -1.120814 0.747027 0.211839 2.048071 0.937109 2.786744 -0.654448 -0.838963 4.364641 0.019447 -1.297623 1.414822
wb_dma_ch_rf/wire_this_ptr_set -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_ch_pri_enc/inst_u5 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u4 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u7 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u6 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u0 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u3 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u2 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/wire_de_start -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.504685 0.356147 -4.309769 1.324732 0.366894 -2.734181 4.523270 4.001953 1.791771 0.848051 0.189561 2.357092 -1.886801 1.741616 -1.276001 1.295545 0.385342 -0.777587 0.433790 -0.725859
wb_dma_rf/wire_ch_stop 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_rf/input_de_adr0 -0.817895 -5.388285 -0.146626 1.639717 -1.895739 1.914634 0.714675 0.164463 0.258515 -1.242535 1.307749 0.165213 3.358971 1.754075 0.134992 -2.088644 2.284959 3.108043 -0.868654 2.251338
wb_dma_ch_rf/input_de_adr1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_wb_if/input_wbs_data_i 1.325676 1.019329 -0.766650 -0.716748 0.034484 -2.292716 0.750821 -3.043118 -1.578539 -2.233448 1.272456 -1.034757 -3.578389 -0.125521 2.804280 -1.423133 -3.373295 4.556443 2.310500 2.425448
wb_dma_de/reg_tsz_dec -0.979055 0.728849 -2.833656 0.071063 2.369458 -1.890458 3.880842 2.390390 2.149159 0.675163 0.947056 1.971084 -0.339070 -2.648513 -0.683254 1.983285 0.877762 1.648292 -1.023317 -2.909333
wb_dma_ch_sel/input_ch0_am0 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_sel/input_ch0_am1 -1.596873 0.219766 0.107128 5.126299 0.834643 0.784879 -0.121473 -0.212325 0.827066 -2.145034 0.605911 0.332104 2.045937 -0.721066 -0.646089 1.190711 0.526525 -0.139375 -0.376308 -1.646035
wb_dma_ch_sel/assign_162_req_p1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -2.114174 0.443514 -2.044599 1.229064 1.051117 -0.965504 1.303324 -0.633058 2.641088 0.871028 0.985200 0.942417 -2.721334 -1.703374 -1.186277 1.808472 -1.662341 2.740380 2.494486 -2.003737
wb_dma_rf/wire_ch5_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_ch_rf/wire_ch_am1_we -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_inc30r/wire_out 0.001939 -0.475978 -0.672897 6.230355 -2.383196 0.625474 0.207746 0.108141 1.337398 -0.626153 3.418224 -0.712825 0.016219 3.546865 0.062593 1.329975 -0.054993 -1.798096 0.213496 -2.080780
wb_dma_ch_pri_enc/reg_pri_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/input_wb0_we_i 5.200050 2.433492 -0.520176 -0.089734 -0.325969 0.893208 5.216118 1.639316 0.387088 -3.982699 -0.086131 1.376037 1.364899 1.971981 0.883883 -5.040433 -3.094028 2.319077 0.207557 0.120225
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.655238 -0.628710 0.378879 6.663956 -2.350251 1.751137 0.179645 -0.181792 0.902521 -2.931982 2.459805 -0.865754 2.484043 2.285203 0.613145 0.520355 -0.284162 0.361319 -0.580958 -1.424280
wb_dma_ch_rf/wire_ch_txsz_dewe 0.136386 0.460896 -2.575859 -1.755883 2.893462 -1.732983 2.829740 1.380327 1.684121 -0.274132 -0.798678 0.971904 -2.155652 -2.378679 0.571207 1.459929 -0.830406 3.362780 0.624170 -1.982885
wb_dma_de/always_22/if_1/stmt_2 1.357938 3.909425 -2.872992 -1.660739 -0.269855 -2.944638 -1.508732 2.965404 -0.930638 0.070998 -1.995475 4.098248 0.119058 -0.321939 -3.019371 -0.957994 4.571382 0.429388 1.025176 1.454034
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 3.831469 -1.216305 -1.839818 0.019824 3.232077 -0.588504 4.039213 3.467798 0.952457 -1.759113 -1.159862 0.964121 -0.734810 0.778377 1.371834 -0.308541 -0.671792 -0.639850 -0.245517 -1.218104
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma/wire_de_ack -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_wb_mast/always_1/if_1 1.325676 1.019329 -0.766650 -0.716748 0.034484 -2.292716 0.750821 -3.043118 -1.578539 -2.233448 1.272456 -1.034757 -3.578389 -0.125521 2.804280 -1.423133 -3.373295 4.556443 2.310500 2.425448
wb_dma_wb_if/wire_wb_cyc_o 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/assign_143_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_wb_mast/wire_mast_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma/wire_slv0_dout 4.254688 -0.567473 -1.510388 -1.977317 5.478765 -3.081920 -1.439010 0.024673 -0.567146 -1.833513 -3.742835 -3.007386 1.323624 1.089283 4.590577 -2.022972 -0.459941 1.506222 -1.993360 -1.291098
wb_dma_ch_sel/reg_am1 -1.596873 0.219766 0.107128 5.126299 0.834643 0.784879 -0.121473 -0.212325 0.827066 -2.145034 0.605911 0.332104 2.045937 -0.721066 -0.646089 1.190711 0.526525 -0.139375 -0.376308 -1.646035
wb_dma_ch_sel/input_next_ch -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma_de/always_9 -0.979055 0.728849 -2.833656 0.071063 2.369458 -1.890458 3.880842 2.390390 2.149159 0.675163 0.947056 1.971084 -0.339070 -2.648513 -0.683254 1.983285 0.877762 1.648292 -1.023317 -2.909333
wb_dma_de/always_8 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_wb_mast/always_1/if_1/cond 1.325676 1.019329 -0.766650 -0.716748 0.034484 -2.292716 0.750821 -3.043118 -1.578539 -2.233448 1.272456 -1.034757 -3.578389 -0.125521 2.804280 -1.423133 -3.373295 4.556443 2.310500 2.425448
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_rf/always_1/case_1/stmt_12 0.557004 -2.836282 0.922659 -1.297772 2.854795 2.114129 1.386371 -1.591000 1.449016 -2.518988 1.063977 -1.562076 1.529653 -0.039571 0.355594 0.093211 -1.941394 1.664572 0.691031 -2.023642
wb_dma_rf/always_1/case_1/stmt_13 -1.455840 -1.907254 2.020795 2.337508 0.469789 2.958873 0.461127 0.528376 -0.103091 -2.389282 -0.580402 -0.582225 0.709297 -1.909595 0.472406 2.186506 -1.178262 -1.347786 -0.181333 -0.032929
wb_dma_de/always_3 -0.173941 1.249211 -0.380868 4.614183 2.393513 -0.678205 0.063379 1.075052 1.489326 -0.376199 1.940489 0.159865 -0.820503 -0.076071 -0.627237 2.531178 0.159646 -3.590527 0.029201 -3.567893
wb_dma_de/always_2 -0.672396 -3.049923 0.235990 4.998279 -1.479314 1.049574 -0.617757 0.065099 -0.865243 -3.465267 0.745254 -1.032716 3.231395 2.260175 1.397774 0.083529 1.878524 1.438788 -1.831506 1.274268
wb_dma_de/always_5 -0.772176 -1.261671 -3.171242 1.219443 1.333694 -1.372322 1.294726 2.798809 1.627942 -1.375978 -2.444346 1.966588 -1.063502 -0.463184 -1.625764 1.172979 0.956663 3.244899 1.655765 0.888521
wb_dma_de/always_4 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_de/always_7 -1.531641 0.566082 -3.313971 0.340239 1.138963 -2.173120 3.098038 2.116485 2.222586 0.815611 0.782450 2.114359 -1.233525 -1.665629 -1.535715 1.940675 0.807379 2.498761 0.269545 -1.671755
wb_dma_de/always_6 -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_ch_sel/input_ch3_txsz -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.224190 -1.112131 -0.651866 -0.651761 1.443143 1.058579 2.105203 1.913235 1.835797 -1.748442 0.389836 0.563913 1.848773 -1.870486 -0.993676 1.489498 0.604414 1.994691 -0.497288 -1.574215
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/always_11/if_1 2.272480 -0.155422 -2.284891 2.006473 -0.003166 0.737320 2.951518 3.529005 1.363891 -0.474961 -1.463827 3.381611 -1.472152 0.943531 -2.013203 0.535932 -0.057285 -2.738269 2.756672 0.364973
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/always_45/case_1/cond -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_de/assign_68_de_txsz -2.107395 0.535194 -2.506702 0.082684 3.333070 -2.362682 1.448580 2.056338 2.317060 1.461550 -0.819548 1.467370 -0.332415 -3.313537 -0.752219 1.751980 1.594295 2.531367 -1.217205 -3.033503
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_ch_rf/always_20/if_1 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma/input_wb0s_data_i 1.325676 1.019329 -0.766650 -0.716748 0.034484 -2.292716 0.750821 -3.043118 -1.578539 -2.233448 1.272456 -1.034757 -3.578389 -0.125521 2.804280 -1.423133 -3.373295 4.556443 2.310500 2.425448
wb_dma_de/reg_dma_done_d -0.570086 1.844846 -1.409102 -0.854002 0.415628 -1.426040 -0.465872 -0.221617 -0.360465 0.057246 -4.075308 1.690235 -1.351902 -1.682055 -1.037980 -1.086022 -0.403469 3.085680 1.709600 2.169276
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_wb_slv/assign_1_rf_sel 3.108822 -3.538456 -1.966893 -1.675388 0.768708 1.348799 5.537322 -0.257487 -0.943606 0.201091 0.369169 2.344377 0.495507 -1.678877 2.786613 -2.389083 1.980210 -0.441265 1.287246 3.847574
wb_dma_ch_rf/assign_23_ch_csr_dewe 0.704214 1.977119 -2.966969 -1.259703 -0.385486 -3.690554 1.735040 -0.533629 1.162458 -0.286612 1.743857 0.507357 -4.456080 1.875760 -0.103826 -0.541244 -2.889163 5.039741 3.469148 0.406007
wb_dma_de/always_4/if_1/if_1/cond 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_ch_sel/assign_376_gnt_p1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_de/wire_wr_ack -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -2.114174 0.443514 -2.044599 1.229064 1.051117 -0.965504 1.303324 -0.633058 2.641088 0.871028 0.985200 0.942417 -2.721334 -1.703374 -1.186277 1.808472 -1.662341 2.740380 2.494486 -2.003737
wb_dma_ch_arb/always_1 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_ch_arb/always_2 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma/wire_ch0_txsz -2.124728 0.943261 -1.963165 -0.083774 3.117878 -2.649866 0.085830 1.097936 1.853301 0.659956 -1.878079 0.689957 -1.382278 -2.489666 -1.023287 1.187685 0.271561 3.775147 -0.353290 -2.073730
wb_dma_de/always_19 0.904308 1.005882 -1.423466 6.884475 0.979192 -0.497293 1.637230 -1.735579 -1.374192 -1.808356 3.071902 2.173039 2.107370 -2.213428 2.694742 0.076436 1.758824 -3.044453 0.637697 0.313031
wb_dma_de/always_18 0.796873 -1.225153 -0.899607 2.424271 3.007351 -0.641692 -1.332916 -3.186272 2.550032 0.849051 1.815288 -1.336731 0.575478 1.374175 0.987363 -3.229911 -0.884003 1.665444 2.022696 -2.329595
wb_dma_de/always_15 -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
wb_dma_de/always_14 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/always_13 -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma_de/always_12 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 2.196593 -0.405949 -0.377457 -1.655596 -0.548590 2.391816 3.141326 2.979484 -0.187707 -3.341036 -4.404768 0.368550 2.466396 -1.350564 2.817056 -1.457111 -1.234751 1.951214 -0.497422 2.248526
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_pri_enc/wire_pri13_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/reg_read_r -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 0.717429 1.891165 -2.023085 1.404021 0.845295 -1.245110 0.460752 0.302794 1.055364 0.315445 -3.322625 2.132033 -4.150263 -0.194083 -1.587893 -0.268248 -2.475410 1.056217 3.779236 0.504836
wb_dma/assign_9_slv0_pt_in 1.014900 -1.964794 0.762439 -1.170137 2.288554 2.997129 2.173334 -0.968292 1.645433 -0.283145 0.883782 0.112587 -0.972835 -1.960916 0.796394 -0.402272 -1.413973 -0.408188 2.601261 -0.642127
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_ch_rf/always_17/if_1/block_1 -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_ch_rf/assign_10_ch_enable/expr_1 1.238872 1.098408 -0.766171 3.899662 -1.395583 0.295422 -4.551141 -3.916255 -1.616814 0.848278 -0.773064 1.552824 0.385785 2.169810 -0.781596 -2.122985 3.425614 -1.271047 2.370380 0.881110
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -0.772176 -1.261671 -3.171242 1.219443 1.333694 -1.372322 1.294726 2.798809 1.627942 -1.375978 -2.444346 1.966588 -1.063502 -0.463184 -1.625764 1.172979 0.956663 3.244899 1.655765 0.888521
wb_dma_de/assign_20_adr0_cnt_next/expr_1 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_pri_enc/wire_pri2_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/wire_ch_adr1_we -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_sel_checker/input_ch_sel 0.691963 -1.150029 1.003196 0.749732 1.977518 0.872147 -1.274612 -1.992269 0.048920 -1.948382 -2.073794 -1.625886 -0.872501 -0.164126 1.677449 -1.051244 -2.726779 1.834820 1.566518 0.309014
wb_dma_ch_sel/input_ch1_adr1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma/wire_slv0_pt_in 1.014900 -1.964794 0.762439 -1.170137 2.288554 2.997129 2.173334 -0.968292 1.645433 -0.283145 0.883782 0.112587 -0.972835 -1.960916 0.796394 -0.402272 -1.413973 -0.408188 2.601261 -0.642127
wb_dma_rf/always_2/if_1/if_1/cond 0.041514 -1.607969 -0.304152 -2.759909 -0.948936 -0.396541 0.720838 1.853033 -1.612257 -2.114879 -2.883096 0.427792 -0.100720 -0.470848 0.499020 -0.503192 -0.506273 2.035225 1.371671 5.813017
wb_dma_pri_enc_sub/reg_pri_out_d 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/always_4/case_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/wire_pri29_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_de/wire_read_hold 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_rf/wire_sw_pointer -3.114941 2.141224 1.023740 1.569813 -0.790226 -0.369509 -0.365397 1.034911 -1.504801 -1.414987 -4.527796 0.943213 -0.426597 -3.116052 -0.904403 1.051022 -1.225346 1.810548 -0.984062 2.454492
wb_dma/wire_slv0_din 0.313082 -4.383131 -0.663350 -0.775995 3.366457 0.079261 2.603921 0.175809 -0.176020 -1.808513 2.900455 0.412379 2.976679 1.473511 -1.025581 2.105752 2.293541 -2.197478 -1.013574 -0.868765
wb_dma_ch_rf/input_dma_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/assign_158_req_p1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/assign_17_ch_am1_we -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma_ch_rf/assign_7_pointer_s -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_wb_slv/always_5/stmt_1 3.552808 -2.062013 -1.731082 1.376530 2.911722 -0.722167 3.408924 1.834804 -0.351770 -2.132513 -2.063082 0.345026 0.696393 0.564444 3.208190 -1.563933 -0.105876 0.435733 -1.131629 0.560826
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_wb_mast/assign_1 3.421865 5.680238 -0.118739 2.359303 2.420219 -0.623672 1.176450 0.298018 1.613013 -2.268870 1.452893 0.224685 -2.538084 0.739949 -0.181837 -0.673786 -3.304831 -0.985309 1.761875 -3.897355
wb_dma_ch_sel/input_de_ack -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_sel/reg_valid_sel -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_de/assign_64_tsz_cnt_is_0_d -0.624212 1.172555 -1.824095 0.037450 -0.307455 -0.486900 -0.145396 2.367805 1.371831 0.713396 -1.834830 2.402312 -2.678631 -0.421614 -3.116749 1.806828 0.368760 -0.136416 2.457822 -0.166732
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_wb_mast/always_4/stmt_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/assign_375_gnt_p0 -1.139094 0.469150 -2.661327 4.805791 -2.570981 -3.712457 -1.302669 -0.967928 -1.149256 1.163111 0.842902 0.277565 -4.508595 2.479460 0.557327 1.971836 0.111612 0.229921 1.679559 2.315099
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma/inst_u2 1.301309 1.878321 -2.450050 -0.062151 -1.409239 -2.672938 -1.488636 1.812529 -1.774561 0.353326 -1.980729 2.772417 -0.033560 1.030162 -1.329439 -1.351704 4.172122 0.340392 0.183940 2.813009
wb_dma/inst_u1 -0.152100 1.854134 -2.561994 -0.396467 -2.003021 -2.364979 -0.646706 1.589380 -1.049505 0.412743 -1.313792 2.329217 1.270954 1.044263 -1.936492 -0.717551 4.044083 1.629166 -0.631368 2.220051
wb_dma/inst_u0 -0.175096 0.630771 -0.301527 1.309420 -1.240102 -2.450952 -2.189569 2.642144 -1.432023 0.694935 -2.626112 -0.387575 1.154812 2.130944 0.574321 -0.059906 2.331864 -0.455178 -3.494827 1.257158
wb_dma/inst_u4 2.419282 2.673299 -2.317202 0.682169 -1.396109 -1.613158 4.552263 -1.651878 -0.411402 2.260005 -1.837610 2.635803 -2.033983 1.383010 -0.535146 -2.157898 -4.184921 -1.278280 1.122693 -0.428275
wb_dma_ch_rf/assign_2_ch_adr1 0.777602 -1.839956 0.967348 1.354551 3.480679 0.065753 -3.302357 2.248927 1.031664 -0.798648 -0.426943 -1.595236 -3.207554 0.083341 0.598544 2.348479 -0.610117 -2.725041 1.181134 -2.258680
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_rf/wire_pointer_s -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_ch_sel/always_40/case_1/stmt_1 -1.418508 -1.606027 -1.307882 2.848582 0.067405 -0.265775 -2.708860 -0.113525 1.589092 -0.288476 -0.425308 0.248189 -3.678826 0.968713 -1.468278 2.102938 -0.502529 0.796317 4.347538 0.497102
wb_dma_ch_sel/always_40/case_1/stmt_2 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_sel/always_40/case_1/stmt_3 0.691963 -1.150029 1.003196 0.749732 1.977518 0.872147 -1.274612 -1.992269 0.048920 -1.948382 -2.073794 -1.625886 -0.872501 -0.164126 1.677449 -1.051244 -2.726779 1.834820 1.566518 0.309014
wb_dma_ch_sel/always_40/case_1/stmt_4 -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_pri_enc_sub 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/reg_ch_am1_r -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma_de/assign_72_dma_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/reg_ptr_adr_low 0.796873 -1.225153 -0.899607 2.424271 3.007351 -0.641692 -1.332916 -3.186272 2.550032 0.849051 1.815288 -1.336731 0.575478 1.374175 0.987363 -3.229911 -0.884003 1.665444 2.022696 -2.329595
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_de/reg_state 1.357938 3.909425 -2.872992 -1.660739 -0.269855 -2.944638 -1.508732 2.965404 -0.930638 0.070998 -1.995475 4.098248 0.119058 -0.321939 -3.019371 -0.957994 4.571382 0.429388 1.025176 1.454034
wb_dma_ch_rf/always_26/if_1 -3.114941 2.141224 1.023740 1.569813 -0.790226 -0.369509 -0.365397 1.034911 -1.504801 -1.414987 -4.527796 0.943213 -0.426597 -3.116052 -0.904403 1.051022 -1.225346 1.810548 -0.984062 2.454492
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -1.137327 0.391610 0.916333 -1.161982 -2.246518 -0.238194 -2.278898 3.691315 0.410257 -3.036023 2.393629 1.977005 -2.296810 1.666189 -5.033863 0.585097 1.527462 3.522221 0.943705 -0.256779
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_ch_sel/assign_113_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_inc30r/always_1 -1.068284 -0.297469 -0.189161 4.892393 2.974049 -0.606376 0.439073 1.098182 1.594009 -1.095572 0.371943 -1.974169 0.124925 2.543604 -0.914560 3.550380 0.859871 -2.519375 -2.764843 -4.371367
wb_dma_de/always_23/block_1/case_1/cond 1.357938 3.909425 -2.872992 -1.660739 -0.269855 -2.944638 -1.508732 2.965404 -0.930638 0.070998 -1.995475 4.098248 0.119058 -0.321939 -3.019371 -0.957994 4.571382 0.429388 1.025176 1.454034
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.504685 0.356147 -4.309769 1.324732 0.366894 -2.734181 4.523270 4.001953 1.791771 0.848051 0.189561 2.357092 -1.886801 1.741616 -1.276001 1.295545 0.385342 -0.777587 0.433790 -0.725859
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -0.772176 -1.261671 -3.171242 1.219443 1.333694 -1.372322 1.294726 2.798809 1.627942 -1.375978 -2.444346 1.966588 -1.063502 -0.463184 -1.625764 1.172979 0.956663 3.244899 1.655765 0.888521
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -2.888044 0.402253 -2.365782 1.748107 0.795351 -0.900437 2.486098 0.808403 2.645721 0.873147 2.529844 2.009380 0.216313 -2.757936 -1.807314 2.056965 1.093515 1.959457 0.467215 -2.234463
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.274992 -1.741853 -3.160224 3.468466 -0.042983 -3.185295 0.100534 0.888735 0.165695 2.314580 -1.356874 0.307103 -4.343337 3.237970 0.906009 0.334447 -0.269991 -1.543174 1.708541 1.830704
wb_dma_ch_sel/assign_148_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/assign_155_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/always_8/stmt_1/expr_1 -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -1.297953 -2.416824 -0.802630 4.346181 -1.313819 0.105630 -2.675635 -0.879289 0.820808 0.652334 -1.251713 -0.490427 -3.610161 2.083428 -0.365052 1.469223 -1.244773 -0.117181 3.270279 1.286599
wb_dma_rf/input_dma_done_all -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_de/assign_66_dma_done -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma/wire_ch4_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/input_ch3_csr -0.628963 3.771144 -1.916418 0.747942 -0.641703 -3.732846 1.838266 1.486574 0.226232 -0.205580 -3.167661 0.380916 0.213051 1.727965 -1.102816 -2.454114 -1.006621 5.159510 -2.949319 0.143597
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_de/wire_adr1_cnt_next -0.173941 1.249211 -0.380868 4.614183 2.393513 -0.678205 0.063379 1.075052 1.489326 -0.376199 1.940489 0.159865 -0.820503 -0.076071 -0.627237 2.531178 0.159646 -3.590527 0.029201 -3.567893
wb_dma/wire_de_adr0 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/reg_adr0_cnt -0.672396 -3.049923 0.235990 4.998279 -1.479314 1.049574 -0.617757 0.065099 -0.865243 -3.465267 0.745254 -1.032716 3.231395 2.260175 1.397774 0.083529 1.878524 1.438788 -1.831506 1.274268
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/wire_am0 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma/wire_am1 -1.596873 0.219766 0.107128 5.126299 0.834643 0.784879 -0.121473 -0.212325 0.827066 -2.145034 0.605911 0.332104 2.045937 -0.721066 -0.646089 1.190711 0.526525 -0.139375 -0.376308 -1.646035
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_rf/always_22/if_1/if_1 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_de/assign_69_de_adr0 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_de/wire_mast0_go 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_wb_slv/input_slv_din 3.323394 -3.010854 -0.371193 1.278867 1.031034 3.394804 1.609989 0.924984 1.907583 -1.306912 3.501218 -0.747449 1.435876 1.643529 2.608945 1.343820 0.068472 -3.576984 1.402998 -3.679371
wb_dma_de/always_3/if_1/if_1 -0.173941 1.249211 -0.380868 4.614183 2.393513 -0.678205 0.063379 1.075052 1.489326 -0.376199 1.940489 0.159865 -0.820503 -0.076071 -0.627237 2.531178 0.159646 -3.590527 0.029201 -3.567893
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_sel/always_47/case_1 -1.596873 0.219766 0.107128 5.126299 0.834643 0.784879 -0.121473 -0.212325 0.827066 -2.145034 0.605911 0.332104 2.045937 -0.721066 -0.646089 1.190711 0.526525 -0.139375 -0.376308 -1.646035
wb_dma_ch_sel/assign_152_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_de/reg_de_adr0_we 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_ch_sel/assign_114_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_rf/assign_4_ch_am1 -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma_de/wire_dma_done_all -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_wb_slv/input_wb_data_i 5.607130 -0.575361 -0.922261 -1.306232 5.042381 -3.205958 -0.978970 -0.919136 -1.686560 -1.846032 -3.240860 -2.538547 0.462396 1.974845 5.705959 -3.481058 -1.536991 0.990658 -1.180540 -0.102701
wb_dma_de/input_nd 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_sel/assign_126_ch_sel 0.050802 -0.030807 -2.935732 0.712860 -4.101669 -1.381447 -0.568396 2.923456 -2.284723 0.809393 -2.947008 2.483438 -0.657345 0.901444 0.417305 1.572912 4.628175 -0.090245 -0.485480 4.019355
wb_dma/wire_mast1_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/wire_ptr_valid -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma/wire_ch_sel -0.347048 -0.314520 -3.254311 -2.896085 -3.248236 1.178353 -0.506033 -1.542510 -0.656534 -1.275506 -0.102639 0.693049 0.952711 -3.198769 5.712481 2.301745 1.857497 5.327103 3.496366 1.791867
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -1.297953 -2.416824 -0.802630 4.346181 -1.313819 0.105630 -2.675635 -0.879289 0.820808 0.652334 -1.251713 -0.490427 -3.610161 2.083428 -0.365052 1.469223 -1.244773 -0.117181 3.270279 1.286599
wb_dma_de/always_12/stmt_1/expr_1 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma/wire_dma_req -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_ch_sel/assign_136_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_rf/assign_5_sw_pointer -3.114941 2.141224 1.023740 1.569813 -0.790226 -0.369509 -0.365397 1.034911 -1.504801 -1.414987 -4.527796 0.943213 -0.426597 -3.116052 -0.904403 1.051022 -1.225346 1.810548 -0.984062 2.454492
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_rf/always_25/if_1/if_1/cond -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma_ch_sel/assign_97_valid/expr_1 0.767214 -0.239408 -2.155078 4.051408 2.767278 -3.887648 0.101292 2.967074 0.893044 -0.739512 -3.088821 -0.102083 2.805061 3.033121 -0.088021 -3.919234 2.189482 2.445752 -3.471903 0.146656
wb_dma_de/always_9/stmt_1 -0.979055 0.728849 -2.833656 0.071063 2.369458 -1.890458 3.880842 2.390390 2.149159 0.675163 0.947056 1.971084 -0.339070 -2.648513 -0.683254 1.983285 0.877762 1.648292 -1.023317 -2.909333
wb_dma_de/input_pause_req 1.296629 -0.858177 -1.000119 -2.578372 -1.126552 1.534382 -0.309887 0.575412 -1.499217 -2.407165 -1.788842 2.330234 2.290595 -1.086355 -0.571077 -0.826157 2.508642 0.790318 2.976023 4.479532
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -2.093760 0.152958 -1.095771 0.718989 -0.180768 -0.764741 -1.033036 -2.753960 0.969722 -0.381963 -0.050224 -0.291941 -1.924072 -0.745434 -0.002171 0.338757 -1.973851 4.456542 3.188834 0.640161
wb_dma_de/wire_dma_busy -1.547047 -3.995242 -1.469602 -2.562904 -2.021490 3.395663 -1.049344 2.085714 0.847896 -0.366430 -0.923447 1.300182 1.483348 -3.465302 1.445726 3.135684 3.807502 1.642899 2.644989 1.866990
wb_dma_ch_sel/always_37/if_1/if_1/cond -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_pri_enc/always_2/if_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/always_6/if_1/stmt_1 -2.285866 -0.975271 -2.541829 -1.010120 3.381757 -2.257354 -0.736394 2.357862 2.531039 2.593828 -0.072774 1.085644 -1.498147 -2.908345 -0.849610 3.071321 3.137154 1.408165 -0.283179 -3.151742
wb_dma_ch_rf/input_de_txsz_we 0.136386 0.460896 -2.575859 -1.755883 2.893462 -1.732983 2.829740 1.380327 1.684121 -0.274132 -0.798678 0.971904 -2.155652 -2.378679 0.571207 1.459929 -0.830406 3.362780 0.624170 -1.982885
wb_dma_wb_if/input_wb_addr_i 6.405938 2.548533 3.137888 -2.169176 0.927885 3.328495 1.687639 1.388674 -3.674041 -4.472507 -4.038010 -0.196808 -1.630858 0.875876 3.630714 -1.579953 -0.712865 -1.755815 -1.902048 0.189003
wb_dma_ch_sel/always_7/stmt_1 -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 1.238872 1.098408 -0.766171 3.899662 -1.395583 0.295422 -4.551141 -3.916255 -1.616814 0.848278 -0.773064 1.552824 0.385785 2.169810 -0.781596 -2.122985 3.425614 -1.271047 2.370380 0.881110
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.744431 3.439438 -1.516299 -1.759917 -0.695810 -1.785414 1.331725 -0.242028 0.812999 -0.866590 -0.348782 1.068093 -3.878371 1.709416 -1.408664 -1.447881 -3.880560 3.099406 3.906842 0.601663
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_rf/always_4/if_1/block_1 -0.256266 -4.328234 1.546137 -0.157180 1.763548 2.511432 -0.512646 -2.204969 2.211195 -1.348428 1.757172 -2.674500 1.909425 1.109440 1.301426 0.453694 -2.371568 0.987578 1.192712 -1.978810
wb_dma_de/reg_dma_abort_r 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/input_ch2_txsz -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/input_ch5_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_ch_sel/assign_150_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma/wire_ndr 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_sel/always_43/case_1/stmt_4 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_sel/always_43/case_1/stmt_3 -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_sel/always_43/case_1/stmt_2 0.976029 2.757017 1.265404 -0.268151 2.221260 1.645661 -0.336169 -1.378908 1.254676 -2.117365 -1.471046 -0.275729 -1.630809 -1.772283 -0.153968 -0.299876 -3.976980 1.241183 2.533582 -2.367818
wb_dma_ch_sel/always_43/case_1/stmt_1 -2.124728 0.943261 -1.963165 -0.083774 3.117878 -2.649866 0.085830 1.097936 1.853301 0.659956 -1.878079 0.689957 -1.382278 -2.489666 -1.023287 1.187685 0.271561 3.775147 -0.353290 -2.073730
wb_dma_de/always_19/stmt_1/expr_1 0.904308 1.005882 -1.423466 6.884475 0.979192 -0.497293 1.637230 -1.735579 -1.374192 -1.808356 3.071902 2.173039 2.107370 -2.213428 2.694742 0.076436 1.758824 -3.044453 0.637697 0.313031
wb_dma_ch_rf/wire_ch_err_we 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 1.089117 -3.493411 -0.191742 -0.448871 -1.240450 3.728892 0.473426 1.821713 0.583296 -1.997936 1.531450 0.611337 2.131442 -0.697148 1.542647 1.699360 1.926482 -1.812468 2.353061 1.097225
wb_dma_rf/wire_ch1_adr1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.650694 -0.522177 -0.792322 -2.928956 0.019730 -2.011609 -2.359905 3.946782 2.129703 -2.256607 -0.027712 -0.689935 -0.128088 6.064940 -3.875213 -4.184820 0.654594 3.644545 2.340792 2.464785
assert_wb_dma_wb_if/input_pt_sel_i -0.397076 -0.559389 -0.155716 0.814216 -0.389706 2.221185 1.490414 -1.483808 1.537849 -1.095788 1.797355 0.337490 0.461432 -0.197020 -1.044972 1.887938 -2.875358 -0.858895 2.317658 -2.925071
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_rf/input_paused 1.279943 -0.676872 -0.096921 0.330758 3.469024 1.511046 0.482737 -1.512969 1.013368 -2.422260 0.353182 0.615460 2.967985 -1.365379 -0.210883 -1.574504 0.564661 1.161254 1.167707 -1.573262
wb_dma/wire_mast0_adr 0.796873 -1.225153 -0.899607 2.424271 3.007351 -0.641692 -1.332916 -3.186272 2.550032 0.849051 1.815288 -1.336731 0.575478 1.374175 0.987363 -3.229911 -0.884003 1.665444 2.022696 -2.329595
wb_dma_ch_pri_enc/inst_u8 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.604277 -0.984714 -1.189998 -0.657108 2.007315 0.231555 3.307550 2.678421 1.212788 -1.624296 -0.187516 0.749325 1.276341 -1.137707 0.184241 0.885080 0.499183 1.040985 -1.181561 -1.377519
wb_dma_ch_arb/always_2/block_1 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
wb_dma_ch_sel/always_40/case_1/cond -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_ch_rf/assign_22_ch_err_we 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_rf/wire_pointer 0.137781 -3.387979 -0.087428 -3.705688 2.539526 -0.973494 -3.888141 -1.620351 -0.610982 -2.775398 -0.189088 -1.907811 -2.489473 2.886917 -1.719774 2.486042 0.623751 2.431123 3.098572 0.716847
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/wire_pri19_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/assign_5_pri1 -0.338001 -0.309168 -0.762219 0.546344 -0.002729 2.523148 1.108280 1.504124 2.059351 -0.865420 -1.058802 2.491120 -0.912625 -1.369757 -2.822397 1.532250 -0.778129 -0.831779 3.919203 -0.189497
wb_dma_rf/inst_u26 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u27 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/always_23/block_1/case_1/block_10 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_de/always_23/block_1/case_1/block_11 0.317495 0.258525 -1.806795 2.931315 1.340230 -1.991376 1.137904 -3.357249 -0.011983 0.730792 -2.123796 -0.457047 -3.107415 -0.608140 2.862227 -1.416797 -3.440835 3.336465 1.035305 0.182770
wb_dma_rf/inst_u22 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u23 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u20 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/assign_86_de_ack -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_rf/inst_u28 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/inst_u29 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/always_1/stmt_1 -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -1.770138 0.696115 -1.311352 -0.945715 2.321981 -0.291614 1.605010 0.959504 2.492712 -0.587119 1.411071 0.828784 -0.494573 -3.250416 -0.958448 2.419494 -0.065567 2.746689 0.578505 -3.310694
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_rf/inst_check_wb_dma_rf -0.393102 -1.717462 2.106812 2.637417 2.118591 1.663575 -0.016699 1.598171 -0.245439 -1.887553 -2.171523 -1.388284 -0.362234 -1.842149 1.939911 1.549895 -2.110209 -1.972716 -1.230137 -0.540495
wb_dma_rf/reg_wb_rf_dout -0.174485 -3.366200 2.036096 -0.433002 3.923124 1.084740 1.608706 1.890210 -0.644247 -3.410036 2.279634 -0.157607 1.284299 0.478875 -2.188147 2.155404 1.254067 -2.573750 -2.149929 -1.161986
wb_dma/input_dma_req_i -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_de/input_am1 -1.596873 0.219766 0.107128 5.126299 0.834643 0.784879 -0.121473 -0.212325 0.827066 -2.145034 0.605911 0.332104 2.045937 -0.721066 -0.646089 1.190711 0.526525 -0.139375 -0.376308 -1.646035
wb_dma_de/input_am0 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_sel/reg_next_start -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_ch_sel/input_ch4_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma/wire_mast0_dout 1.325676 1.019329 -0.766650 -0.716748 0.034484 -2.292716 0.750821 -3.043118 -1.578539 -2.233448 1.272456 -1.034757 -3.578389 -0.125521 2.804280 -1.423133 -3.373295 4.556443 2.310500 2.425448
wb_dma_ch_sel/assign_107_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma/wire_next_ch -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma_rf/wire_ch2_txsz -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_rf/wire_ch_am0 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_rf/wire_ch_am1 -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma/wire_ch6_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/input_csr 4.457604 4.229185 -0.289132 -0.578102 -1.838418 -1.188793 1.194736 1.188752 -1.476203 -5.140146 1.026042 0.916001 -2.850449 4.242275 -0.007117 -2.013207 -2.074527 3.357630 1.428434 0.090702
wb_dma_de/reg_read -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma/input_wb1_cyc_i -0.397076 -0.559389 -0.155716 0.814216 -0.389706 2.221185 1.490414 -1.483808 1.537849 -1.095788 1.797355 0.337490 0.461432 -0.197020 -1.044972 1.887938 -2.875358 -0.858895 2.317658 -2.925071
wb_dma_ch_rf/wire_ch_adr0_we 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_ch_sel/assign_140_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_rf/wire_ch3_txsz -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_rf/input_wb_rf_din 4.254688 -0.567473 -1.510388 -1.977317 5.478765 -3.081920 -1.439010 0.024673 -0.567146 -1.833513 -3.742835 -3.007386 1.323624 1.089283 4.590577 -2.022972 -0.459941 1.506222 -1.993360 -1.291098
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_pri_enc_sub/reg_pri_out_d1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_rf/always_19/if_1/block_1 -1.224190 -1.112131 -0.651866 -0.651761 1.443143 1.058579 2.105203 1.913235 1.835797 -1.748442 0.389836 0.563913 1.848773 -1.870486 -0.993676 1.489498 0.604414 1.994691 -0.497288 -1.574215
wb_dma_ch_rf/always_2 -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_ch_rf/always_1 -1.597552 -2.959769 -1.078067 1.421882 1.254921 0.426073 2.023617 0.001539 0.063331 -2.340120 -1.217802 -0.313406 3.730964 -2.111536 1.943970 -0.218373 1.320717 4.045776 -2.052333 1.264944
wb_dma_ch_sel/always_9/stmt_1 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_rf/always_6 2.710490 2.493985 -1.032492 2.198466 -1.124839 -0.408341 -3.904548 -3.045530 -1.171584 -0.278984 0.689892 1.473361 -0.473807 2.865357 -0.841542 -2.354686 2.430516 -0.633035 3.148597 0.084939
wb_dma_ch_rf/always_5 -1.015118 -2.730054 1.332304 1.308824 0.861639 1.637641 -0.360742 -1.158147 2.004818 -0.245674 1.265991 -2.173095 -0.616855 -0.049465 1.479939 0.857564 -3.307228 0.180607 1.539540 -1.108616
wb_dma_ch_rf/always_4 -0.256266 -4.328234 1.546137 -0.157180 1.763548 2.511432 -0.512646 -2.204969 2.211195 -1.348428 1.757172 -2.674500 1.909425 1.109440 1.301426 0.453694 -2.371568 0.987578 1.192712 -1.978810
wb_dma_ch_rf/always_9 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_rf/always_8 -0.701547 -3.000534 -1.346761 -1.849109 -1.692808 3.047425 1.456884 3.459409 1.465436 -1.385682 1.565927 1.245676 2.643039 -2.183010 0.672551 3.053294 3.177248 0.121331 1.229991 0.437330
assert_wb_dma_rf/input_wb_rf_dout -0.393102 -1.717462 2.106812 2.637417 2.118591 1.663575 -0.016699 1.598171 -0.245439 -1.887553 -2.171523 -1.388284 -0.362234 -1.842149 1.939911 1.549895 -2.110209 -1.972716 -1.230137 -0.540495
wb_dma/wire_wb1_addr_o 2.004871 -0.711124 -1.741755 3.096509 1.190536 -0.991208 2.681973 0.208694 1.116598 0.209658 2.338300 -0.083449 -1.216744 1.794729 1.455045 0.377887 -1.149695 -2.140978 0.503890 -1.708738
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.886932 1.337952 0.451156 2.693250 -3.291379 -2.092432 -3.351071 1.782221 -2.199998 0.968253 -1.770402 -1.175576 -3.262062 1.937672 3.938383 -0.122391 -1.249558 -2.233273 0.389890 3.574265
wb_dma_ch_sel/assign_154_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.886932 1.337952 0.451156 2.693250 -3.291379 -2.092432 -3.351071 1.782221 -2.199998 0.968253 -1.770402 -1.175576 -3.262062 1.937672 3.938383 -0.122391 -1.249558 -2.233273 0.389890 3.574265
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 4.629398 -0.087551 -0.367217 1.579753 1.604338 1.547025 3.755214 2.010280 -0.504791 -2.601551 -3.490337 1.383969 1.257022 0.824499 1.606222 -2.647655 -1.534642 -1.851757 -0.358782 0.593016
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_wb_slv/reg_slv_dout 5.607130 -0.575361 -0.922261 -1.306232 5.042381 -3.205958 -0.978970 -0.919136 -1.686560 -1.846032 -3.240860 -2.538547 0.462396 1.974845 5.705959 -3.481058 -1.536991 0.990658 -1.180540 -0.102701
wb_dma_ch_pri_enc/always_2 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/always_4 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/inst_u3 2.506806 0.935374 0.823084 0.532216 -0.782670 -0.806807 -2.938937 -0.814616 -2.469991 1.226967 -1.328196 0.143229 -2.728224 1.116368 1.706232 -1.062198 0.007972 -3.487571 1.051757 1.538845
wb_dma_wb_slv/always_1/stmt_1 6.469381 2.418635 1.761502 -1.849858 0.888257 1.314537 -0.237598 2.027739 -3.694411 -6.078156 -3.992029 -0.975372 -0.079794 1.710833 3.994402 -0.138140 -1.810430 -1.205416 -1.473725 -0.349509
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_rf/wire_ch0_am0 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_rf/wire_ch0_am1 -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma_wb_mast/wire_mast_drdy 1.427070 -0.085788 -2.157685 0.925960 1.470531 -1.623622 -0.273189 -1.575464 2.951952 3.835124 -2.721961 0.915342 -0.424188 2.754436 -2.282449 -6.049451 -1.972659 1.527304 2.553852 -0.077510
wb_dma_wb_if/wire_mast_pt_out 1.014900 -1.964794 0.762439 -1.170137 2.288554 2.997129 2.173334 -0.968292 1.645433 -0.283145 0.883782 0.112587 -0.972835 -1.960916 0.796394 -0.402272 -1.413973 -0.408188 2.601261 -0.642127
wb_dma_ch_sel/assign_95_valid/expr_1 0.261629 1.039232 -1.916217 3.048198 1.156231 -3.013799 -0.360014 3.890986 1.065825 0.633606 -5.367973 0.959366 1.794424 2.401035 -1.250235 -3.639102 1.855830 2.368405 -3.443736 -0.211949
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.274992 -1.741853 -3.160224 3.468466 -0.042983 -3.185295 0.100534 0.888735 0.165695 2.314580 -1.356874 0.307103 -4.343337 3.237970 0.906009 0.334447 -0.269991 -1.543174 1.708541 1.830704
wb_dma/constraint_slv0_din 0.994786 -2.275624 0.770349 -0.061349 3.513129 1.956585 -0.092153 0.721022 0.278743 -3.440807 -1.433590 0.140493 3.880567 -3.092469 1.971174 -1.018715 0.293129 0.345925 0.945857 0.962305
wb_dma_de/always_4/if_1/if_1 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_rf/always_2 1.318377 -0.927077 -0.153219 -2.627369 1.066292 -0.563738 0.486307 0.257034 -1.881943 -3.389408 -2.493310 1.201869 1.955757 -0.041691 -1.314835 -2.416340 -0.145320 1.825788 1.822265 5.410285
wb_dma_rf/inst_u24 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/always_1 -0.174485 -3.366200 2.036096 -0.433002 3.923124 1.084740 1.608706 1.890210 -0.644247 -3.410036 2.279634 -0.157607 1.284299 0.478875 -2.188147 2.155404 1.254067 -2.573750 -2.149929 -1.161986
wb_dma_ch_sel/always_38 -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_ch_sel/always_39 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_sel/always_37 0.050802 -0.030807 -2.935732 0.712860 -4.101669 -1.381447 -0.568396 2.923456 -2.284723 0.809393 -2.947008 2.483438 -0.657345 0.901444 0.417305 1.572912 4.628175 -0.090245 -0.485480 4.019355
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 1.326279 2.953043 -1.208211 0.535497 -1.896289 -1.518847 -0.133933 5.535306 0.915916 -1.826882 0.846984 1.791424 -2.726388 3.906693 -4.196773 2.026705 1.192635 -0.448461 -0.294001 -2.100243
wb_dma_ch_sel/assign_10_pri3 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_rf/inst_u21 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_rf/wire_ch3_adr0 0.046990 -3.563073 -0.394612 3.793849 -2.470523 2.178601 0.747492 -1.446312 0.016824 -1.154069 2.990596 -0.147529 0.771800 1.573408 1.547633 0.571085 0.061895 -0.841942 1.956459 1.589526
wb_dma_ch_rf/input_dma_busy -0.701547 -3.000534 -1.346761 -1.849109 -1.692808 3.047425 1.456884 3.459409 1.465436 -1.385682 1.565927 1.245676 2.643039 -2.183010 0.672551 3.053294 3.177248 0.121331 1.229991 0.437330
wb_dma_ch_sel/assign_134_req_p0 0.075069 -3.101075 -4.013536 1.396189 -0.562950 -3.224135 1.232909 2.822399 0.327141 3.200808 -2.066391 0.902880 -2.859513 2.261684 0.153370 1.270172 1.800882 -0.971950 0.186293 2.704010
wb_dma/wire_wb0m_data_o 3.323394 -3.010854 -0.371193 1.278867 1.031034 3.394804 1.609989 0.924984 1.907583 -1.306912 3.501218 -0.747449 1.435876 1.643529 2.608945 1.343820 0.068472 -3.576984 1.402998 -3.679371
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_ch_rf/always_6/if_1 2.710490 2.493985 -1.032492 2.198466 -1.124839 -0.408341 -3.904548 -3.045530 -1.171584 -0.278984 0.689892 1.473361 -0.473807 2.865357 -0.841542 -2.354686 2.430516 -0.633035 3.148597 0.084939
wb_dma -0.242806 1.974206 -0.125395 -1.226382 -1.137427 -1.810472 -0.653094 0.331779 -1.230917 1.447369 -0.136949 0.235979 0.187791 0.364013 -0.451464 -0.565574 1.457381 -0.076165 -1.959423 0.481392
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 -0.624212 1.172555 -1.824095 0.037450 -0.307455 -0.486900 -0.145396 2.367805 1.371831 0.713396 -1.834830 2.402312 -2.678631 -0.421614 -3.116749 1.806828 0.368760 -0.136416 2.457822 -0.166732
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.224190 -1.112131 -0.651866 -0.651761 1.443143 1.058579 2.105203 1.913235 1.835797 -1.748442 0.389836 0.563913 1.848773 -1.870486 -0.993676 1.489498 0.604414 1.994691 -0.497288 -1.574215
assert_wb_dma_rf/input_wb_rf_adr -0.393102 -1.717462 2.106812 2.637417 2.118591 1.663575 -0.016699 1.598171 -0.245439 -1.887553 -2.171523 -1.388284 -0.362234 -1.842149 1.939911 1.549895 -2.110209 -1.972716 -1.230137 -0.540495
wb_dma_ch_rf/always_6/if_1/if_1 2.710490 2.493985 -1.032492 2.198466 -1.124839 -0.408341 -3.904548 -3.045530 -1.171584 -0.278984 0.689892 1.473361 -0.473807 2.865357 -0.841542 -2.354686 2.430516 -0.633035 3.148597 0.084939
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_arb/wire_gnt 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 1.279943 -0.676872 -0.096921 0.330758 3.469024 1.511046 0.482737 -1.512969 1.013368 -2.422260 0.353182 0.615460 2.967985 -1.365379 -0.210883 -1.574504 0.564661 1.161254 1.167707 -1.573262
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_rf/always_1/case_1/cond -0.174485 -3.366200 2.036096 -0.433002 3.923124 1.084740 1.608706 1.890210 -0.644247 -3.410036 2.279634 -0.157607 1.284299 0.478875 -2.188147 2.155404 1.254067 -2.573750 -2.149929 -1.161986
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_wb_slv/assign_4/expr_1 3.485670 -2.985776 0.396129 0.637868 1.560035 3.555634 2.498861 0.032700 1.809637 0.222480 4.011923 -0.556605 -1.240365 1.066062 2.478709 -1.193082 1.101527 -2.419277 1.786016 -1.427381
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -1.412105 0.352103 -1.334721 1.210824 1.715634 -1.186354 -0.184473 -1.451858 1.710224 0.361053 -1.363127 0.044560 -3.147312 -1.273619 -0.325192 0.584768 -2.531046 3.291174 2.412246 -0.998967
wb_dma_ch_sel/assign_104_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_rf/always_9/stmt_1 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_wb_if/input_mast_adr 2.004871 -0.711124 -1.741755 3.096509 1.190536 -0.991208 2.681973 0.208694 1.116598 0.209658 2.338300 -0.083449 -1.216744 1.794729 1.455045 0.377887 -1.149695 -2.140978 0.503890 -1.708738
assert_wb_dma_ch_arb/input_req 2.394672 -1.772829 -2.963998 2.605744 1.422325 -0.847287 3.789353 3.916401 1.449176 -1.022236 -0.439941 2.076181 -0.878892 1.657577 -0.219443 0.477570 0.500675 -1.140319 0.698131 -0.219376
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_wb_if/input_wbm_data_i 5.607130 -0.575361 -0.922261 -1.306232 5.042381 -3.205958 -0.978970 -0.919136 -1.686560 -1.846032 -3.240860 -2.538547 0.462396 1.974845 5.705959 -3.481058 -1.536991 0.990658 -1.180540 -0.102701
wb_dma_de/wire_tsz_cnt_is_0_d -0.624212 1.172555 -1.824095 0.037450 -0.307455 -0.486900 -0.145396 2.367805 1.371831 0.713396 -1.834830 2.402312 -2.678631 -0.421614 -3.116749 1.806828 0.368760 -0.136416 2.457822 -0.166732
wb_dma/wire_dma_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel_checker/input_ch_sel_r 0.691963 -1.150029 1.003196 0.749732 1.977518 0.872147 -1.274612 -1.992269 0.048920 -1.948382 -2.073794 -1.625886 -0.872501 -0.164126 1.677449 -1.051244 -2.726779 1.834820 1.566518 0.309014
wb_dma_ch_sel/assign_119_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_inc30r/input_in -0.761490 -2.476979 0.835184 7.064211 -0.659680 1.305150 -3.652313 -2.533802 -0.371283 -1.844084 0.613465 -2.245091 -0.127226 2.957273 1.108029 1.300797 0.089930 -1.364251 0.766821 -0.358791
wb_dma_ch_pri_enc/inst_u15 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u14 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u17 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/wire_dma_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_pri_enc/inst_u11 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u10 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u13 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u12 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u19 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u18 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/assign_110_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_rf/inst_u30 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.680075 -1.595903 0.414325 2.973623 2.930943 -0.117913 -2.463493 -2.079613 -0.516701 -1.216538 -4.737818 -1.234483 0.740757 -1.454073 2.384599 -1.620014 -0.602882 2.765899 -0.310459 0.927182
wb_dma/wire_pointer3 -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_ch_pri_enc/wire_pri6_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_rf/assign_6_csr_we 0.041514 -1.607969 -0.304152 -2.759909 -0.948936 -0.396541 0.720838 1.853033 -1.612257 -2.114879 -2.883096 0.427792 -0.100720 -0.470848 0.499020 -0.503192 -0.506273 2.035225 1.371671 5.813017
wb_dma_de/assign_82_rd_ack -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_ch_sel/assign_96_valid -0.130001 1.850935 -0.953206 2.529482 1.514554 -3.830642 -0.188532 2.801374 0.392796 -2.421445 -2.584194 -0.668816 3.525942 3.014908 -0.562109 -4.933568 0.295166 1.517537 -0.028534 4.675062
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/reg_next_ch -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_ch_rf/assign_24_ch_txsz_dewe 0.136386 0.460896 -2.575859 -1.755883 2.893462 -1.732983 2.829740 1.380327 1.684121 -0.274132 -0.798678 0.971904 -2.155652 -2.378679 0.571207 1.459929 -0.830406 3.362780 0.624170 -1.982885
assert_wb_dma_ch_arb 2.394672 -1.772829 -2.963998 2.605744 1.422325 -0.847287 3.789353 3.916401 1.449176 -1.022236 -0.439941 2.076181 -0.878892 1.657577 -0.219443 0.477570 0.500675 -1.140319 0.698131 -0.219376
wb_dma/wire_csr 1.491366 3.007834 -2.792578 -2.866986 -3.126235 -2.164340 4.674528 2.625114 -0.179305 -1.903440 -0.171144 1.215572 -0.375714 3.451377 -1.498936 -0.505356 -1.225894 4.020703 -0.488030 1.708870
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_wb_if/input_mast_din 1.054629 2.067253 -0.948851 -0.408534 2.484756 -1.438211 0.971356 0.040504 2.058010 -1.169918 2.244872 -0.384881 -2.701440 -0.296466 0.440874 0.543588 -2.305735 2.549425 1.382697 -3.780790
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_ch_rf/reg_sw_pointer_r -3.114941 2.141224 1.023740 1.569813 -0.790226 -0.369509 -0.365397 1.034911 -1.504801 -1.414987 -4.527796 0.943213 -0.426597 -3.116052 -0.904403 1.051022 -1.225346 1.810548 -0.984062 2.454492
wb_dma_ch_sel/assign_142_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_rf -0.175096 0.630771 -0.301527 1.309420 -1.240102 -2.450952 -2.189569 2.642144 -1.432023 0.694935 -2.626112 -0.387575 1.154812 2.130944 0.574321 -0.059906 2.331864 -0.455178 -3.494827 1.257158
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.590728 -2.743949 0.603321 1.680297 -0.418712 2.362917 2.156789 2.159048 1.589442 -2.401156 3.047470 0.093997 2.058003 1.011988 -1.973847 2.081948 1.215595 -0.098763 -0.914835 -1.355690
wb_dma_de/reg_chunk_cnt 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_de/always_23/block_1/case_1/block_4/if_1 1.326279 2.953043 -1.208211 0.535497 -1.896289 -1.518847 -0.133933 5.535306 0.915916 -1.826882 0.846984 1.791424 -2.726388 3.906693 -4.196773 2.026705 1.192635 -0.448461 -0.294001 -2.100243
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.326279 2.953043 -1.208211 0.535497 -1.896289 -1.518847 -0.133933 5.535306 0.915916 -1.826882 0.846984 1.791424 -2.726388 3.906693 -4.196773 2.026705 1.192635 -0.448461 -0.294001 -2.100243
wb_dma/input_wb0m_data_i 5.607130 -0.575361 -0.922261 -1.306232 5.042381 -3.205958 -0.978970 -0.919136 -1.686560 -1.846032 -3.240860 -2.538547 0.462396 1.974845 5.705959 -3.481058 -1.536991 0.990658 -1.180540 -0.102701
wb_dma_de/always_15/stmt_1 -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
wb_dma/wire_ch7_csr -0.631438 2.389919 -2.147349 1.604550 -1.736182 -3.541697 -0.360275 0.620237 -0.549384 1.221063 -1.435377 0.839565 -1.383351 2.351500 -1.464543 -0.790297 0.766128 1.973862 -1.003521 1.132070
wb_dma/input_wb0_ack_i 0.386162 2.880589 -0.431276 0.424163 1.107723 -2.366796 -2.440064 -3.415111 0.249067 -0.040993 -0.820086 -0.119247 -2.305568 -0.176365 -0.369094 -4.087367 -2.726176 4.052262 3.194422 0.933663
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.975747 -1.406931 -2.867758 3.103408 1.476352 -2.041831 3.417937 1.921303 -0.030722 0.331066 -0.238498 1.060971 -0.875185 1.702217 2.183304 -0.476709 0.450888 -2.098144 -0.524753 0.380038
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 3.831469 -1.216305 -1.839818 0.019824 3.232077 -0.588504 4.039213 3.467798 0.952457 -1.759113 -1.159862 0.964121 -0.734810 0.778377 1.371834 -0.308541 -0.671792 -0.639850 -0.245517 -1.218104
wb_dma_ch_sel/assign_125_de_start -0.128611 2.239796 -0.913420 1.390481 2.284170 -0.594091 -0.464992 1.303518 -0.267253 -1.288792 -4.269432 2.642595 2.033353 -2.075634 -2.405135 -0.644274 2.200742 0.743633 -0.847750 -0.360268
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 1.089117 -3.493411 -0.191742 -0.448871 -1.240450 3.728892 0.473426 1.821713 0.583296 -1.997936 1.531450 0.611337 2.131442 -0.697148 1.542647 1.699360 1.926482 -1.812468 2.353061 1.097225
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma_ch_sel/input_dma_busy -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_inc30r 0.001939 -0.475978 -0.672897 6.230355 -2.383196 0.625474 0.207746 0.108141 1.337398 -0.626153 3.418224 -0.712825 0.016219 3.546865 0.062593 1.329975 -0.054993 -1.798096 0.213496 -2.080780
wb_dma_ch_sel/always_45/case_1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_sel/assign_117_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.699068 0.409425 -0.427058 2.885550 3.092544 -1.306392 -0.963003 -2.939733 -0.224954 -0.100584 -3.982955 -0.835164 -1.294319 -2.382970 2.764688 -1.000373 -2.144005 3.342286 -0.276420 -0.676739
wb_dma/wire_ch3_adr0 0.046990 -3.563073 -0.394612 3.793849 -2.470523 2.178601 0.747492 -1.446312 0.016824 -1.154069 2.990596 -0.147529 0.771800 1.573408 1.547633 0.571085 0.061895 -0.841942 1.956459 1.589526
wb_dma_de/always_6/if_1/if_1/cond -0.979055 0.728849 -2.833656 0.071063 2.369458 -1.890458 3.880842 2.390390 2.149159 0.675163 0.947056 1.971084 -0.339070 -2.648513 -0.683254 1.983285 0.877762 1.648292 -1.023317 -2.909333
wb_dma/wire_mast1_pt_out 1.014900 -1.964794 0.762439 -1.170137 2.288554 2.997129 2.173334 -0.968292 1.645433 -0.283145 0.883782 0.112587 -0.972835 -1.960916 0.796394 -0.402272 -1.413973 -0.408188 2.601261 -0.642127
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_de/always_23/block_1/case_1/block_9/if_1 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_ch_sel/always_48 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_ch_sel/always_43 -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_ch_sel/always_42 1.491366 3.007834 -2.792578 -2.866986 -3.126235 -2.164340 4.674528 2.625114 -0.179305 -1.903440 -0.171144 1.215572 -0.375714 3.451377 -1.498936 -0.505356 -1.225894 4.020703 -0.488030 1.708870
wb_dma_ch_sel/always_40 -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_ch_sel/always_47 -1.596873 0.219766 0.107128 5.126299 0.834643 0.784879 -0.121473 -0.212325 0.827066 -2.145034 0.605911 0.332104 2.045937 -0.721066 -0.646089 1.190711 0.526525 -0.139375 -0.376308 -1.646035
wb_dma_ch_sel/always_46 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_sel/always_45 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_sel/always_44 0.850980 -4.625795 0.135836 3.078245 0.459326 0.227361 -0.829598 -2.281464 -2.176121 -1.683543 -0.361665 -1.923781 0.410734 2.269351 3.228780 -0.422392 0.474917 -0.131778 -0.638566 2.750640
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_rf/input_ndnr -1.071532 0.062434 -3.070263 2.844308 0.195107 -2.984336 -0.458736 0.659002 1.670848 1.550451 -0.308465 1.159955 -5.022976 1.129511 -1.341225 1.655020 -0.611715 1.575184 2.866832 -0.193967
wb_dma_de/always_4/if_1/stmt_1 -0.772176 -1.261671 -3.171242 1.219443 1.333694 -1.372322 1.294726 2.798809 1.627942 -1.375978 -2.444346 1.966588 -1.063502 -0.463184 -1.625764 1.172979 0.956663 3.244899 1.655765 0.888521
wb_dma_wb_if/wire_wb_addr_o 2.004871 -0.711124 -1.741755 3.096509 1.190536 -0.991208 2.681973 0.208694 1.116598 0.209658 2.338300 -0.083449 -1.216744 1.794729 1.455045 0.377887 -1.149695 -2.140978 0.503890 -1.708738
wb_dma_ch_sel/assign_111_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_wb_slv/assign_2_pt_sel 3.703621 4.243583 -2.067806 -1.511434 -0.317499 1.848497 4.511960 -0.483911 1.758718 1.475064 1.478564 2.364894 -2.144786 -0.773563 1.399788 0.982456 -2.337696 -2.486515 2.761987 -5.192482
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -2.576035 0.536190 -1.529913 3.678603 1.515837 -2.390137 -0.387758 0.777833 -0.008616 -0.424002 -2.615048 0.747323 0.388965 -1.954458 -0.031912 1.031528 1.457419 2.749828 -1.966673 -0.153462
wb_dma_ch_sel/assign_144_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_de/input_pointer -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 0.317495 0.258525 -1.806795 2.931315 1.340230 -1.991376 1.137904 -3.357249 -0.011983 0.730792 -2.123796 -0.457047 -3.107415 -0.608140 2.862227 -1.416797 -3.440835 3.336465 1.035305 0.182770
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -1.484823 -1.464291 0.706430 1.592989 1.753854 0.031904 -2.744268 -2.662509 -1.015219 -2.679710 -2.930206 -1.475572 1.429392 -1.720996 2.486391 -1.537479 -0.302530 4.411294 0.883575 2.731951
wb_dma_ch_rf/input_wb_rf_adr 3.522253 3.202582 -2.069664 1.434272 -2.749896 0.791180 -1.786299 3.879589 2.752994 -1.355904 -2.219472 -2.149428 1.873165 -1.495046 4.065356 -1.294659 -2.135226 0.987571 -0.112258 -1.896455
wb_dma_ch_sel/input_pointer0 -1.418508 -1.606027 -1.307882 2.848582 0.067405 -0.265775 -2.708860 -0.113525 1.589092 -0.288476 -0.425308 0.248189 -3.678826 0.968713 -1.468278 2.102938 -0.502529 0.796317 4.347538 0.497102
wb_dma_ch_sel/input_pointer1 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma_ch_sel/input_pointer2 0.691963 -1.150029 1.003196 0.749732 1.977518 0.872147 -1.274612 -1.992269 0.048920 -1.948382 -2.073794 -1.625886 -0.872501 -0.164126 1.677449 -1.051244 -2.726779 1.834820 1.566518 0.309014
wb_dma_ch_sel/input_pointer3 -1.612017 -1.732274 -0.124001 0.380529 -0.305534 0.658957 -1.652171 -2.612625 0.273154 -1.806405 -0.129687 -0.574333 -0.639245 -0.453037 0.109006 -0.270179 -1.228584 3.744649 3.783213 2.682035
wb_dma_de/reg_chunk_0 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_sel/reg_am0 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma/assign_2_dma_req -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.199377 -1.463683 0.616457 2.880538 -1.860615 2.291184 -2.417531 -0.312515 0.396087 0.404739 -2.539758 0.248421 -2.644225 1.516689 -1.227663 0.938297 -1.708695 -2.394318 3.463707 1.376390
wb_dma_ch_rf/wire_ch_csr 1.533538 1.738617 -3.056178 0.520222 -2.460470 -2.632123 0.317342 2.308140 -1.120814 0.747027 0.211839 2.048071 0.937109 2.786744 -0.654448 -0.838963 4.364641 0.019447 -1.297623 1.414822
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.801462 -0.831234 0.776062 5.079067 2.235543 -0.120682 0.371112 -1.588752 0.070773 -3.402922 1.299855 -2.929328 0.785464 2.009104 2.920747 0.394379 -2.166448 -0.194209 -1.225242 -1.814052
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_sel/assign_118_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_wb_mast/input_mast_din 1.054629 2.067253 -0.948851 -0.408534 2.484756 -1.438211 0.971356 0.040504 2.058010 -1.169918 2.244872 -0.384881 -2.701440 -0.296466 0.440874 0.543588 -2.305735 2.549425 1.382697 -3.780790
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.305326 0.320766 -0.507163 3.299398 -2.439943 -3.371447 -3.306246 1.429038 -2.518730 0.901010 0.042739 -1.494873 -3.458496 0.799264 6.218104 1.399507 0.136514 -1.255048 -0.296865 2.708003
wb_dma_de/always_2/if_1/stmt_1 0.850980 -4.625795 0.135836 3.078245 0.459326 0.227361 -0.829598 -2.281464 -2.176121 -1.683543 -0.361665 -1.923781 0.410734 2.269351 3.228780 -0.422392 0.474917 -0.131778 -0.638566 2.750640
wb_dma_de/assign_65_done/expr_1 -0.250776 1.642349 -1.845571 -0.482905 0.799607 -0.454063 0.949735 1.692394 1.242157 -0.427778 -2.854281 2.540909 -1.844255 -1.530320 -2.544174 0.595619 -0.569828 1.649189 2.486308 0.201435
wb_dma_ch_sel/reg_de_start_r -1.348167 1.714050 -1.127703 2.738263 0.588297 -1.197449 -0.158993 2.131861 -0.206446 -0.868686 -4.543214 1.938682 0.711087 -1.438437 -1.543132 0.114406 1.197593 1.542595 -1.341941 0.598319
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/input_dma_rest -0.970950 -0.744068 -0.075011 0.641973 -0.552500 1.625722 -1.378653 -2.770297 0.746103 -2.837905 2.559858 -0.608558 1.421248 -0.016521 0.699976 0.376125 -0.282636 3.012620 3.554189 0.297094
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -1.984009 -1.704240 -0.627982 0.328696 -0.422369 0.231188 -3.178419 -1.144313 1.081281 -1.710051 1.676970 -0.045310 -2.011064 0.342140 -1.694896 1.579047 0.325124 2.383927 5.312583 2.050464
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_de/wire_de_csr -2.093760 0.152958 -1.095771 0.718989 -0.180768 -0.764741 -1.033036 -2.753960 0.969722 -0.381963 -0.050224 -0.291941 -1.924072 -0.745434 -0.002171 0.338757 -1.973851 4.456542 3.188834 0.640161
wb_dma_ch_sel/reg_ndnr -1.071532 0.062434 -3.070263 2.844308 0.195107 -2.984336 -0.458736 0.659002 1.670848 1.550451 -0.308465 1.159955 -5.022976 1.129511 -1.341225 1.655020 -0.611715 1.575184 2.866832 -0.193967
wb_dma_ch_sel/reg_txsz -0.432838 1.514316 -0.937817 -0.863098 2.060873 -0.714170 -1.927215 1.677322 1.571260 1.622150 -3.601322 1.474115 -2.703552 -1.513779 -2.290481 1.027723 0.154647 -0.076884 1.666618 -1.684290
wb_dma_rf/always_1/case_1/stmt_10 0.833271 -2.030092 1.096238 1.466483 2.748871 0.640206 -0.531351 1.700552 0.869076 -0.485886 -1.898816 -1.623014 -1.644888 -0.906723 2.415274 0.526769 -2.694331 -1.570113 0.081791 -0.992077
wb_dma_ch_pri_enc/inst_u28 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u29 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/wire_de_adr1 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_ch_arb/always_2/block_1/case_1 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_de/always_18/stmt_1/expr_1 0.796873 -1.225153 -0.899607 2.424271 3.007351 -0.641692 -1.332916 -3.186272 2.550032 0.849051 1.815288 -1.336731 0.575478 1.374175 0.987363 -3.229911 -0.884003 1.665444 2.022696 -2.329595
wb_dma_ch_arb/always_1/if_1 0.024843 1.200375 -1.588342 3.818268 -3.383304 -2.020845 -1.943652 -0.530847 -1.443921 1.125388 -1.030780 0.886840 -4.293823 2.981701 -0.626674 0.956456 -0.466917 -1.517609 2.519409 2.918032
wb_dma_ch_pri_enc/inst_u20 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u21 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u22 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u23 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u24 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u25 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u26 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_pri_enc/inst_u27 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/wire_dma_busy -1.547047 -3.995242 -1.469602 -2.562904 -2.021490 3.395663 -1.049344 2.085714 0.847896 -0.366430 -0.923447 1.300182 1.483348 -3.465302 1.445726 3.135684 3.807502 1.642899 2.644989 1.866990
wb_dma_ch_sel/reg_ack_o -1.513914 0.275953 -0.381161 1.764721 1.500227 -1.094742 -2.203134 -3.615337 -0.814465 -1.213321 -2.655287 -0.916654 -0.718853 -2.099326 2.618009 -0.505971 -1.319706 4.649654 1.247358 1.067379
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_rf/reg_csr_r 1.318377 -0.927077 -0.153219 -2.627369 1.066292 -0.563738 0.486307 0.257034 -1.881943 -3.389408 -2.493310 1.201869 1.955757 -0.041691 -1.314835 -2.416340 -0.145320 1.825788 1.822265 5.410285
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
assert_wb_dma_ch_sel -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_rf/always_27/stmt_1/expr_1 -1.866278 2.394192 -1.195530 1.771807 -0.555572 -1.680897 -0.346898 0.539470 -0.892019 -0.862533 -4.127393 1.798364 0.206457 -1.611164 -1.313960 -0.495147 0.513297 3.153358 -0.301868 2.247675
wb_dma_ch_sel/inst_ch2 0.691963 -1.150029 1.003196 0.749732 1.977518 0.872147 -1.274612 -1.992269 0.048920 -1.948382 -2.073794 -1.625886 -0.872501 -0.164126 1.677449 -1.051244 -2.726779 1.834820 1.566518 0.309014
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_ch_sel/assign_122_valid 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_rf/wire_dma_abort 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_de/assign_67_dma_done_all/expr_1 -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
wb_dma_de/always_4/if_1/cond 0.541513 0.080621 -1.798508 0.150392 0.967928 0.585229 1.211346 3.133849 1.087273 -1.703570 -3.499749 2.817922 -0.283456 -0.973630 -2.436218 0.551345 0.605229 0.670348 2.157030 0.914204
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.173941 1.249211 -0.380868 4.614183 2.393513 -0.678205 0.063379 1.075052 1.489326 -0.376199 1.940489 0.159865 -0.820503 -0.076071 -0.627237 2.531178 0.159646 -3.590527 0.029201 -3.567893
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.497840 -2.861908 -2.614475 3.419137 1.391526 -1.004560 3.202191 2.548398 0.003738 -1.585015 -1.479569 1.217924 0.732722 1.696504 1.791546 -1.029132 1.065410 -0.045901 -0.597766 1.535447
wb_dma_ch_sel/assign_156_req_p0 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
assert_wb_dma_ch_arb/input_advance 2.394672 -1.772829 -2.963998 2.605744 1.422325 -0.847287 3.789353 3.916401 1.449176 -1.022236 -0.439941 2.076181 -0.878892 1.657577 -0.219443 0.477570 0.500675 -1.140319 0.698131 -0.219376
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 1.505423 -2.690333 -0.752101 2.567323 1.515738 0.166611 1.290041 -0.728050 -0.550601 -1.675192 -0.997206 -0.478308 1.230080 0.357188 2.977614 -1.410282 -0.198874 0.681347 -0.140612 1.444168
wb_dma_ch_rf/reg_ch_tot_sz_r -2.285866 -0.975271 -2.541829 -1.010120 3.381757 -2.257354 -0.736394 2.357862 2.531039 2.593828 -0.072774 1.085644 -1.498147 -2.908345 -0.849610 3.071321 3.137154 1.408165 -0.283179 -3.151742
wb_dma_ch_rf/wire_ch_adr0 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_ch_rf/wire_ch_adr1 0.777602 -1.839956 0.967348 1.354551 3.480679 0.065753 -3.302357 2.248927 1.031664 -0.798648 -0.426943 -1.595236 -3.207554 0.083341 0.598544 2.348479 -0.610117 -2.725041 1.181134 -2.258680
wb_dma/wire_ch0_adr0 2.686457 -2.054455 -0.820217 3.207516 1.129069 -0.808106 1.325250 -0.330634 -0.529329 -4.046066 0.421143 -2.039143 1.838824 3.074250 4.048674 -2.228710 -0.868486 2.985417 -1.500885 0.490520
wb_dma_ch_pri_enc/wire_pri24_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma/input_dma_rest_i -0.970950 -0.744068 -0.075011 0.641973 -0.552500 1.625722 -1.378653 -2.770297 0.746103 -2.837905 2.559858 -0.608558 1.421248 -0.016521 0.699976 0.376125 -0.282636 3.012620 3.554189 0.297094
wb_dma_inc30r/assign_1_out 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_sel/assign_133_req_p0 0.075069 -3.101075 -4.013536 1.396189 -0.562950 -3.224135 1.232909 2.822399 0.327141 3.200808 -2.066391 0.902880 -2.859513 2.261684 0.153370 1.270172 1.800882 -0.971950 0.186293 2.704010
wb_dma_ch_rf/always_23 -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_inc30r/reg_out_r -1.068284 -0.297469 -0.189161 4.892393 2.974049 -0.606376 0.439073 1.098182 1.594009 -1.095572 0.371943 -1.974169 0.124925 2.543604 -0.914560 3.550380 0.859871 -2.519375 -2.764843 -4.371367
wb_dma/wire_pointer2 0.691963 -1.150029 1.003196 0.749732 1.977518 0.872147 -1.274612 -1.992269 0.048920 -1.948382 -2.073794 -1.625886 -0.872501 -0.164126 1.677449 -1.051244 -2.726779 1.834820 1.566518 0.309014
wb_dma_de/always_23/block_1/case_1/block_2 1.424483 -2.750534 -0.222647 -0.192731 0.716330 3.382719 -0.044189 0.219016 0.408705 -2.487581 1.401877 1.112769 3.799902 -1.262732 0.712990 0.225966 2.947380 -1.121170 2.060657 0.350702
wb_dma/wire_pointer0 -1.418508 -1.606027 -1.307882 2.848582 0.067405 -0.265775 -2.708860 -0.113525 1.589092 -0.288476 -0.425308 0.248189 -3.678826 0.968713 -1.468278 2.102938 -0.502529 0.796317 4.347538 0.497102
wb_dma/wire_pointer1 -0.648514 -1.538294 -1.463476 2.552646 0.933296 -0.070560 -0.617278 -0.794425 1.051375 -1.199898 -2.299418 0.430865 -2.228795 -0.206430 -0.036470 0.289888 -1.600361 2.605686 3.477166 1.343671
wb_dma/wire_mast0_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_rf/always_26 -3.114941 2.141224 1.023740 1.569813 -0.790226 -0.369509 -0.365397 1.034911 -1.504801 -1.414987 -4.527796 0.943213 -0.426597 -3.116052 -0.904403 1.051022 -1.225346 1.810548 -0.984062 2.454492
wb_dma_de/always_23/block_1/case_1/block_5 -1.137327 0.391610 0.916333 -1.161982 -2.246518 -0.238194 -2.278898 3.691315 0.410257 -3.036023 2.393629 1.977005 -2.296810 1.666189 -5.033863 0.585097 1.527462 3.522221 0.943705 -0.256779
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.341229 -1.310310 -3.017522 2.244165 0.803510 -2.129982 1.286876 2.069394 0.057410 -1.094375 -2.514685 1.395194 -0.087214 0.642866 0.275028 -0.321892 1.568345 2.509585 -0.121228 1.890788
wb_dma_ch_rf/wire_ch_am0_we 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma_ch_rf/always_25 -2.297603 -0.376301 1.806585 4.371560 0.713493 1.838582 0.111041 0.941050 0.008018 -2.646624 -0.177943 -0.292837 1.572616 -1.927277 -0.269746 2.547562 -0.379980 -1.447540 -1.434093 -1.108230
wb_dma/wire_dma_rest -0.970950 -0.744068 -0.075011 0.641973 -0.552500 1.625722 -1.378653 -2.770297 0.746103 -2.837905 2.559858 -0.608558 1.421248 -0.016521 0.699976 0.376125 -0.282636 3.012620 3.554189 0.297094
wb_dma_wb_mast/input_mast_adr 2.004871 -0.711124 -1.741755 3.096509 1.190536 -0.991208 2.681973 0.208694 1.116598 0.209658 2.338300 -0.083449 -1.216744 1.794729 1.455045 0.377887 -1.149695 -2.140978 0.503890 -1.708738
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.384152 -2.924288 -0.094261 4.096658 -1.720262 1.134633 -1.547948 -1.840085 0.476047 0.106719 -2.468292 -0.988084 -2.175054 1.643830 0.467570 0.126756 -2.580317 1.336107 2.434885 2.048409
wb_dma_ch_sel/always_44/case_1 0.850980 -4.625795 0.135836 3.078245 0.459326 0.227361 -0.829598 -2.281464 -2.176121 -1.683543 -0.361665 -1.923781 0.410734 2.269351 3.228780 -0.422392 0.474917 -0.131778 -0.638566 2.750640
wb_dma/wire_ch0_am0 2.144510 -1.248834 -1.081350 1.065176 0.834817 0.497477 2.117481 1.556477 2.168262 -2.883113 2.526512 -0.488678 1.855181 2.482050 0.601526 -1.168692 -0.299631 2.292638 -0.054696 -2.357459
wb_dma/wire_ch0_am1 -1.596873 0.219766 0.107128 5.126299 0.834643 0.784879 -0.121473 -0.212325 0.827066 -2.145034 0.605911 0.332104 2.045937 -0.721066 -0.646089 1.190711 0.526525 -0.139375 -0.376308 -1.646035
wb_dma_ch_rf/always_19/if_1 -1.224190 -1.112131 -0.651866 -0.651761 1.443143 1.058579 2.105203 1.913235 1.835797 -1.748442 0.389836 0.563913 1.848773 -1.870486 -0.993676 1.489498 0.604414 1.994691 -0.497288 -1.574215
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.771470 -4.495749 -0.197879 2.944666 -1.364916 0.914201 0.745165 0.158632 -0.657110 -2.787760 1.348297 -1.576726 2.511407 3.272767 2.506300 -0.890137 1.087471 1.759536 -1.544673 1.804673
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.650694 -0.522177 -0.792322 -2.928956 0.019730 -2.011609 -2.359905 3.946782 2.129703 -2.256607 -0.027712 -0.689935 -0.128088 6.064940 -3.875213 -4.184820 0.654594 3.644545 2.340792 2.464785
wb_dma_de/always_18/stmt_1/expr_1/expr_1 0.796873 -1.225153 -0.899607 2.424271 3.007351 -0.641692 -1.332916 -3.186272 2.550032 0.849051 1.815288 -1.336731 0.575478 1.374175 0.987363 -3.229911 -0.884003 1.665444 2.022696 -2.329595
wb_dma_de/always_3/if_1 -0.173941 1.249211 -0.380868 4.614183 2.393513 -0.678205 0.063379 1.075052 1.489326 -0.376199 1.940489 0.159865 -0.820503 -0.076071 -0.627237 2.531178 0.159646 -3.590527 0.029201 -3.567893
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/assign_16_ch_adr1_we -0.422309 -1.365604 -0.217927 1.355406 0.167430 1.165732 -0.713925 0.444315 1.714058 -0.378583 2.267755 0.046743 -1.567004 0.588231 -1.045979 2.237097 -0.096030 -1.401824 2.603338 -1.393514
wb_dma_wb_if/wire_wbm_data_o 3.323394 -3.010854 -0.371193 1.278867 1.031034 3.394804 1.609989 0.924984 1.907583 -1.306912 3.501218 -0.747449 1.435876 1.643529 2.608945 1.343820 0.068472 -3.576984 1.402998 -3.679371
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.051504 -1.617987 -3.731565 3.488756 0.525377 -1.316048 2.757904 3.241573 1.713682 -0.513445 -0.790339 2.464058 -2.134866 1.514686 -0.950876 1.150637 0.493977 -0.034875 2.174169 0.536472
wb_dma_ch_sel/always_48/case_1/stmt_1 -1.139094 0.469150 -2.661327 4.805791 -2.570981 -3.712457 -1.302669 -0.967928 -1.149256 1.163111 0.842902 0.277565 -4.508595 2.479460 0.557327 1.971836 0.111612 0.229921 1.679559 2.315099
wb_dma_ch_sel/always_48/case_1/stmt_2 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
assert_wb_dma_ch_arb/input_grant0 2.394672 -1.772829 -2.963998 2.605744 1.422325 -0.847287 3.789353 3.916401 1.449176 -1.022236 -0.439941 2.076181 -0.878892 1.657577 -0.219443 0.477570 0.500675 -1.140319 0.698131 -0.219376
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_pri_enc/wire_pri18_out 0.071045 -0.195500 -0.037316 0.610423 0.661012 1.979644 -0.692804 -0.124237 0.933134 -1.488078 -3.055036 1.300872 -1.394887 -1.139268 -1.504028 0.167394 -1.801155 0.492367 3.986243 0.990045
wb_dma_de/assign_6_adr0_cnt_next -1.590728 -2.743949 0.603321 1.680297 -0.418712 2.362917 2.156789 2.159048 1.589442 -2.401156 3.047470 0.093997 2.058003 1.011988 -1.973847 2.081948 1.215595 -0.098763 -0.914835 -1.355690
wb_dma_ch_rf/reg_ch_err 1.810961 -0.182638 -1.508592 2.705683 -0.018227 -0.373320 -0.124639 0.702874 -0.573937 -0.959211 -3.961448 1.628004 -1.542190 1.256813 -0.055989 -1.325063 -0.586668 -0.183531 2.340628 2.680233
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.855969 -2.139777 -2.257135 2.883114 0.472813 0.509252 0.989593 0.858922 2.068955 -0.954869 -0.795070 1.518661 -1.773176 -0.228997 -1.091166 1.527538 -0.599584 1.407024 3.601248 0.574615
wb_dma_wb_slv/input_wb_addr_i 6.405938 2.548533 3.137888 -2.169176 0.927885 3.328495 1.687639 1.388674 -3.674041 -4.472507 -4.038010 -0.196808 -1.630858 0.875876 3.630714 -1.579953 -0.712865 -1.755815 -1.902048 0.189003
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.944221 0.001764 1.015272 -0.242544 0.883801 3.163233 0.709429 0.832989 1.327118 -1.804622 -0.993161 0.897469 0.277755 -0.996008 -1.373019 0.457827 -1.762113 -1.527741 2.369919 -1.052990
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 -1.353347 0.493790 -2.947562 0.350602 1.170474 -2.477948 1.419261 1.319207 1.715000 0.174789 -0.816342 1.393683 -2.176539 -0.875007 -1.406299 1.156911 -0.083115 3.666739 1.151496 -0.473421
