
Alternative 3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800100  000006ea  0000077e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006ea  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000227  00800104  00800104  00000782  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000782  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000007b4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000c0  00000000  00000000  000007f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000123f  00000000  00000000  000008b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ad0  00000000  00000000  00001af3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000704  00000000  00000000  000025c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000298  00000000  00000000  00002cc8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005cb  00000000  00000000  00002f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000df6  00000000  00000000  0000352b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a0  00000000  00000000  00004321  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2e 00 	jmp	0x5c	; 0x5c <__ctors_end>
   4:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   8:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
   c:	0c 94 d9 01 	jmp	0x3b2	; 0x3b2 <__vector_3>
  10:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  14:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  18:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  1c:	0c 94 03 02 	jmp	0x406	; 0x406 <__vector_7>
  20:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  24:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  28:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  2c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  30:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  34:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  38:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  3c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  40:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  44:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  48:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  4c:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  50:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  54:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>
  58:	0c 94 4b 00 	jmp	0x96	; 0x96 <__bad_interrupt>

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	ea ee       	ldi	r30, 0xEA	; 234
  70:	f6 e0       	ldi	r31, 0x06	; 6
  72:	02 c0       	rjmp	.+4      	; 0x78 <__do_copy_data+0x10>
  74:	05 90       	lpm	r0, Z+
  76:	0d 92       	st	X+, r0
  78:	a4 30       	cpi	r26, 0x04	; 4
  7a:	b1 07       	cpc	r27, r17
  7c:	d9 f7       	brne	.-10     	; 0x74 <__do_copy_data+0xc>

0000007e <__do_clear_bss>:
  7e:	23 e0       	ldi	r18, 0x03	; 3
  80:	a4 e0       	ldi	r26, 0x04	; 4
  82:	b1 e0       	ldi	r27, 0x01	; 1
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	ab 32       	cpi	r26, 0x2B	; 43
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	0e 94 2b 02 	call	0x456	; 0x456 <main>
  92:	0c 94 73 03 	jmp	0x6e6	; 0x6e6 <_exit>

00000096 <__bad_interrupt>:
  96:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000009a <blink>:
		}
	}
}

void blink() {
	LCDDR3 = LCDDR3 ^ 0b00000001;
  9a:	ef ee       	ldi	r30, 0xEF	; 239
  9c:	f0 e0       	ldi	r31, 0x00	; 0
  9e:	90 81       	ld	r25, Z
  a0:	81 e0       	ldi	r24, 0x01	; 1
  a2:	89 27       	eor	r24, r25
  a4:	80 83       	st	Z, r24
  a6:	08 95       	ret

000000a8 <init_lcd>:
// Global variable to keep track on how many times the joystick has interrupted
uint16_t clicks = 0;

void init_lcd() {
	// LCD Enable (LCDEN) & Low Power Waveform (LCDAB)
	LCDCRA = (1<<LCDEN) | (1<<LCDAB) | (0<<LCDIF) | (0<<LCDIE) | (0<<LCDBL);
  a8:	80 ec       	ldi	r24, 0xC0	; 192
  aa:	80 93 e4 00 	sts	0x00E4, r24	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7e00e4>

	// external asynchronous clock source (LCDCS), 1/3 bias (LCD2B), 1/4 duty (LCDMUX1:0), 25 segments enabled (LCDPM2:0)
	LCDCRB = (1<<LCDCS) | (0<<LCD2B) | (1<<LCDMUX1) | (1<<LCDMUX0) | (1<<LCDPM2) | (1<<LCDPM1) | (1<<LCDPM0);
  ae:	87 eb       	ldi	r24, 0xB7	; 183
  b0:	80 93 e5 00 	sts	0x00E5, r24	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7e00e5>

	// prescaler setting N=16 (LCDPS2:0), clock divider setting D=8 (LCDCD2:0)
	LCDFRR = (0<<LCDPS2) | (0<<LCDPS1) | (0<<LCDPS0) | (1<<LCDCD2) | (1<<LCDCD1) | (1<<LCDCD0);
  b4:	87 e0       	ldi	r24, 0x07	; 7
  b6:	80 93 e6 00 	sts	0x00E6, r24	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7e00e6>

	// drive time 300 microseconds (LCDDC2:0), contrast control voltage 3.35 V (LCDCC3:0)
	LCDCCR = (0<<LCDDC2) | (0<<LCDDC1) | (0<<LCDDC0) | (1<<LCDCC3) | (1<<LCDCC2) | (1<<LCDCC1) | (1<<LCDCC0);
  ba:	8f e0       	ldi	r24, 0x0F	; 15
  bc:	80 93 e7 00 	sts	0x00E7, r24	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7e00e7>
  c0:	08 95       	ret

000000c2 <init_button>:

}

void init_button() {
	PORTB = (1<<PB7);
  c2:	80 e8       	ldi	r24, 0x80	; 128
  c4:	85 b9       	out	0x05, r24	; 5
	// Pin Change Enable Mask (PCINT15)
	PCMSK1 = (1<<PCINT15);
  c6:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <__TEXT_REGION_LENGTH__+0x7e006c>
	// External Interrupt Mask Register (EIMSK)
	EIMSK = (1<<PCIE1);
  ca:	8d bb       	out	0x1d, r24	; 29
  cc:	08 95       	ret

000000ce <init_timer>:
}

void init_timer() {
	// Timer 1 with 1024 prescaler with CTC (WGM13, WGM12)
	TCCR1B = (0<<WGM13) | (1<<WGM12) | (1<<CS12) | (0<<CS11) | (1<<CS10);
  ce:	8d e0       	ldi	r24, 0x0D	; 13
  d0:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	 * 7812,5 / 1000 * 50 = 390,625
	 * 391 = 50 ms
	 * 391 = 0b110000111
	 */
	// Set Timer1 Output Compare A
	TIMSK1 = (1<<OCIE1A);
  d4:	82 e0       	ldi	r24, 0x02	; 2
  d6:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
	// Set Output Compare Register 1 A to 391 in binary
	//OCR1A = 0b110000111;

	// Blink 1 Hz
	OCR1A = 7812;
  da:	84 e8       	ldi	r24, 0x84	; 132
  dc:	9e e1       	ldi	r25, 0x1E	; 30
  de:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
  e2:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	
	// Start the timer on value 0
	TCNT1 = 0;
  e6:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
  ea:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
  ee:	08 95       	ret

000000f0 <digitLookUp>:
}

uint16_t digitLookUp(uint8_t c) {
  f0:	cf 93       	push	r28
  f2:	df 93       	push	r29
  f4:	cd b7       	in	r28, 0x3d	; 61
  f6:	de b7       	in	r29, 0x3e	; 62
  f8:	64 97       	sbiw	r28, 0x14	; 20
  fa:	0f b6       	in	r0, 0x3f	; 63
  fc:	f8 94       	cli
  fe:	de bf       	out	0x3e, r29	; 62
 100:	0f be       	out	0x3f, r0	; 63
 102:	cd bf       	out	0x3d, r28	; 61

	if(c < 48 || c > 57) {
 104:	90 ed       	ldi	r25, 0xD0	; 208
 106:	98 0f       	add	r25, r24
 108:	9a 30       	cpi	r25, 0x0A	; 10
 10a:	90 f5       	brcc	.+100    	; 0x170 <digitLookUp+0x80>
		return 0;
	}

	uint16_t binary[10];

	binary[0] = 0b0001010101010001; // 0
 10c:	21 e5       	ldi	r18, 0x51	; 81
 10e:	35 e1       	ldi	r19, 0x15	; 21
 110:	3a 83       	std	Y+2, r19	; 0x02
 112:	29 83       	std	Y+1, r18	; 0x01
	binary[1] = 0b0000000100010000; // 1
 114:	20 e1       	ldi	r18, 0x10	; 16
 116:	31 e0       	ldi	r19, 0x01	; 1
 118:	3c 83       	std	Y+4, r19	; 0x04
 11a:	2b 83       	std	Y+3, r18	; 0x03
	binary[2] = 0b0001000111100001; // 2
 11c:	21 ee       	ldi	r18, 0xE1	; 225
 11e:	31 e1       	ldi	r19, 0x11	; 17
 120:	3e 83       	std	Y+6, r19	; 0x06
 122:	2d 83       	std	Y+5, r18	; 0x05
	binary[3] = 0b0001000110110001; // 3
 124:	21 eb       	ldi	r18, 0xB1	; 177
 126:	31 e1       	ldi	r19, 0x11	; 17
 128:	38 87       	std	Y+8, r19	; 0x08
 12a:	2f 83       	std	Y+7, r18	; 0x07
	binary[4] = 0b0000010110110000; // 4
 12c:	20 eb       	ldi	r18, 0xB0	; 176
 12e:	35 e0       	ldi	r19, 0x05	; 5
 130:	3a 87       	std	Y+10, r19	; 0x0a
 132:	29 87       	std	Y+9, r18	; 0x09
	binary[5] = 0b0001010010110001; // 5
 134:	21 eb       	ldi	r18, 0xB1	; 177
 136:	34 e1       	ldi	r19, 0x14	; 20
 138:	3c 87       	std	Y+12, r19	; 0x0c
 13a:	2b 87       	std	Y+11, r18	; 0x0b
	binary[6] = 0b0001010011110001; // 6
 13c:	21 ef       	ldi	r18, 0xF1	; 241
 13e:	34 e1       	ldi	r19, 0x14	; 20
 140:	3e 87       	std	Y+14, r19	; 0x0e
 142:	2d 87       	std	Y+13, r18	; 0x0d
	binary[7] = 0b0001000100010000; // 7
 144:	20 e1       	ldi	r18, 0x10	; 16
 146:	31 e1       	ldi	r19, 0x11	; 17
 148:	38 8b       	std	Y+16, r19	; 0x10
 14a:	2f 87       	std	Y+15, r18	; 0x0f
	binary[8] = 0b0001010111110001; // 8
 14c:	21 ef       	ldi	r18, 0xF1	; 241
 14e:	35 e1       	ldi	r19, 0x15	; 21
 150:	3a 8b       	std	Y+18, r19	; 0x12
 152:	29 8b       	std	Y+17, r18	; 0x11
	binary[9] = 0b0001010110110000; // 9
 154:	20 eb       	ldi	r18, 0xB0	; 176
 156:	35 e1       	ldi	r19, 0x15	; 21
 158:	3c 8b       	std	Y+20, r19	; 0x14
 15a:	2b 8b       	std	Y+19, r18	; 0x13
	binary[10] = '\0';

	return binary[(c - 48)];
 15c:	e8 2f       	mov	r30, r24
 15e:	f0 e0       	ldi	r31, 0x00	; 0
 160:	f0 97       	sbiw	r30, 0x30	; 48
 162:	ee 0f       	add	r30, r30
 164:	ff 1f       	adc	r31, r31
 166:	ec 0f       	add	r30, r28
 168:	fd 1f       	adc	r31, r29
 16a:	81 81       	ldd	r24, Z+1	; 0x01
 16c:	92 81       	ldd	r25, Z+2	; 0x02
 16e:	02 c0       	rjmp	.+4      	; 0x174 <digitLookUp+0x84>
}

uint16_t digitLookUp(uint8_t c) {

	if(c < 48 || c > 57) {
		return 0;
 170:	80 e0       	ldi	r24, 0x00	; 0
 172:	90 e0       	ldi	r25, 0x00	; 0
	binary[8] = 0b0001010111110001; // 8
	binary[9] = 0b0001010110110000; // 9
	binary[10] = '\0';

	return binary[(c - 48)];
}
 174:	64 96       	adiw	r28, 0x14	; 20
 176:	0f b6       	in	r0, 0x3f	; 63
 178:	f8 94       	cli
 17a:	de bf       	out	0x3e, r29	; 62
 17c:	0f be       	out	0x3f, r0	; 63
 17e:	cd bf       	out	0x3d, r28	; 61
 180:	df 91       	pop	r29
 182:	cf 91       	pop	r28
 184:	08 95       	ret

00000186 <writeChar>:

void writeChar(char ch, int pos) {
 186:	cf 93       	push	r28
 188:	df 93       	push	r29
 18a:	eb 01       	movw	r28, r22
	// If pos is less than zero or greater than 5, do nothing
	if(pos < 0 || pos > 5) {
 18c:	66 30       	cpi	r22, 0x06	; 6
 18e:	71 05       	cpc	r23, r1
 190:	d8 f5       	brcc	.+118    	; 0x208 <writeChar+0x82>

	uint16_t digitBinary = 0;
	uint8_t nibble_0 = 0, nibble_1 = 0, nibble_2 = 0, nibble_3 = 0, oldValue = 0, mask = 0, increment = 0;

	// Fetch the value needed to display number "ch" in LCDDRx
	digitBinary = digitLookUp(ch);
 192:	0e 94 78 00 	call	0xf0	; 0xf0 <digitLookUp>

	// Bitshift 1 bit to get valid values for incrementing the pointer
	increment = pos >> 1;
 196:	fe 01       	movw	r30, r28
 198:	f5 95       	asr	r31
 19a:	e7 95       	ror	r30

	// Depending on if the value of pos is even or odd we adjust the nibbles
	// and mask correctly
	if((pos % 2) == 0) {
 19c:	c0 fd       	sbrc	r28, 0
 19e:	11 c0       	rjmp	.+34     	; 0x1c2 <writeChar+0x3c>
		nibble_0 = 0b00001111 & (digitBinary >> 12);
 1a0:	59 2f       	mov	r21, r25
 1a2:	52 95       	swap	r21
 1a4:	5f 70       	andi	r21, 0x0F	; 15
		nibble_1 = 0b00001111 & (digitBinary >> 8);
 1a6:	49 2f       	mov	r20, r25
 1a8:	4f 70       	andi	r20, 0x0F	; 15
		nibble_2 = 0b00001111 & (digitBinary >> 4);
 1aa:	9c 01       	movw	r18, r24
 1ac:	32 95       	swap	r19
 1ae:	22 95       	swap	r18
 1b0:	2f 70       	andi	r18, 0x0F	; 15
 1b2:	23 27       	eor	r18, r19
 1b4:	3f 70       	andi	r19, 0x0F	; 15
 1b6:	23 27       	eor	r18, r19
 1b8:	32 2f       	mov	r19, r18
 1ba:	3f 70       	andi	r19, 0x0F	; 15
		nibble_3 = 0b00001111 & digitBinary;
 1bc:	8f 70       	andi	r24, 0x0F	; 15
		// This mask is needed to preserve what is on the right side of
		// LCDDRx
		mask = 0b11110000;
 1be:	90 ef       	ldi	r25, 0xF0	; 240
 1c0:	10 c0       	rjmp	.+32     	; 0x1e2 <writeChar+0x5c>
		} else {
		nibble_0 = 0b11110000 & (digitBinary >> 8);
 1c2:	59 2f       	mov	r21, r25
 1c4:	50 7f       	andi	r21, 0xF0	; 240
		nibble_1 = 0b11110000 & (digitBinary >> 4);
 1c6:	9c 01       	movw	r18, r24
 1c8:	32 95       	swap	r19
 1ca:	22 95       	swap	r18
 1cc:	2f 70       	andi	r18, 0x0F	; 15
 1ce:	23 27       	eor	r18, r19
 1d0:	3f 70       	andi	r19, 0x0F	; 15
 1d2:	23 27       	eor	r18, r19
 1d4:	42 2f       	mov	r20, r18
 1d6:	40 7f       	andi	r20, 0xF0	; 240
		nibble_2 = 0b11110000 & digitBinary;
 1d8:	38 2f       	mov	r19, r24
 1da:	30 7f       	andi	r19, 0xF0	; 240
		nibble_3 = 0b11110000 & (digitBinary << 4);
 1dc:	82 95       	swap	r24
 1de:	80 7f       	andi	r24, 0xF0	; 240
		// Mask needed to preserve what is on the left side of LCDDRx
		mask = 0b00001111;
 1e0:	9f e0       	ldi	r25, 0x0F	; 15
 1e2:	ff 27       	eor	r31, r31
	// Create a pointer and assign the memory address of LCDDR0
	// (is volatile really needed?)
	volatile uint8_t *LCDDRAddress = &LCDDR0;
	// Increment the pointers memory address with the value calculated earlier
	// This is needed to be able to use LCDDR0+x, LCDDR1+x, LCDDR2+x etc.
	LCDDRAddress = (LCDDRAddress + increment);
 1e4:	e4 51       	subi	r30, 0x14	; 20
 1e6:	ff 4f       	sbci	r31, 0xFF	; 255
	// Preserve the old value by using a mask
	oldValue = mask & *LCDDRAddress;
 1e8:	20 81       	ld	r18, Z
 1ea:	29 23       	and	r18, r25
	// Add the nibble using OR
	*LCDDRAddress = oldValue | nibble_0;
 1ec:	25 2b       	or	r18, r21
 1ee:	20 83       	st	Z, r18
	// Increase the memory address of the pointer with 5 to be able to
	// use LCDDRx+5
	LCDDRAddress = LCDDRAddress + 5;

	oldValue = mask & *LCDDRAddress;
 1f0:	25 81       	ldd	r18, Z+5	; 0x05
 1f2:	29 23       	and	r18, r25
	*LCDDRAddress = oldValue | nibble_1;
 1f4:	24 2b       	or	r18, r20
 1f6:	25 83       	std	Z+5, r18	; 0x05
	// Increase with 5 to be able to use LCDDRx+10
	LCDDRAddress = LCDDRAddress + 5;

	oldValue = mask & *LCDDRAddress;
 1f8:	22 85       	ldd	r18, Z+10	; 0x0a
 1fa:	29 23       	and	r18, r25
	*LCDDRAddress = oldValue | nibble_2;
 1fc:	23 2b       	or	r18, r19
 1fe:	22 87       	std	Z+10, r18	; 0x0a
	// Increase with 5 to be able to use LCDDRx+15
	LCDDRAddress = LCDDRAddress + 5;

	oldValue = mask & *LCDDRAddress;
 200:	27 85       	ldd	r18, Z+15	; 0x0f
 202:	92 23       	and	r25, r18
	*LCDDRAddress = oldValue | nibble_3;
 204:	89 2b       	or	r24, r25
 206:	87 87       	std	Z+15, r24	; 0x0f

}
 208:	df 91       	pop	r29
 20a:	cf 91       	pop	r28
 20c:	08 95       	ret

0000020e <is_prime>:

bool is_prime(long i) {
 20e:	4f 92       	push	r4
 210:	5f 92       	push	r5
 212:	6f 92       	push	r6
 214:	7f 92       	push	r7
 216:	8f 92       	push	r8
 218:	9f 92       	push	r9
 21a:	af 92       	push	r10
 21c:	bf 92       	push	r11
 21e:	cf 92       	push	r12
 220:	df 92       	push	r13
 222:	ef 92       	push	r14
 224:	ff 92       	push	r15
 226:	0f 93       	push	r16
 228:	1f 93       	push	r17
 22a:	cf 93       	push	r28
 22c:	df 93       	push	r29
	uint32_t c;
	// Loop to check if a number is dividable with anything less than half the value of "i"
	for(c = 2; c <= i/2; c++) {
 22e:	2b 01       	movw	r4, r22
 230:	3c 01       	movw	r6, r24
 232:	99 23       	and	r25, r25
 234:	2c f4       	brge	.+10     	; 0x240 <is_prime+0x32>
 236:	2f ef       	ldi	r18, 0xFF	; 255
 238:	42 1a       	sub	r4, r18
 23a:	52 0a       	sbc	r5, r18
 23c:	62 0a       	sbc	r6, r18
 23e:	72 0a       	sbc	r7, r18
 240:	75 94       	asr	r7
 242:	67 94       	ror	r6
 244:	57 94       	ror	r5
 246:	47 94       	ror	r4
 248:	53 01       	movw	r10, r6
 24a:	42 01       	movw	r8, r4
 24c:	22 e0       	ldi	r18, 0x02	; 2
 24e:	42 16       	cp	r4, r18
 250:	51 04       	cpc	r5, r1
 252:	61 04       	cpc	r6, r1
 254:	71 04       	cpc	r7, r1
 256:	18 f1       	brcs	.+70     	; 0x29e <is_prime+0x90>
		if(i%c == 0) {
 258:	c6 2f       	mov	r28, r22
 25a:	d7 2f       	mov	r29, r23
 25c:	18 2f       	mov	r17, r24
 25e:	09 2f       	mov	r16, r25
 260:	60 ff       	sbrs	r22, 0
 262:	2f c0       	rjmp	.+94     	; 0x2c2 <is_prime+0xb4>
 264:	c1 2c       	mov	r12, r1
 266:	d1 2c       	mov	r13, r1
 268:	76 01       	movw	r14, r12
 26a:	68 94       	set
 26c:	c1 f8       	bld	r12, 1
 26e:	0c c0       	rjmp	.+24     	; 0x288 <is_prime+0x7a>
 270:	6c 2f       	mov	r22, r28
 272:	7d 2f       	mov	r23, r29
 274:	81 2f       	mov	r24, r17
 276:	90 2f       	mov	r25, r16
 278:	a7 01       	movw	r20, r14
 27a:	96 01       	movw	r18, r12
 27c:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <__udivmodsi4>
 280:	67 2b       	or	r22, r23
 282:	68 2b       	or	r22, r24
 284:	69 2b       	or	r22, r25
 286:	f9 f0       	breq	.+62     	; 0x2c6 <is_prime+0xb8>
}

bool is_prime(long i) {
	uint32_t c;
	// Loop to check if a number is dividable with anything less than half the value of "i"
	for(c = 2; c <= i/2; c++) {
 288:	8f ef       	ldi	r24, 0xFF	; 255
 28a:	c8 1a       	sub	r12, r24
 28c:	d8 0a       	sbc	r13, r24
 28e:	e8 0a       	sbc	r14, r24
 290:	f8 0a       	sbc	r15, r24
 292:	8c 14       	cp	r8, r12
 294:	9d 04       	cpc	r9, r13
 296:	ae 04       	cpc	r10, r14
 298:	bf 04       	cpc	r11, r15
 29a:	50 f7       	brcc	.-44     	; 0x270 <is_prime+0x62>
 29c:	05 c0       	rjmp	.+10     	; 0x2a8 <is_prime+0x9a>
 29e:	c1 2c       	mov	r12, r1
 2a0:	d1 2c       	mov	r13, r1
 2a2:	76 01       	movw	r14, r12
 2a4:	68 94       	set
 2a6:	c1 f8       	bld	r12, 1
			// Return false as the value of i is not a prime number
			return false;
		}
	}

	if(c == i/2 + 1) {
 2a8:	2f ef       	ldi	r18, 0xFF	; 255
 2aa:	42 1a       	sub	r4, r18
 2ac:	52 0a       	sbc	r5, r18
 2ae:	62 0a       	sbc	r6, r18
 2b0:	72 0a       	sbc	r7, r18
 2b2:	81 e0       	ldi	r24, 0x01	; 1
 2b4:	c4 14       	cp	r12, r4
 2b6:	d5 04       	cpc	r13, r5
 2b8:	e6 04       	cpc	r14, r6
 2ba:	f7 04       	cpc	r15, r7
 2bc:	29 f0       	breq	.+10     	; 0x2c8 <is_prime+0xba>
 2be:	80 e0       	ldi	r24, 0x00	; 0
 2c0:	03 c0       	rjmp	.+6      	; 0x2c8 <is_prime+0xba>
	uint32_t c;
	// Loop to check if a number is dividable with anything less than half the value of "i"
	for(c = 2; c <= i/2; c++) {
		if(i%c == 0) {
			// Return false as the value of i is not a prime number
			return false;
 2c2:	80 e0       	ldi	r24, 0x00	; 0
 2c4:	01 c0       	rjmp	.+2      	; 0x2c8 <is_prime+0xba>
 2c6:	80 e0       	ldi	r24, 0x00	; 0
		// Return true as "i" is a prime number
		return true;
	}

	return false;
}
 2c8:	df 91       	pop	r29
 2ca:	cf 91       	pop	r28
 2cc:	1f 91       	pop	r17
 2ce:	0f 91       	pop	r16
 2d0:	ff 90       	pop	r15
 2d2:	ef 90       	pop	r14
 2d4:	df 90       	pop	r13
 2d6:	cf 90       	pop	r12
 2d8:	bf 90       	pop	r11
 2da:	af 90       	pop	r10
 2dc:	9f 90       	pop	r9
 2de:	8f 90       	pop	r8
 2e0:	7f 90       	pop	r7
 2e2:	6f 90       	pop	r6
 2e4:	5f 90       	pop	r5
 2e6:	4f 90       	pop	r4
 2e8:	08 95       	ret

000002ea <printAt>:

void printAt(long num, int pos) {
 2ea:	8f 92       	push	r8
 2ec:	9f 92       	push	r9
 2ee:	af 92       	push	r10
 2f0:	bf 92       	push	r11
 2f2:	cf 92       	push	r12
 2f4:	df 92       	push	r13
 2f6:	ef 92       	push	r14
 2f8:	ff 92       	push	r15
 2fa:	cf 93       	push	r28
 2fc:	df 93       	push	r29
 2fe:	4b 01       	movw	r8, r22
 300:	5c 01       	movw	r10, r24
 302:	ea 01       	movw	r28, r20
	int pp = pos;
	writeChar( (num % 100) / 10 + '0', pp);
 304:	24 e6       	ldi	r18, 0x64	; 100
 306:	30 e0       	ldi	r19, 0x00	; 0
 308:	40 e0       	ldi	r20, 0x00	; 0
 30a:	50 e0       	ldi	r21, 0x00	; 0
 30c:	0e 94 13 03 	call	0x626	; 0x626 <__divmodsi4>
 310:	0f 2e       	mov	r0, r31
 312:	fa e0       	ldi	r31, 0x0A	; 10
 314:	cf 2e       	mov	r12, r31
 316:	d1 2c       	mov	r13, r1
 318:	e1 2c       	mov	r14, r1
 31a:	f1 2c       	mov	r15, r1
 31c:	f0 2d       	mov	r31, r0
 31e:	a7 01       	movw	r20, r14
 320:	96 01       	movw	r18, r12
 322:	0e 94 13 03 	call	0x626	; 0x626 <__divmodsi4>
 326:	be 01       	movw	r22, r28
 328:	80 e3       	ldi	r24, 0x30	; 48
 32a:	82 0f       	add	r24, r18
 32c:	0e 94 c3 00 	call	0x186	; 0x186 <writeChar>
	//for(volatile int i = 0; i < 1000; i++) {}
	pp++;
 330:	21 96       	adiw	r28, 0x01	; 1
	writeChar( num % 10 + '0', pp);
 332:	c5 01       	movw	r24, r10
 334:	b4 01       	movw	r22, r8
 336:	a7 01       	movw	r20, r14
 338:	96 01       	movw	r18, r12
 33a:	0e 94 13 03 	call	0x626	; 0x626 <__divmodsi4>
 33e:	86 2f       	mov	r24, r22
 340:	be 01       	movw	r22, r28
 342:	80 5d       	subi	r24, 0xD0	; 208
 344:	0e 94 c3 00 	call	0x186	; 0x186 <writeChar>
}
 348:	df 91       	pop	r29
 34a:	cf 91       	pop	r28
 34c:	ff 90       	pop	r15
 34e:	ef 90       	pop	r14
 350:	df 90       	pop	r13
 352:	cf 90       	pop	r12
 354:	bf 90       	pop	r11
 356:	af 90       	pop	r10
 358:	9f 90       	pop	r9
 35a:	8f 90       	pop	r8
 35c:	08 95       	ret

0000035e <button>:
void blink() {
	LCDDR3 = LCDDR3 ^ 0b00000001;
}

void button() {
	printAt(clicks, 3);
 35e:	60 91 04 01 	lds	r22, 0x0104	; 0x800104 <__data_end>
 362:	70 91 05 01 	lds	r23, 0x0105	; 0x800105 <__data_end+0x1>
 366:	80 e0       	ldi	r24, 0x00	; 0
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	43 e0       	ldi	r20, 0x03	; 3
 36c:	50 e0       	ldi	r21, 0x00	; 0
 36e:	0e 94 75 01 	call	0x2ea	; 0x2ea <printAt>
	clicks++;
 372:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <__data_end>
 376:	90 91 05 01 	lds	r25, 0x0105	; 0x800105 <__data_end+0x1>
 37a:	01 96       	adiw	r24, 0x01	; 1
 37c:	90 93 05 01 	sts	0x0105, r25	; 0x800105 <__data_end+0x1>
 380:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <__data_end>
 384:	08 95       	ret

00000386 <computePrimes>:
	//for(volatile int i = 0; i < 1000; i++) {}
	pp++;
	writeChar( num % 10 + '0', pp);
}

void computePrimes(int pos) {
 386:	ec 01       	movw	r28, r24
	long n;

	for(n = 1; ; n++) {
 388:	c1 2c       	mov	r12, r1
 38a:	d1 2c       	mov	r13, r1
 38c:	76 01       	movw	r14, r12
 38e:	c3 94       	inc	r12
		if (is_prime(n)) {
 390:	c7 01       	movw	r24, r14
 392:	b6 01       	movw	r22, r12
 394:	0e 94 07 01 	call	0x20e	; 0x20e <is_prime>
 398:	88 23       	and	r24, r24
 39a:	29 f0       	breq	.+10     	; 0x3a6 <computePrimes+0x20>
			printAt(n, pos);
 39c:	ae 01       	movw	r20, r28
 39e:	c7 01       	movw	r24, r14
 3a0:	b6 01       	movw	r22, r12
 3a2:	0e 94 75 01 	call	0x2ea	; 0x2ea <printAt>
}

void computePrimes(int pos) {
	long n;

	for(n = 1; ; n++) {
 3a6:	8f ef       	ldi	r24, 0xFF	; 255
 3a8:	c8 1a       	sub	r12, r24
 3aa:	d8 0a       	sbc	r13, r24
 3ac:	e8 0a       	sbc	r14, r24
 3ae:	f8 0a       	sbc	r15, r24
		if (is_prime(n)) {
			printAt(n, pos);
		}
	}
 3b0:	ef cf       	rjmp	.-34     	; 0x390 <computePrimes+0xa>

000003b2 <__vector_3>:
	printAt(clicks, 3);
	clicks++;
}

// Spawn the thread button if joystick interrupt occured
ISR(PCINT1_vect) {
 3b2:	1f 92       	push	r1
 3b4:	0f 92       	push	r0
 3b6:	0f b6       	in	r0, 0x3f	; 63
 3b8:	0f 92       	push	r0
 3ba:	11 24       	eor	r1, r1
 3bc:	2f 93       	push	r18
 3be:	3f 93       	push	r19
 3c0:	4f 93       	push	r20
 3c2:	5f 93       	push	r21
 3c4:	6f 93       	push	r22
 3c6:	7f 93       	push	r23
 3c8:	8f 93       	push	r24
 3ca:	9f 93       	push	r25
 3cc:	af 93       	push	r26
 3ce:	bf 93       	push	r27
 3d0:	ef 93       	push	r30
 3d2:	ff 93       	push	r31
	if((PINB >> 7) == 0) {
 3d4:	1f 99       	sbic	0x03, 7	; 3
 3d6:	06 c0       	rjmp	.+12     	; 0x3e4 <__vector_3+0x32>
		spawn(button, 0);
 3d8:	60 e0       	ldi	r22, 0x00	; 0
 3da:	70 e0       	ldi	r23, 0x00	; 0
 3dc:	8f ea       	ldi	r24, 0xAF	; 175
 3de:	91 e0       	ldi	r25, 0x01	; 1
 3e0:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <spawn>
	}
}
 3e4:	ff 91       	pop	r31
 3e6:	ef 91       	pop	r30
 3e8:	bf 91       	pop	r27
 3ea:	af 91       	pop	r26
 3ec:	9f 91       	pop	r25
 3ee:	8f 91       	pop	r24
 3f0:	7f 91       	pop	r23
 3f2:	6f 91       	pop	r22
 3f4:	5f 91       	pop	r21
 3f6:	4f 91       	pop	r20
 3f8:	3f 91       	pop	r19
 3fa:	2f 91       	pop	r18
 3fc:	0f 90       	pop	r0
 3fe:	0f be       	out	0x3f, r0	; 63
 400:	0f 90       	pop	r0
 402:	1f 90       	pop	r1
 404:	18 95       	reti

00000406 <__vector_7>:

// Spawn blink if timer interrupts
ISR(TIMER1_COMPA_vect) {
 406:	1f 92       	push	r1
 408:	0f 92       	push	r0
 40a:	0f b6       	in	r0, 0x3f	; 63
 40c:	0f 92       	push	r0
 40e:	11 24       	eor	r1, r1
 410:	2f 93       	push	r18
 412:	3f 93       	push	r19
 414:	4f 93       	push	r20
 416:	5f 93       	push	r21
 418:	6f 93       	push	r22
 41a:	7f 93       	push	r23
 41c:	8f 93       	push	r24
 41e:	9f 93       	push	r25
 420:	af 93       	push	r26
 422:	bf 93       	push	r27
 424:	ef 93       	push	r30
 426:	ff 93       	push	r31
	spawn(blink, 0);
 428:	60 e0       	ldi	r22, 0x00	; 0
 42a:	70 e0       	ldi	r23, 0x00	; 0
 42c:	8d e4       	ldi	r24, 0x4D	; 77
 42e:	90 e0       	ldi	r25, 0x00	; 0
 430:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <spawn>
}
 434:	ff 91       	pop	r31
 436:	ef 91       	pop	r30
 438:	bf 91       	pop	r27
 43a:	af 91       	pop	r26
 43c:	9f 91       	pop	r25
 43e:	8f 91       	pop	r24
 440:	7f 91       	pop	r23
 442:	6f 91       	pop	r22
 444:	5f 91       	pop	r21
 446:	4f 91       	pop	r20
 448:	3f 91       	pop	r19
 44a:	2f 91       	pop	r18
 44c:	0f 90       	pop	r0
 44e:	0f be       	out	0x3f, r0	; 63
 450:	0f 90       	pop	r0
 452:	1f 90       	pop	r1
 454:	18 95       	reti

00000456 <main>:

int main() {
	// Setup the clockspeed
	CLKPR  = 0x80;
 456:	e1 e6       	ldi	r30, 0x61	; 97
 458:	f0 e0       	ldi	r31, 0x00	; 0
 45a:	80 e8       	ldi	r24, 0x80	; 128
 45c:	80 83       	st	Z, r24
	CLKPR  = 0x00;
 45e:	10 82       	st	Z, r1
	init_lcd();
 460:	0e 94 54 00 	call	0xa8	; 0xa8 <init_lcd>
	init_button();
 464:	0e 94 61 00 	call	0xc2	; 0xc2 <init_button>
	init_timer();
 468:	0e 94 67 00 	call	0xce	; 0xce <init_timer>
	sei();
 46c:	78 94       	sei
	//spawn(button, 0);
	//spawn(blink, 0);
	computePrimes(0);
 46e:	80 e0       	ldi	r24, 0x00	; 0
 470:	90 e0       	ldi	r25, 0x00	; 0
 472:	0e 94 c3 01 	call	0x386	; 0x386 <computePrimes>

00000476 <dispatch>:
        while (1) ;  // not much else to do...
    }
    return p;
}

static void dispatch(thread next) {
 476:	cf 93       	push	r28
 478:	df 93       	push	r29
 47a:	00 d0       	rcall	.+0      	; 0x47c <dispatch+0x6>
 47c:	cd b7       	in	r28, 0x3d	; 61
 47e:	de b7       	in	r29, 0x3e	; 62
 480:	9a 83       	std	Y+2, r25	; 0x02
 482:	89 83       	std	Y+1, r24	; 0x01
    if (setjmp(current->context) == 0) {
 484:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 488:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 48c:	06 96       	adiw	r24, 0x06	; 6
 48e:	0e 94 32 03 	call	0x664	; 0x664 <setjmp>
 492:	89 2b       	or	r24, r25
 494:	59 f4       	brne	.+22     	; 0x4ac <dispatch+0x36>
        current = next;
 496:	89 81       	ldd	r24, Y+1	; 0x01
 498:	9a 81       	ldd	r25, Y+2	; 0x02
 49a:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
 49e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
        longjmp(next->context,1);
 4a2:	61 e0       	ldi	r22, 0x01	; 1
 4a4:	70 e0       	ldi	r23, 0x00	; 0
 4a6:	06 96       	adiw	r24, 0x06	; 6
 4a8:	0e 94 52 03 	call	0x6a4	; 0x6a4 <longjmp>
    }
}
 4ac:	0f 90       	pop	r0
 4ae:	0f 90       	pop	r0
 4b0:	df 91       	pop	r29
 4b2:	cf 91       	pop	r28
 4b4:	08 95       	ret

000004b6 <spawn>:

void spawn(void (* function)(int), int arg) {
 4b6:	cf 93       	push	r28
 4b8:	df 93       	push	r29
 4ba:	00 d0       	rcall	.+0      	; 0x4bc <spawn+0x6>
 4bc:	cd b7       	in	r28, 0x3d	; 61
 4be:	de b7       	in	r29, 0x3e	; 62
    thread newp;

    DISABLE();
 4c0:	f8 94       	cli
    if (!initialized) initialize();
 4c2:	20 91 06 01 	lds	r18, 0x0106	; 0x800106 <initialized>
 4c6:	30 91 07 01 	lds	r19, 0x0107	; 0x800107 <initialized+0x1>
 4ca:	23 2b       	or	r18, r19
 4cc:	e1 f4       	brne	.+56     	; 0x506 <__stack+0x7>
int initialized = 0;

static void initialize(void) {
    int i;
    for (i=0; i<NTHREADS-1; i++)
        threads[i].next = &threads[i+1];
 4ce:	24 ee       	ldi	r18, 0xE4	; 228
 4d0:	31 e0       	ldi	r19, 0x01	; 1
 4d2:	30 93 7c 01 	sts	0x017C, r19	; 0x80017c <threads+0x5>
 4d6:	20 93 7b 01 	sts	0x017B, r18	; 0x80017b <threads+0x4>
 4da:	21 e5       	ldi	r18, 0x51	; 81
 4dc:	32 e0       	ldi	r19, 0x02	; 2
 4de:	30 93 e9 01 	sts	0x01E9, r19	; 0x8001e9 <threads+0x72>
 4e2:	20 93 e8 01 	sts	0x01E8, r18	; 0x8001e8 <threads+0x71>
 4e6:	2e eb       	ldi	r18, 0xBE	; 190
 4e8:	32 e0       	ldi	r19, 0x02	; 2
 4ea:	30 93 56 02 	sts	0x0256, r19	; 0x800256 <threads+0xdf>
 4ee:	20 93 55 02 	sts	0x0255, r18	; 0x800255 <threads+0xde>
    threads[NTHREADS-1].next = NULL;
 4f2:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <threads+0x14c>
 4f6:	10 92 c2 02 	sts	0x02C2, r1	; 0x8002c2 <threads+0x14b>

    initialized = 1;
 4fa:	21 e0       	ldi	r18, 0x01	; 1
 4fc:	30 e0       	ldi	r19, 0x00	; 0
 4fe:	30 93 07 01 	sts	0x0107, r19	; 0x800107 <initialized+0x1>
 502:	20 93 06 01 	sts	0x0106, r18	; 0x800106 <initialized>
    }
	*/
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 506:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <freeQ>
 50a:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <freeQ+0x1>
 50e:	3a 83       	std	Y+2, r19	; 0x02
 510:	29 83       	std	Y+1, r18	; 0x01
    if (*queue) {
 512:	23 2b       	or	r18, r19
 514:	a9 f0       	breq	.+42     	; 0x540 <__stack+0x41>
        *queue = (*queue)->next;
 516:	e9 81       	ldd	r30, Y+1	; 0x01
 518:	fa 81       	ldd	r31, Y+2	; 0x02
 51a:	44 81       	ldd	r20, Z+4	; 0x04
 51c:	55 81       	ldd	r21, Z+5	; 0x05
 51e:	50 93 03 01 	sts	0x0103, r21	; 0x800103 <freeQ+0x1>
 522:	40 93 02 01 	sts	0x0102, r20	; 0x800102 <freeQ>

    DISABLE();
    if (!initialized) initialize();

    newp = dequeue(&freeQ);
    newp->function = function;
 526:	91 83       	std	Z+1, r25	; 0x01
 528:	80 83       	st	Z, r24
    newp->arg = arg;
 52a:	73 83       	std	Z+3, r23	; 0x03
 52c:	62 83       	std	Z+2, r22	; 0x02
    newp->next = NULL;
 52e:	15 82       	std	Z+5, r1	; 0x05
 530:	14 82       	std	Z+4, r1	; 0x04
    if (setjmp(newp->context) == 1) {
 532:	cf 01       	movw	r24, r30
 534:	06 96       	adiw	r24, 0x06	; 6
 536:	0e 94 32 03 	call	0x664	; 0x664 <setjmp>
 53a:	01 97       	sbiw	r24, 0x01	; 1
 53c:	79 f5       	brne	.+94     	; 0x59c <__stack+0x9d>
 53e:	01 c0       	rjmp	.+2      	; 0x542 <__stack+0x43>
 540:	ff cf       	rjmp	.-2      	; 0x540 <__stack+0x41>
        ENABLE();
 542:	78 94       	sei
        current->function(current->arg);
 544:	a0 91 00 01 	lds	r26, 0x0100	; 0x800100 <__data_start>
 548:	b0 91 01 01 	lds	r27, 0x0101	; 0x800101 <__data_start+0x1>
 54c:	ed 91       	ld	r30, X+
 54e:	fc 91       	ld	r31, X
 550:	11 97       	sbiw	r26, 0x01	; 1
 552:	12 96       	adiw	r26, 0x02	; 2
 554:	8d 91       	ld	r24, X+
 556:	9c 91       	ld	r25, X
 558:	13 97       	sbiw	r26, 0x03	; 3
 55a:	09 95       	icall
        DISABLE();
 55c:	f8 94       	cli
        enqueue(current, &freeQ);
 55e:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <__data_start>
 562:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <__data_start+0x1>
    initialized = 1;
}

static void enqueue(thread p, thread *queue) {

	thread q = *queue;
 566:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <freeQ>
 56a:	90 91 03 01 	lds	r25, 0x0103	; 0x800103 <freeQ+0x1>
	*queue = p;
 56e:	f0 93 03 01 	sts	0x0103, r31	; 0x800103 <freeQ+0x1>
 572:	e0 93 02 01 	sts	0x0102, r30	; 0x800102 <freeQ>
	p->next = q;
 576:	95 83       	std	Z+5, r25	; 0x05
 578:	84 83       	std	Z+4, r24	; 0x04
    }
	*/
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 57a:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <readyQ>
 57e:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <readyQ+0x1>
    if (*queue) {
 582:	00 97       	sbiw	r24, 0x00	; 0
 584:	51 f0       	breq	.+20     	; 0x59a <__stack+0x9b>
        *queue = (*queue)->next;
 586:	fc 01       	movw	r30, r24
 588:	24 81       	ldd	r18, Z+4	; 0x04
 58a:	35 81       	ldd	r19, Z+5	; 0x05
 58c:	30 93 09 01 	sts	0x0109, r19	; 0x800109 <readyQ+0x1>
 590:	20 93 08 01 	sts	0x0108, r18	; 0x800108 <readyQ>
    if (setjmp(newp->context) == 1) {
        ENABLE();
        current->function(current->arg);
        DISABLE();
        enqueue(current, &freeQ);
        dispatch(dequeue(&readyQ));
 594:	0e 94 3b 02 	call	0x476	; 0x476 <dispatch>
 598:	01 c0       	rjmp	.+2      	; 0x59c <__stack+0x9d>
 59a:	ff cf       	rjmp	.-2      	; 0x59a <__stack+0x9b>
    }
    SETSTACK(&newp->context, &newp->stack);
 59c:	e9 81       	ldd	r30, Y+1	; 0x01
 59e:	fa 81       	ldd	r31, Y+2	; 0x02
 5a0:	36 96       	adiw	r30, 0x06	; 6
 5a2:	89 81       	ldd	r24, Y+1	; 0x01
 5a4:	9a 81       	ldd	r25, Y+2	; 0x02
 5a6:	87 59       	subi	r24, 0x97	; 151
 5a8:	9f 4f       	sbci	r25, 0xFF	; 255
 5aa:	91 8b       	std	Z+17, r25	; 0x11
 5ac:	80 8b       	std	Z+16, r24	; 0x10
 5ae:	93 8b       	std	Z+19, r25	; 0x13
 5b0:	82 8b       	std	Z+18, r24	; 0x12
	
    // Enqueue the current thread
    enqueue(current, &readyQ);
 5b2:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <__data_start>
 5b6:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <__data_start+0x1>
    initialized = 1;
}

static void enqueue(thread p, thread *queue) {

	thread q = *queue;
 5ba:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <readyQ>
 5be:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <readyQ+0x1>
	*queue = p;
 5c2:	f0 93 09 01 	sts	0x0109, r31	; 0x800109 <readyQ+0x1>
 5c6:	e0 93 08 01 	sts	0x0108, r30	; 0x800108 <readyQ>
	p->next = q;
 5ca:	95 83       	std	Z+5, r25	; 0x05
 5cc:	84 83       	std	Z+4, r24	; 0x04
    SETSTACK(&newp->context, &newp->stack);
	
    // Enqueue the current thread
    enqueue(current, &readyQ);
    // Start the newly created thread
    dispatch(newp);
 5ce:	89 81       	ldd	r24, Y+1	; 0x01
 5d0:	9a 81       	ldd	r25, Y+2	; 0x02
 5d2:	0e 94 3b 02 	call	0x476	; 0x476 <dispatch>

    ENABLE();
 5d6:	78 94       	sei
}
 5d8:	0f 90       	pop	r0
 5da:	0f 90       	pop	r0
 5dc:	df 91       	pop	r29
 5de:	cf 91       	pop	r28
 5e0:	08 95       	ret

000005e2 <__udivmodsi4>:
 5e2:	a1 e2       	ldi	r26, 0x21	; 33
 5e4:	1a 2e       	mov	r1, r26
 5e6:	aa 1b       	sub	r26, r26
 5e8:	bb 1b       	sub	r27, r27
 5ea:	fd 01       	movw	r30, r26
 5ec:	0d c0       	rjmp	.+26     	; 0x608 <__udivmodsi4_ep>

000005ee <__udivmodsi4_loop>:
 5ee:	aa 1f       	adc	r26, r26
 5f0:	bb 1f       	adc	r27, r27
 5f2:	ee 1f       	adc	r30, r30
 5f4:	ff 1f       	adc	r31, r31
 5f6:	a2 17       	cp	r26, r18
 5f8:	b3 07       	cpc	r27, r19
 5fa:	e4 07       	cpc	r30, r20
 5fc:	f5 07       	cpc	r31, r21
 5fe:	20 f0       	brcs	.+8      	; 0x608 <__udivmodsi4_ep>
 600:	a2 1b       	sub	r26, r18
 602:	b3 0b       	sbc	r27, r19
 604:	e4 0b       	sbc	r30, r20
 606:	f5 0b       	sbc	r31, r21

00000608 <__udivmodsi4_ep>:
 608:	66 1f       	adc	r22, r22
 60a:	77 1f       	adc	r23, r23
 60c:	88 1f       	adc	r24, r24
 60e:	99 1f       	adc	r25, r25
 610:	1a 94       	dec	r1
 612:	69 f7       	brne	.-38     	; 0x5ee <__udivmodsi4_loop>
 614:	60 95       	com	r22
 616:	70 95       	com	r23
 618:	80 95       	com	r24
 61a:	90 95       	com	r25
 61c:	9b 01       	movw	r18, r22
 61e:	ac 01       	movw	r20, r24
 620:	bd 01       	movw	r22, r26
 622:	cf 01       	movw	r24, r30
 624:	08 95       	ret

00000626 <__divmodsi4>:
 626:	05 2e       	mov	r0, r21
 628:	97 fb       	bst	r25, 7
 62a:	1e f4       	brtc	.+6      	; 0x632 <__divmodsi4+0xc>
 62c:	00 94       	com	r0
 62e:	0e 94 2a 03 	call	0x654	; 0x654 <__negsi2>
 632:	57 fd       	sbrc	r21, 7
 634:	07 d0       	rcall	.+14     	; 0x644 <__divmodsi4_neg2>
 636:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <__udivmodsi4>
 63a:	07 fc       	sbrc	r0, 7
 63c:	03 d0       	rcall	.+6      	; 0x644 <__divmodsi4_neg2>
 63e:	4e f4       	brtc	.+18     	; 0x652 <__divmodsi4_exit>
 640:	0c 94 2a 03 	jmp	0x654	; 0x654 <__negsi2>

00000644 <__divmodsi4_neg2>:
 644:	50 95       	com	r21
 646:	40 95       	com	r20
 648:	30 95       	com	r19
 64a:	21 95       	neg	r18
 64c:	3f 4f       	sbci	r19, 0xFF	; 255
 64e:	4f 4f       	sbci	r20, 0xFF	; 255
 650:	5f 4f       	sbci	r21, 0xFF	; 255

00000652 <__divmodsi4_exit>:
 652:	08 95       	ret

00000654 <__negsi2>:
 654:	90 95       	com	r25
 656:	80 95       	com	r24
 658:	70 95       	com	r23
 65a:	61 95       	neg	r22
 65c:	7f 4f       	sbci	r23, 0xFF	; 255
 65e:	8f 4f       	sbci	r24, 0xFF	; 255
 660:	9f 4f       	sbci	r25, 0xFF	; 255
 662:	08 95       	ret

00000664 <setjmp>:
 664:	dc 01       	movw	r26, r24
 666:	2d 92       	st	X+, r2
 668:	3d 92       	st	X+, r3
 66a:	4d 92       	st	X+, r4
 66c:	5d 92       	st	X+, r5
 66e:	6d 92       	st	X+, r6
 670:	7d 92       	st	X+, r7
 672:	8d 92       	st	X+, r8
 674:	9d 92       	st	X+, r9
 676:	ad 92       	st	X+, r10
 678:	bd 92       	st	X+, r11
 67a:	cd 92       	st	X+, r12
 67c:	dd 92       	st	X+, r13
 67e:	ed 92       	st	X+, r14
 680:	fd 92       	st	X+, r15
 682:	0d 93       	st	X+, r16
 684:	1d 93       	st	X+, r17
 686:	cd 93       	st	X+, r28
 688:	dd 93       	st	X+, r29
 68a:	ff 91       	pop	r31
 68c:	ef 91       	pop	r30
 68e:	8d b7       	in	r24, 0x3d	; 61
 690:	8d 93       	st	X+, r24
 692:	8e b7       	in	r24, 0x3e	; 62
 694:	8d 93       	st	X+, r24
 696:	8f b7       	in	r24, 0x3f	; 63
 698:	8d 93       	st	X+, r24
 69a:	ed 93       	st	X+, r30
 69c:	fd 93       	st	X+, r31
 69e:	88 27       	eor	r24, r24
 6a0:	99 27       	eor	r25, r25
 6a2:	09 94       	ijmp

000006a4 <longjmp>:
 6a4:	dc 01       	movw	r26, r24
 6a6:	cb 01       	movw	r24, r22
 6a8:	81 30       	cpi	r24, 0x01	; 1
 6aa:	91 05       	cpc	r25, r1
 6ac:	81 1d       	adc	r24, r1
 6ae:	2d 90       	ld	r2, X+
 6b0:	3d 90       	ld	r3, X+
 6b2:	4d 90       	ld	r4, X+
 6b4:	5d 90       	ld	r5, X+
 6b6:	6d 90       	ld	r6, X+
 6b8:	7d 90       	ld	r7, X+
 6ba:	8d 90       	ld	r8, X+
 6bc:	9d 90       	ld	r9, X+
 6be:	ad 90       	ld	r10, X+
 6c0:	bd 90       	ld	r11, X+
 6c2:	cd 90       	ld	r12, X+
 6c4:	dd 90       	ld	r13, X+
 6c6:	ed 90       	ld	r14, X+
 6c8:	fd 90       	ld	r15, X+
 6ca:	0d 91       	ld	r16, X+
 6cc:	1d 91       	ld	r17, X+
 6ce:	cd 91       	ld	r28, X+
 6d0:	dd 91       	ld	r29, X+
 6d2:	ed 91       	ld	r30, X+
 6d4:	fd 91       	ld	r31, X+
 6d6:	0d 90       	ld	r0, X+
 6d8:	f8 94       	cli
 6da:	fe bf       	out	0x3e, r31	; 62
 6dc:	0f be       	out	0x3f, r0	; 63
 6de:	ed bf       	out	0x3d, r30	; 61
 6e0:	ed 91       	ld	r30, X+
 6e2:	fd 91       	ld	r31, X+
 6e4:	09 94       	ijmp

000006e6 <_exit>:
 6e6:	f8 94       	cli

000006e8 <__stop_program>:
 6e8:	ff cf       	rjmp	.-2      	; 0x6e8 <__stop_program>
