Start time: 15:47:44 on Apr 12,2024
qverilog ran_arr.sv 
-- Compiling module ran_arr
** Warning: ran_arr.sv(8): (qverilog-2897) Using non-standard foreach loop variable list syntax.
** Warning: ran_arr.sv(15): (qverilog-2897) Using non-standard foreach loop variable list syntax.
** Warning: ran_arr.sv(25): (qverilog-2897) Using non-standard foreach loop variable list syntax.

Top level modules:
	ran_arr
# vsim -lib work work.ran_arr -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ran_arr.sv(8): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: ran_arr.sv(15): (vopt-2897) Using non-standard foreach loop variable list syntax.
# ** Warning: ran_arr.sv(25): (vopt-2897) Using non-standard foreach loop variable list syntax.
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ran_arr(fast)
# run -all
# arr[0][0]==73
# arr[0][1]==89
# arr[0][2]==93
# arr[0][3]==94
# arr[1][0]==17
# arr[1][1]==64
# arr[1][2]==80
# arr[1][3]==94
# arr[2][0]==11
# arr[2][1]==12
# arr[2][2]==13
# arr[2][3]==22
# arr[3][0]==93
# arr[3][1]==94
# arr[3][2]==98
# arr[3][3]==100
#  quit -f
# End time: 15:47:48 on Apr 12,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 6
