-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Sat Aug  1 10:26:55 2020
-- Host        : DESKTOP-0V46LPK running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Picture_B_Rom_sim_netlist.vhdl
-- Design      : Picture_B_Rom
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s15ftgb196-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => douta(0)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => douta(7)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"28292A2A29252222262F363D53757A664F556F766957460038251F1D191B1C1E",
      INIT_01 => X"77745B2306181D1A2123201B1A19181718191C1D1E1E1E1E1F1F1C1E21222425",
      INIT_02 => X"191A171A161E2848483F3345565C5748303550646B64493746616E6F60434263",
      INIT_03 => X"3E4B4B607A7A5D4F607376614F58717664515217212E2A291817191A1D2E311A",
      INIT_04 => X"1D201F1919181816191A19191A1B1C1D2022202120211F21262525282B292B2D",
      INIT_05 => X"171E2D4C4A39304759625C4B2F3B586B6F654C3B5169716D5D3D4972847A5729",
      INIT_06 => X"7575614F5D757968565B7376644E44610123282A1F2019181F34382216181417",
      INIT_07 => X"1A1C1C1C1C1A1B1A1A1A1A1D1E1F2127292C2C2E2D303940474D6B817D645962",
      INIT_08 => X"4938334E61685F482E435E6D6E60433B59737A755F4237362B19131618191B1B",
      INIT_09 => X"647B7A66585E737560504A6637062F341F1E1F1F21373E2919140E13181C2A4B",
      INIT_0A => X"1A191A1A1D1F24272C302F34373C3F45577B89765858718178635C6475725F51",
      INIT_0B => X"68685D47354C63727364493D575F4E321C13151717191B1A19191A191B1E1D1A",
      INIT_0C => X"5C64797961504A5A6F0C1F1E2733201A253945371718120F13161B434F3A3B59",
      INIT_0D => X"282B30383B425669877F5F485F7B7F6D54566D7A735F5463726E5A50647B7967",
      INIT_0E => X"3F51687A795A371F1A151517191A191A19191A1C1D1B1B1B1C1C1C1B20272727",
      INIT_0F => X"64504757614F092925291F1F24394846271115121214141F323546606E6F634E",
      INIT_10 => X"544A4F79857C63506680847056506B79725F576875715B54697E7C665B687C7A",
      INIT_11 => X"110A11181413111313191E211E1B1D20201F1F1E1E1E21262C322F333F4D5559",
      INIT_12 => X"5C5B4813262A22272C44535947191316111417171C2E4A5E72766F5A4E47402A",
      INIT_13 => X"7F73584A6983846E54536F7B73615A6975705A546A7D7B6455617A77614C4559",
      INIT_14 => X"18191B1C1E1D1D1B1A1A1F211E1C1D1D22272B2E333230495350595453515774",
      INIT_15 => X"2128251C3A5662665C381013111215181F305268787457270D10151916161617",
      INIT_16 => X"68817F675057727C715E5C6E7C77635C6A7F7D6B5B647877614B42585C506A2A",
      INIT_17 => X"1B1C1C1C1A1A1A1D20272D2A231C15171E1F1B3E51525C59554F59727E71584F",
      INIT_18 => X"41626B6E634A1710100D10111831473C2710070C121516151418191A1A1A1B1B",
      INIT_19 => X"4C59747A6B58586C7B7663606D80816F676C7B755C4C475C5B4D5F6111252423",
      INIT_1A => X"24282B2C3133312C2520212426221C4451535C59555059757F70554E6A7F7B63",
      INIT_1B => X"66471813100A0C121614101214161313131416151718191B1B1B1C1D1B1B2020",
      INIT_1C => X"6953516A746B5858707F7C6D666F7B755C4C4C615D4F5A7820242A2345626D71",
      INIT_1D => X"3738342C27232626261D1D4552515A55524E5B767D6D53506C7E79604C59757B",
      INIT_1E => X"1014191A1614110F0C0C11131312131515161719181A1D2023282B282B303537",
      INIT_1F => X"7A6B575871817F7068717C725A4B4C635D525F6F7F0F24274E666B6448231113",
      INIT_20 => X"2B2626272C2A2B454D4F57544F4C5C7679694F536E7F785D4B5A747765505570",
      INIT_21 => X"0E101112131312141417181717191919171718191C22282B303533363E3C342F",
      INIT_22 => X"7384847871747D725A4D4F645E56626C884F19294E584624121213131B1A1712",
      INIT_23 => X"30323647484C56524D495F7778644D54707F765D4C61787B685559727B6D5A5B",
      INIT_24 => X"1311130E0F0E13191D1A1F2D4050524038455E6965543E475D5C40161C20272B",
      INIT_25 => X"72727B6F574B4E645C56657A848726252219111318160E131817141414141616",
      INIT_26 => X"454C5754504C637978614C56727F72574D667C7C67555B757C6B585D76848278",
      INIT_27 => X"324958625D41445B747C72563B526E766D553F4E656A54160A161E262C2A2D40",
      INIT_28 => X"5C4C4E615852627687776713110F0F1113110E161E1915131112110D0E12141F",
      INIT_29 => X"504D657D7B634C56748071554D677C7E685A62787E6B585E7A82766563757F72",
      INIT_2A => X"613B3F5E737A704E3D56707B6E513A4D67756A3C0B181E232B2A3345494C5454",
      INIT_2B => X"575464768A76724B121013100C0807121F1B15111214111D3B433232516A7775",
      INIT_2C => X"7A644E5A7781715449666D412A2A25322A253544607661505E738272574B5263",
      INIT_2D => X"76776D493E5C73796A4D394E6A797457231119202926344B474D514F4A4C697E",
      INIT_2E => X"8B78627B31170906080B0C131B1E17100F130E2F4B3F2A2F4E6470695340415E",
      INIT_2F => X"7B8270544A5A25001922231F161B1712150E0F0C07143F415952526355546575",
      INIT_30 => X"425D7376674735526B7674562811121C27232F49484A4F4C464A698079604E60",
      INIT_31 => X"5F482C190E0C1012101523282026385360503E455763716B5A475864706F5E46",
      INIT_32 => X"4D6369320A1C263430281C1916191B1E16110A00185857675A586B7C85746164",
      INIT_33 => X"604137576C746A51230717191A1F254148524F4F48506E7D785D4F637D7F6E52",
      INIT_34 => X"362E3944595C5E7482828B939692877E7E8180857667656D75756D554F55676E",
      INIT_35 => X"50251C15090C1D1F1A1919161B1419120429556B535369848A78635E5D534844",
      INIT_36 => X"646A644C29090A14191D1F212E4952514B516F7E74594E657E7F6D5350687C79",
      INIT_37 => X"8F9DA3A6A7A7A6A4A6A8ACA8A2A19D9793918780827C756C69625F5B4E362B4D",
      INIT_38 => X"624A25100E0D1215141212191605186D54566F878D7B605C5C5658616069757F",
      INIT_39 => X"342316121C182421244652504A58738075595068807F6B515369766B574F6069",
      INIT_3A => X"B2B0AFAEACABA59E9B9A98959290908D948F8282867B7062514E3A4359635B46",
      INIT_3B => X"12201A0B090D0D1017190424605F6D858B7A5F5B7D80848D91969BA4A5A8ABAE",
      INIT_3C => X"1915242428565C4F4352747E725650667B7C6A5356727A6F593D2D3649310E15",
      INIT_3D => X"ABA9A6A4A39E9C9B9793908C878584848387857C7673644D4E4C483A43453222",
      INIT_3E => X"0C080E0D1017230326626F878A775D5C9CA2A3A9AEAEB4B1B0B2B1AFB2B1B0AE",
      INIT_3F => X"2143534C4155777E7156526C87846A50536E796B45303E5E675D32404241532A",
      INIT_40 => X"A19E9C999894908B8A877D7C8181827B7B7A776C5A494A4247504C2F10121A27",
      INIT_41 => X"090E1B2610246D86826F575CA8ABB4B7B5B5B5B4B1AFAFB2B0B1AFADABA9AAA7",
      INIT_42 => X"4259757A6B57577289846B525D68742F2A27296264543C1B1D455D3F260C080E",
      INIT_43 => X"95918C8B8A8A8A877E857E7C7774777A766366585055614E43252D261D292E3C",
      INIT_44 => X"1F041A727A5E4B5AB5B5B7B8B8B7B5B4B1B1B1ACAEB0AFAFADA9A3A19E9C9997",
      INIT_45 => X"666461636B69655E6162594233211431413B34272D22383D351D080509080A3A",
      INIT_46 => X"8A8B8A8E8F848E8A87807B7C7F7C71786E75736E6E635D4C47494E414C656A6A",
      INIT_47 => X"5C574357B9B8B8B8B7B6B6B5B3B1AFADADABABADACA9A4A19F9C9995948E8B8A",
      INIT_48 => X"717578787B6E4C36262526121B202C28372D15383C2C1606030905202A140717",
      INIT_49 => X"8E8B83898887807E7D7E7E707C787B7A796F746F6F6B6664666D6A6B6D6A6767",
      INIT_4A => X"BAB9B7B5B4B2B2B3B3AFAAA7A7ABAAA5A5A7A3A19E9B9593918C8A8684878A8A",
      INIT_4B => X"9393815D311016261D1818181F261C1D2A251C0905060511361F11061C534A56",
      INIT_4C => X"83837F7F888C919A9E9EA09B9D8B99958E8478737276767A7677818484848B8E",
      INIT_4D => X"B0B0AFB0B0ADAAA6A4A6A6A6A29D9D9C9B95908F8B888582818383868A846A84",
      INIT_4E => X"755227111F41382C1A1C1A0F141D1C1106040406413013170E2A4C55BDBBB6B1",
      INIT_4F => X"AAADB2B3B8B7BBBDB3A79C929792848B8584867881858A8B8789919495928F8B",
      INIT_50 => X"AAA8A6A29D9C9F9EA09F96919895918C8883807D7A7D8288876B667C8086929E",
      INIT_51 => X"17293F3E2F2B120A0F1518130703060E41471C15160E2B5AB9B6B3ACACADACAC",
      INIT_52 => X"BCBDBABAC3C3B6B49F9182887A6E6F67737E818589838B85869190908A856B55",
      INIT_53 => X"A59F9C97928D909388898A8584817F7D777A7E75726A86929A959FA0A0B2B2B7",
      INIT_54 => X"2E2D2C241712100E0903040E3A4B21191A16135DB6B5B2AFACA8AAACACA9A7A8",
      INIT_55 => X"BBBBB8AC988D6D553D1F4A6D799391919394998C938F93928E9398998F6B4127",
      INIT_56 => X"9290888385857F827D7B7C7D7B75696C738A938C8C80819CA0A8ADAFB8BCB9BA",
      INIT_57 => X"1B0807070603060A3B5D372B2524203EB0B0AFADAAA9A6A6A3A4A3A1A09E9695",
      INIT_58 => X"1F1B1610142D4F8099A2A3AA9EA4AA9C9FA299959E9DA1A090978C756D353C2C",
      INIT_59 => X"7F78786E797F7D7F8D86707168615A5A6B85797E8CA8A0A8ABA59B9A735E492B",
      INIT_5A => X"0906000A456F5D4F3F333632AAA9A8A5A4A49F9E9C9C9A9A999792908C898686",
      INIT_5B => X"2126597E88A1A9A8ACAFAFA5AAAFA7A9A8A4A0A69C938D9899976F4E24120806",
      INIT_5C => X"7F82878A8263513B1A34213F53626F687482706D60462E302A1824283535383B",
      INIT_5D => X"496E61544F4E4740A1A0A1A09C999592908E8D88838582827B76716F74747E8F",
      INIT_5E => X"84B4B3AEB7B6AEB0B8ABA5AAA7ADA9A6ADA6938B87889394805F25100F09070F",
      INIT_5F => X"2D33514D4839212C415B7D56564D5E40332F281E202C3A3B210D052644283E69",
      INIT_60 => X"5A635858A29F9F9C98959292918E8985827E7979736C645A606F889A918D704D",
      INIT_61 => X"C0BAA7B1AFA6B0A8ADA5ACB3A7ADA198988B8F9C9D8C5D28210A0C0F3A486152",
      INIT_62 => X"2D4C4A2D32645A5E4C483F3836301D2B33553C1417170B0B4C3B3C5E84A6B5C0",
      INIT_63 => X"9E9E9D9894918F8C8C87837B777673706B67718B9AA2936E5C524E1D181D2A54",
      INIT_64 => X"9FA7A9A4B2ACA9ADB6A9ACA7A38E847F8E8FA7874E3418274363786373766751",
      INIT_65 => X"3E3A3857482A3E272C242538564F1D1E614236065050534A8DBABABAC7BCA1A9",
      INIT_66 => X"8D88868585827F7A72676A69727B82939897855D2A15234C23292123303D343F",
      INIT_67 => X"A69D959A91A09EAF9D948B8B868B97A6977738393F615A53766D5B6C99939290",
      INIT_68 => X"383825331F1C30475933264E5B57802028615276A1B7B6C8C2AEA6ACA5A0A59A",
      INIT_69 => X"847F787474767877869193938C6B4D2F501F172439222C394A33342A45373830",
      INIT_6A => X"89938E9FA08B8D8F8A807C9FAF97A47D544E3343727F817696928F8E8A888787",
      INIT_6B => X"222330554F1F141B295E9A2211365270A7B1B0BBB0AAAD9E9E98A69591978C8C",
      INIT_6C => X"798381848D978995831A111E1330341E1D253D534A50423B233449433B23283C",
      INIT_6D => X"8490807B858F8E89A2A4B8B2B28F644858738283948F8F908B8A8787897E777D",
      INIT_6E => X"491B1D14164A64190A2E4A7599A5A7A0919D9E98A199948E91998F8C969B9B93",
      INIT_6F => X"8D957F40050F1D1814201F342D1A2A515E45375A482D2F3B573D372D32392A51",
      INIT_70 => X"8C8988858B9C9DB2BBC4BEA5556885919694979290918D8E8887838185858586",
      INIT_71 => X"4F4206221618335E6A899C8BA0B2A8A0A3AA9CA8A0A99D99A8A28D9C8A8484A3",
      INIT_72 => X"0816191C1A221E1C1D2F2D406A3D37414C2D234043516B392B293C475E370B12",
      INIT_73 => X"909897A5A2A9BDB3B49B89989F9A98959698938C8D8B868A89858C8E93702502",
      INIT_74 => X"2A1A1B20414D6F9BA9ADAAAA98B3B4ADACC6B9AFA9BF9BAABC9AA7909B8C8387",
      INIT_75 => X"2124201B1F2231394743211C372E0F23265064505836263B3E4A490D110E1118",
      INIT_76 => X"A6A2AAC5C4B99A86A6A29D979898958F8F898886838187836317150F1C1B1717",
      INIT_77 => X"0C17337B91B0B1A19C9FB2ACB3B4C3C0B1B5B4AFB0C6AFA7B0B1A0988A959FBB",
      INIT_78 => X"1C1C26333C4538300F2E120B25415D5F6D723820361A1A1D110A0A060E0D271B",
      INIT_79 => X"BCC6AC81A7A4A49F9996979189878B807A7A7E4C0D0E110C100F16191D21201C",
      INIT_7A => X"748F9FA29CA2A6AAB1A9B0BCBCC7BBA8A9C0B1BFC1BCBDB2AAA7A3ACB6B5B1B0",
      INIT_7B => X"2F40462F1E10120A20394B5B706569171615131109080B00003A546F5E412739",
      INIT_7C => X"A7A8A3A29E9B8D8D868B8981816B421A19110D12110A0D151317252321202935",
      INIT_7D => X"AEA19BA69BC2B6A2B1B9B5B0ACAAA9A1B6B0B6BFC1BFB0A7ACB0B7B7BEBE8A7D",
      INIT_7E => X"511C170F0E203647526D70630509090C11140C1D437B7999A29F70577F999BA6",
      INIT_7F => X"9F9B958D8386887F74400F151A1F1C100E0D14191E16212823212047412A3045",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9E9D9D96A099A4BEAC9CAAB0A1BAB5C1C5C8C5C0B29C9B9FAE966787A8A7A3A0",
      INIT_01 => X"05222A515E6D7D853C0202081520263A546E7E92B4A7A3A3A7ACA9AB8F949EB3",
      INIT_02 => X"7C797E723213171A1B27261F1B271218222A1D2B241C21362A2A40553D162213",
      INIT_03 => X"8698AAA3A5ACBEB9AEA1A8AABFC3CBD4D1C4BAA49E9A837AA2A2A1A19E96948D",
      INIT_04 => X"3D62627B61240603143F5159677D919092ACA2A79AA48F8D869297A1A59C92A2",
      INIT_05 => X"17151414151A19282C1C1512121E1B2E1D2524333C16335C6B64291A1006102E",
      INIT_06 => X"98ADAAB6AFB6ACA8AFBAC2C8CED5D4C6B9B19E82A4A0A09F978C807C6E635B32",
      INIT_07 => X"5A532B14085467746675777F9C958E9389808B798474938E8E99809671838F9D",
      INIT_08 => X"1D171D1E1E2A2716161D1E232D3B3735693648352B533D271F1206042F475156",
      INIT_09 => X"A5A2A5B2B9BAB0BAC7CDD2D4CEC5B194A39E9C968C84807B766F50191A1D1A18",
      INIT_0A => X"13144B6983717F846A6D6A585B535E53607071808F788F91819AADBA9CA2B4C1",
      INIT_0B => X"224221220E182E1E3A5132593942615D624D432D170E0906000C2E41434D4846",
      INIT_0C => X"B9CBB9C9C5C4BAC1CACBC2AAA09A938883817D737768291B211F1C1B1528291C",
      INIT_0D => X"6164626861696E6A627E8F8D99898F8B81A4A09D97A4A298A9A9A49DA2A2A0A9",
      INIT_0E => X"1C1C1C1D453A7A5A50577D81828B8E343D3A544F2E0C04143346586A3D2F104B",
      INIT_0F => X"B4C6CEC8C3B1AD9A9F9B92857F82817567561D19201E1D1B191E201831412D29",
      INIT_10 => X"7D716C8A8A8DA1AC969699A5AEA0A8A29299959AA3978D8698988DA4ACB0AFB8",
      INIT_11 => X"497767957B66A4B6BECB4F426B816D7D845B110C112D676667502F08314A6A62",
      INIT_12 => X"D8BAA78F9E98897B7C7F8174686722121B252320181F302041463F3F16191E1A",
      INIT_13 => X"878E9C8DA59B8D9FAFA79394A79B838B8364565A7795979E9682A0B5CFD0D3DB",
      INIT_14 => X"94796A577A3A002B43251A5F89853C110F134E4B785F55470D3458626A757C6C",
      INIT_15 => X"93928A848282776D7A5518141A211C1E251C25192A41474D3C151F12485D8580",
      INIT_16 => X"8B8A8E9380807E7360484E4D546A5F5073635E628AA4BDD0D7D9DEDBD8D1B597",
      INIT_17 => X"514B361D143872A498854D061E042751665E7849281F39586C5D6C75827A818C",
      INIT_18 => X"898473715D37181214231912292820192029494B3934211F1C60749E88A0492D",
      INIT_19 => X"6971617F6B66838D7E7971727D9DA0B7BEC5C3CBD5DBDCD9D4CEB0968A8B8885",
      INIT_1A => X"9590767B829D191420061F395D6A564E341D2F473E5E60656D6E6167695D5066",
      INIT_1B => X"603215120E1D18161D1D23221E36463543271C1D1C3A60795C5C6E2B232D5786",
      INIT_1C => X"A0B0A5A69B8892A2B2BBBEBDBAB6C1C5D2BEABA7C4CABA9D8D909088877A7C79",
      INIT_1D => X"8381130A1C082C36344B36411A0D10253B4860597377696991888AA2AA9AAA9B",
      INIT_1E => X"11212413162123180E23432D322D0C10161E343E54693557232746677C675657",
      INIT_1F => X"8E97848D94A1A09B9D9D8F747C90AFCAD7DDD3B397969996907B787F4E1F1812",
      INIT_20 => X"18101A2B5D6353422E1B242E386167737678888A94969F9CA2B5B9B0A1A79397",
      INIT_21 => X"171C1B183B331D5638301220212F3D587D898C7BA37133181F64889181A00F0F",
      INIT_22 => X"7A63674F4A5F7DA2C5D3E4E7EBE6DFBBA4A4A79C9383798268250E0F121E172E",
      INIT_23 => X"58625734221D3D637160666E899E8093869497A6AFA2ACA49B8D837770625D73",
      INIT_24 => X"172034483D1F1822202C455F7A6582897135002F2E117C8B7A9D0E190A18384A",
      INIT_25 => X"B9C6CCCFD8E0E4F1F1EAD49EAEAAA7A39B8D7E776F361112161E261D192F2F21",
      INIT_26 => X"38323E57636F7B7088879C878B89766A697E897E77756675725E5C64585C6D8E",
      INIT_27 => X"3B2C182A2434415D725B497C8E844F597F708494A1350B0C061D30466A5A413B",
      INIT_28 => X"E1E6F1F1EADCA58CAFAAAEAEA49A967A75551B1115202229211A1A1C3B2D394C",
      INIT_29 => X"4858687E7D7B9F929D898C88776A72696A5F686C5654646C70839AB5C1CFD8D8",
      INIT_2A => X"2D20293B535A596B838179536882A5822608050A18276A5E58353A30252C2042",
      INIT_2B => X"E5D3858BB9B5AFABA9A09D918B7F2F122024301F1524231B231C3D5F401B1127",
      INIT_2C => X"6A638495979FA1A6A5A499969FA19FA8A39C979FA6ABA9B8C5CBE1E5E3E6E6E6",
      INIT_2D => X"4C585C6265817B3D3D1B150202051F223B3F5550472A18162D4E463B4448434A",
      INIT_2E => X"B7BAB1ABA5A0A2A69D8A4F1E29231F1E221D26233023384226231519241F2F50",
      INIT_2F => X"5D828A8BA29EA99EAFB2AAAAA6B3B8B9B0BAAFB7C9D3D2D8D8DEE1EFEDDA8F83",
      INIT_30 => X"71724539170B050310263D40395E47361B0C2A4F5F797F6D7D84867C7F785664",
      INIT_31 => X"A9A9A09E96865D272A241F2223272E283820303018140727251B3A2F3864567C",
      INIT_32 => X"76848AA7A3A6AEA6ADB4B3B4C7C7B9B6B0BFCFD1D9DEE4F6EEDE9B95B7B5B3AF",
      INIT_33 => X"1B10041D323F576350421F0F1A3A6470746973879CAAAFB2AFABA695826B7A82",
      INIT_34 => X"9B806A3C1929222735301C151A211E430F0C031E400E3D2D2F5C494865655375",
      INIT_35 => X"99A7A3B8ADB7B4BEB0B1B9BBCACCD1D8DFDCDFEBE5DFB78EBFBAB5AEA4A7ACAC",
      INIT_36 => X"4C6B816F341905101C405C5A697A9179A2B0AAB1C2B9C3A9A99F8D9D92948880",
      INIT_37 => X"46262D28222D34242D3D1A0C04120D17431A26191C4A2A2B535B2D25130F1D36",
      INIT_38 => X"AEA4B2ACB7BFCCC6CECFCCCDD8D8DAD9DBDCD89BBAB7B0A9A8AAB0B2AA9A948D",
      INIT_39 => X"1B040D161C2A394963738C898D8D95ACCAC5C6CDB1B0A1A6ABA39588A4ABA2AA",
      INIT_3A => X"211C1C151011151D1D26211A4A0A1E232A58512B4B61582E1515364C74827C48",
      INIT_3B => X"CCC8C9D6D7CABCCBCBCFCCC8CAC8CFB3BCB7B2ABACB3B9BCB9B6AB9E9B702B1C",
      INIT_3C => X"0F070100000C6492AFA19B6858BFD3D5D3B7A7AEAAC39B9F97BFACC0B5B7B6C4",
      INIT_3D => X"0B0B0A11161E1E3D5C202D232B3E34265F582822181A4E7E88908024192B1B14",
      INIT_3E => X"B6BBC0C4C7C4C7C9CECACED7B8B5B4AFAFB2BCC5C3BEB6A9A2A29E440C101414",
      INIT_3F => X"03070A2C3539694B2B9AD6D9DFCCC7B5B9B5B0BFC5C9C5C2BDC5BDC7D3CCCFC8",
      INIT_40 => X"162907524E3129234B513B4E533D2E31123E679FAAA0665D6B2D13212523110B",
      INIT_41 => X"C7CAC6B6ADD3E6EAB6B3BABBB4ADB2BDB7AEB2B5B8ABA695460C0C080B0A0710",
      INIT_42 => X"20465F657FC8DCECE1CFD1C9CACEC6C9C2CDCACBC9D0D3CED7C8AAADBBBEBAC3",
      INIT_43 => X"203534464E5958412F574E2B4F727BA5B7896477781E18101B1128321C141712",
      INIT_44 => X"A9CCD6D6C2C8C8C5BEB8B6B4BCC1BEC0C3BFB3B0A27B2321241C2233221B1A7E",
      INIT_45 => X"B5E7E5E4E8CFC9CDC8C5D0D8C5CEC7CCC6CEC7C3B1B6BAC0C2B5B4C7D1C0A089",
      INIT_46 => X"60604A3A4F6B57474F73997B645564C8311D211B2F4C15173F37213572849793",
      INIT_47 => X"C8CCCCD0CAC5BFBEC0C0C4C9C7C4BEB6A7936B240F101E2B1E3D437442482A3D",
      INIT_48 => X"BECCCBCDD0C7D0D7D5CCCDCFCACBBEC3C2BABCC0C1C9D7C7A06A84BFD6D6D4CA",
      INIT_49 => X"72615E7B927855222B4E7CA21C22171F378CAD2101474944889D9AB1CED6E1D0",
      INIT_4A => X"CDC5C0C1BEBCC8C5C8C7BFBCB5A3AF841910212519477B5E4E39476570634455",
      INIT_4B => X"D2D1DDDBD7D8CFD5D8D8D0C6BACBCFCCDFBFA6767188C0D5D3D2C8BEC3C7D0D4",
      INIT_4C => X"35192619203C7AB8281E15265C9DC74F06245D488CAEC1C0D9DFDEC7BBC9D0CD",
      INIT_4D => X"BAB9BEC8C8C9C3C2B7ACB6BF67191F3E3337784C6C4840747C7262825767705B",
      INIT_4E => X"D9DCE1DAD3D8D0C6C6D5C8B6A68794B6A8C7D4D3D2CBBEA9C5D5D8D3CFCDC8C2",
      INIT_4F => X"213151D839392C1C1C224414173A8F7496CBC4D6E7E1D2CDCBCED3D8DEDED7D6",
      INIT_50 => X"C8CDC3C7B7B0B0C1BE704C4559287F7A78636F7F72727E837B5E444B3B472126",
      INIT_51 => X"D3CBD1D4CDB4A25D4B8CB2B4A7C5D1D1CDBFA798C7CBD0D4D0C7C8C6B8B6B9C4",
      INIT_52 => X"C12C3D482C24130F436C808DB3D9EAF3EBE3DADBD7D8DADEE2DFECE7E8E3DCE4",
      INIT_53 => X"C9C7BFC1D6D28E7746574A545861707B85749BA1AF8F9E836C47492A1C274D7E",
      INIT_54 => X"7F3C410F4996ACADC0C1CACABDAC948CCBC6C9CDCAC3C0BAB6B9BAC0C3C6C6C3",
      INIT_55 => X"44310D20866C6FBCC7DFE5EDEEEBEAE6DFDFEAE5EBF1EBE8ECE7DBD8E0D0CFB7",
      INIT_56 => X"C6DDEAE48F74A2A1979E9A8B8F8D9EB4B7BBC5DCCEB69B74493B2A4467A36237",
      INIT_57 => X"5E91B3ABB9BABDBCAD978082CDCACBCAC2BDB7ABA9B2B4B0B4BBC5CDCFD0D3C4",
      INIT_58 => X"4D6C9EC4D3DAE2E4E4DEE5E1E0E3E8EAE9EAE9E6E3E0DCCDC0B36B30190A0715",
      INIT_59 => X"65BFE5F0E4E0CF9D9493949699B4B2CECDE5DDDED2AF7A3E315B6A9193524E79",
      INIT_5A => X"9FAAA5A6836E717BD1CECCCAC2BCB4ABACB0AEAFB2B0B8BDBFCAC5D1D4D7E2E4",
      INIT_5B => X"D9D8E1E1D3D6D6DDDFD9DEDEDDDFDED2CABD9475482E1809070602508EAC93A5",
      INIT_5C => X"D9E2C6E1C0C5B5ACA7B2ACBCD4D7D7DDE1E5EBE2D1AD93856E735E202D81ABCA",
      INIT_5D => X"6158707BD9D2D1CEC6BCB5BABFBEC0C4C0BBB8BABFBFC6C9CCCED4B253BDE7D4",
      INIT_5E => X"D1CED7D4DDD9D9D5CEB0A657674A30140206050805004AAC987C888B95868995",
      INIT_5F => X"B4CFCDC9C2B8BEC0D2DCDFE9E8EBF1F5F4F8EDE0DBD6AF928997A1B1C6C9CED5",
      INIT_60 => X"DED7D4CEC2B5BECAD1D8DADCDBD9D6D0D1C9C8C6C8CCD16186C6CFCAC3B1C6CC",
      INIT_61 => X"CFC1AD926B5034301F090403080707000974C49C6D7B7C7E7B6F726A575A7580",
      INIT_62 => X"D5D4D5CED7D9E0E4E5EBF1F2EAD7DADCDCDFDAD0CAB2BBBFBFCBD5D5CDCED2D2",
      INIT_63 => X"BDC5CEDCE3E7E8EBE9EDEEEBE4E5DFE6E5E0C44ABEE7E1D9D3DBDBCED6DCDAD8",
      INIT_64 => X"2A31200D05070B110F0B021B97C396637586756870747E775E5C7980E1DAD0C2",
      INIT_65 => X"E4E4DBE0E4E7EBEAE4DDE3DDDCD4C6BCAE97A0A9B6B3ACB3B9C0B0A19B865D3B",
      INIT_66 => X"EFF0F2EEF0F5F3F3F5F1E9F2F8F18F51D4F5EAF4F7F5F5E7F6F3F1EFECE9E7E3",
      INIT_67 => X"0E1B140A061240A2B78F6F6375756E66808A8E80625B7378E2D9CDC9D0D8DDE4",
      INIT_68 => X"FCFDF9EED0AF967F7C90A7AD9B787192ADAE9E8C88847F7D755A4D3C17130B0B",
      INIT_69 => X"F3F4F6F8FBFBF3FFFFE9569CF5FFFCFAFBFCF0F9FBFCFDFDFDFEF9F1F3F2F2F7",
      INIT_6A => X"1B48B9AC785B5C696F5D59747B8B8F7C60536868E6D6CCD1D8DFECF1F3F2F3F4",
      INIT_6B => X"A1868273708CAAAC9B7B7596ADAF977E7E97999882623D211D1411132114090C",
      INIT_6C => X"FDFEFBFFFEC855D6FFFFFDFFFEFAFAFEFDFFFFFFFFFFFFFDFEFFFFFFFFF4E2C6",
      INIT_6D => X"826F787B6D625B74748E977D655D6E6AEADCD8DAE1EEF8F9F8F6F6F6F6F9F9FB",
      INIT_6E => X"7690AAAB96787696A9A993717395A5977758725F442619150E112B2F72B7906C",
      INIT_6F => X"FD9469F4FFFFFAFCFCFCFFFFFFFCFBFCFCFCFDFCFDFEFEFAE3CDB48A89858678",
      INIT_70 => X"6C7571737691997F6D6E7C78F2EAE5EDEFF0F2F1F4F6F9F9F9FAFAFDFFFFFFFF",
      INIT_71 => X"987A7B9FB0AC91707998A3977C6074774222212A3D5B74A6AC95838D8E807F69",
      INIT_72 => X"FFFFFDFDFBFBFEFFFFFEFEFFFFFFFFFFFAF1DFD5C5A88C77758385747792A9A9",
      INIT_73 => X"7A93967A6E788A84F3EBE5E3E1E2E4E0DEEAF3F3F0F1F3F7FCFDF4FFEC599BFF",
      INIT_74 => X"B0AA8F7384A0A384593D3527284D586C96B8C0A4948B908F85837F75717F7373",
      INIT_75 => X"FDFCFBFAFCFFFFFFFFFFFBEADCD2BDB39D83827A778582717793A7A695777C9F",
      INIT_76 => X"62718885ECE5E3DCDADCDED9D7E4EFEEEBECEFF3F8F9F8FFC14DD3FFFEFDFEFF",
      INIT_77 => X"3A2C1F24362A43606E7A82A0B6AB9E928B89838A898F887B81756E737D918F74",
      INIT_78 => X"F8F2EDE3D7D6C3A9B2B7AE926F768078768581717793A7A593777EA0B1AB8E56",
      INIT_79 => X"E7E7E5E5E6E6E7E1E1EDF5F6F2F2F7FBFDFFFDFF8362F4FFFFFFFFFFFFFFFEFD",
      INIT_7A => X"557779837F9394857A7582818A918992908E7E797B716F6E748A88705B6A817F",
      INIT_7B => X"A38D7890A5AD9F836075827A757F7E707B98A79E866E80A5AEA676322F364A46",
      INIT_7C => X"F3F3F3F8FDFBFAF9F8FFFFFFFFFFFFD94AB6FBFEFEFDF7F8F4EAD8C6B5B8BBB3",
      INIT_7D => X"484B5854637778867F8F838C957E7470716D6F6C6D83836C606B7F7DF0F1F3F3",
      INIT_7E => X"A7ABA084687B837C77838073809BA79C826D83A6B2AD7C2C2E35304B504E4947",
      INIT_7F => X"F1F2F4F6F8FDFDFDFCFEFFA738DBEEE1D8CECBCECAB59C8385A1AEA9936E7195",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"566B817D88858A8E8D7A75657174726E6E83826C6471837FEEECEAE9E8E9E9EB",
      INIT_01 => X"687A827A76837C71859DA89B806D86A4B4AA90736C766543221A1D2E343E3E4D",
      INIT_02 => X"F4F8F9FAFAFDF45A77DDCAA8898CA3ADB1A07F6A88A7B1AA8F6B7397A7AA9F82",
      INIT_03 => X"8D9AA88F7C6D6B6A7777787071847F6963748883DDCBB9B7BCC2C8CFD8E0E9EE",
      INIT_04 => X"7883797188A0AB9C7F6E89A7AC9D7F708DA5A79377664929222A3B4D526C8480",
      INIT_05 => X"FCFDBB37B9C5AF8A6E7F9FB1B39E786F8FAAB6B39771799CB1B0A07F6B7F847B",
      INIT_06 => X"8669676B77767973788A846A63778B87ACA9AFB7BFC5CDD7E0E9EEF5F9FBFEFF",
      INIT_07 => X"889FA99779708CA8AC99796D889E9E886E71909E80553B2C4D6A7F9BA9AEA49D",
      INIT_08 => X"AFB7AC84677FA1B3B5A27F7693AEB8B3966D7DA2B6B6A17E6C7F857B7A867D75",
      INIT_09 => X"757174798497907366788D87ADBBC0C7CDD6DBE1EAF2F7FBFDFFFFFEFAE95D62",
      INIT_0A => X"766D8AA4A48F6E62879B9B856B708E9F997F707C817B8987969EA59B816D6669",
      INIT_0B => X"6282A2B4B5A3807997AFB9B2936F81A6B7B5A27A6A7F82777C8B82768DA2A895",
      INIT_0C => X"8A9B93796A7C8F88BECBD4D8DDE0E5EBF4F9FDFFFFFDFAF0DB783B62B3BDB082",
      INIT_0D => X"A38E6C63889B98826B75959F92756B8BA4A893807E919F9A7F6B6E71766D6F78",
      INIT_0E => X"B198717296AFB5AC8B6E8AAAB6B29F776C8283787F8F857D94A7A894776E8EA4",
      INIT_0F => X"71859088CFDBE2E7E9EBEEF2FAFFFFFCF8ECE0C6773F3282BEBEB0856C85A5B2",
      INIT_10 => X"8A9B99836E7B96A294786D8A9DA08E7A8098A59C7E6E7074786C6E75899C937D",
      INIT_11 => X"96B0B4A8856D8CA8B1AB99726B7F7F78828D827C96A7A48E717293A7A58E6F6B",
      INIT_12 => X"DAE2EAF2F6FBFDFEFDFBF4E4D6CEBCA141343BA7C0BCA97C6A8DABB8B5976C72",
      INIT_13 => X"6A7F9AA290736A879B9E8A788099A4987E69676C766F6F788E9F987E7789968D",
      INIT_14 => X"846E90ADB4AC99716B7C7975858D7E7C96A8A58E717492A7A48D6F718C9B967E",
      INIT_15 => X"FAF9FCFAEDD5B6A2ADB9B58D2C3D60B2BEBA9F706994AEB9B59770799BB4B6A9",
      INIT_16 => X"8B6A6C8B9EA08E7C869EA89B816D686E787372788D9F987E7D919F98EBEEF4F9",
      INIT_17 => X"B3AD99706A787676888E7E7C97A9A892757896ABA58E7174909B947866809EA0",
      INIT_18 => X"AE7C6B90B1B9B56531488CB0B8B3986C6C97B2B9B395727C9DB1B3A37A6B90AC",
      INIT_19 => X"A2A28F808BA0A7977C6C6D757D7372788FA099808096A49AF9F9FBF9F0E5D8C8",
      INIT_1A => X"6B797275898C7B7C99A9A58F737C99ABA7917173939E92766884A09F8B70738E",
      INIT_1B => X"B8BEAA3B5259A3B2B7AE946775A3B9BCB6937483A1B3B5A1766D90ABB1A6926A",
      INIT_1C => X"8A9EA4967B6D6F777F77778094A39A828397A79EE8DFCBBFB6AFA9A18B69769F",
      INIT_1D => X"878A7A809DA9A48A6F7F9DACAB93757C939C8E736988A0A08E747891A3A28F7F",
      INIT_1E => X"6771A3B6B9B094677CA6B9BCB28D6D82A1B4B39F7B7394AEB1A6906B737D7877",
      INIT_1F => X"7B71737D847C7E8599A89E878799A9A0B9986D7594A8ABA691697DA6BDC38741",
      INIT_20 => X"9EAAA2887183A0B0AC94767D949D90766E8BA09E876E7B95A7A28D7A859BA294",
      INIT_21 => X"B7AD8D6783AABABCB0866D87A7B6B49C787597AEB0A78E6F79837B7989887880",
      INIT_22 => X"827D81879AA59B898C9DAA9FA58E657798AAAEA78C6B86ACC3BA577D6A84ABB8",
      INIT_23 => X"7587A2B4AC91737B99A291757390A29C7F677794A39E8876859AA0927872747C",
      INIT_24 => X"8AAFC1C3AF857192B1B9B39B777C9FB3B5A88F707F877F7B8C8B7682A0AEA789",
      INIT_25 => X"9DA89D888C9FAB9E9F846284A5B0AEA2846D90B4C3986B8F6189ADBAB6A98667",
      INIT_26 => X"AB8E72809AA08E727595A6A0836D7795A39F887A8DA3A7987D71727B827D8187",
      INIT_27 => X"A77A678DABB5B097717EA2B5B4A7896F8991867B88877789A5B0A283738CA5B5",
      INIT_28 => X"8BA0AE9FA8886F94ADB7B09E7A678DB4BA7D9788638CAEB8B4A57F658BAEBFBD",
      INIT_29 => X"9C9E8C717698ABA48B717895A49E887E94ABAD9B7C6B717C827E838BA5ADA089",
      INIT_2A => X"ACB6AF926E7FA0B2B2A4866F858C837F8A827289A6B1A484768EA5B1A5877280",
      INIT_2B => X"A9887A9FB3B6AF9C776B92B5A380AC7D6994B2B9B4A1786994B5C2BDA3736C92",
      INIT_2C => X"789BACA4866A81A1ACA1877E96AAAF9D7D727681867F8290A5B0A18B8CA5B0A3",
      INIT_2D => X"6F89AAB5B3A380617379707D8C837895ABB2A4867890A4AEA18573869C9C876E",
      INIT_2E => X"B8BAB5A27E7297A883A2AA736D93B0B7AF9A6F6896B8C2BF9F757CA0B9BEB08D",
      INIT_2F => X"826B88A7AFA288819AAFAF9D7D737881837B7F8FA7B2A38A8BA4B0A2A6827CA4",
      INIT_30 => X"B3A27E687C807A828D847B95A9ACA0827791A4AA9D7F708499957F66779CABA1",
      INIT_31 => X"7A7A9F8F82B5A3727299B3B7AE956C6C99BAC3BD9C6E7A9FB7BFB18A7192AEB7",
      INIT_32 => X"AC9D8384A0B4B2A07E737680807A808FA6B0A08586A0AE9EA47E7EA6B9BBB6A0",
      INIT_33 => X"82847C838F837A92A2A7997C7791A5A494726B8096917662769CAA9C7D6888A8",
      INIT_34 => X"A4BEA06F759CB4B6AC9269719DBBC0B79669799DB4BBAD87749AB3B8B5A07B6F",
      INIT_35 => X"B7C6C3B49C95979FA09EA4ADBDC1B4A3A5BBC1B69E737CA5B6B7B29970809D79",
      INIT_36 => X"A7A098ACBBBDB09899AEBCC1AD9492A2B3AF998EA0B8C0B49E95ABBFC2B8A4A2",
      INIT_37 => X"99B8C7C7BEAC8C96B8CACCC2A78898B3C5C9BEA498B2C7CCC8B89895A3A39A9F",
      INIT_38 => X"00000000000000000000000000000000B6969EBAC6C9C3B08B9C99A3CCCDB58F",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[7]_0\(7 downto 0) => ram_douta(7 downto 0),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0) => ram_douta(7 downto 0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Picture_B_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "Picture_B_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "spartan7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Picture_B_Rom,blk_mem_gen_v8_4_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_3,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.12629 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "Picture_B_Rom.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "Picture_B_Rom.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_3
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
