{"vcs1":{"timestamp_begin":1684276641.426778314, "rt":1.38, "ut":0.45, "st":0.24}}
{"vcselab":{"timestamp_begin":1684276642.899867693, "rt":1.27, "ut":0.48, "st":0.17}}
{"link":{"timestamp_begin":1684276644.241766577, "rt":0.53, "ut":0.25, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684276640.747671750}
{"VCS_COMP_START_TIME": 1684276640.747671750}
{"VCS_COMP_END_TIME": 1684276646.390866172}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 329420}}
{"stitch_vcselab": {"peak_mem": 220924}}
