<def f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='422' type='void llvm::TargetPassConfig::addPreSched2()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='420'>/// This method may be implemented by targets that want to run passes after
  /// prolog-epilog insertion and before the second instruction scheduling pass.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1133' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='636' c='_ZN12_GLOBAL__N_117AArch64PassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='983' c='_ZN12_GLOBAL__N_114R600PassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1181' c='_ZN12_GLOBAL__N_113GCNPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='508' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRTargetMachine.cpp' l='114' c='_ZN4llvm12_GLOBAL__N_113AVRPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='428' c='_ZN12_GLOBAL__N_117HexagonPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiTargetMachine.cpp' l='111' c='_ZN12_GLOBAL__N_115LanaiPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='524' c='_ZN12_GLOBAL__N_113PPCPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVTargetMachine.cpp' l='181' c='_ZN12_GLOBAL__N_115RISCVPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='270' c='_ZN12_GLOBAL__N_117SystemZPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='520' c='_ZN12_GLOBAL__N_113X86PassConfig12addPreSched2Ev'/>
