<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
	 
	 <title>Beijing Tutorial - Apr 23, 2008 - NetFPGA</title>
	 

   <link rel="stylesheet" href="../../css/mainstyles.css" type="text/css" />
	 <link rel="stylesheet" href="../../css/tutorials.css" type="text/css" />
	 <base href="http://netfpga.org/" /> 
</head>
<body>

<div id="mastheadContainer">
	
<table width="815" height="76" border="0" align="center" cellpadding="0" cellspacing="0" style="margin-bottom: 20px;">
  <tr>
    <td height="64" colspan="2" valign="top" background="images/header_netfpga_logo.png">
      <div id="header" align="right">
        <table width="815" height="77" border="0" cellpadding="0" cellspacing="0">
          <tr>
            <td width="230" height="64" align="right" valign="top">&nbsp;</td>
            <td width="565" height="64"><div align="left"><a href="index.html">Home</a> &nbsp;&nbsp; <a href="project_table.html">Applications</a>&nbsp;&nbsp; <a href="events.html">Events</a>&nbsp;&nbsp; <a href="news.html">News</a>&nbsp;&nbsp; <a href="videos.html">Videos</a>&nbsp;&nbsp; <a href="wiki.html">Wiki</a>&nbsp;&nbsp; <a href="http://forums.netfpga.org/">Forums</a>&nbsp;&nbsp; <a href="learn_more.html">About</a></div></td>
          </tr>
        </table>
    </div></td>
  </tr>
</table>

</div>

<div id="navbt"></div>

<div id="mainContentWrapper">
	<div id="mainTutorial">
	  <h1 id="pagename" class="topOfDiv">
		NetFPGA Beijing Tutorial
</h1>
<h2>
	Hands-on with the to build a Gigabit-rate Router at
	<a href="http://en.wikipedia.org/wiki/Beijing_Jiaotong_University" onclick="link_popup(this, ''); return false;">
		Beijing Jaiotong University
	</a>
</h2>
<p>
	Presented by: <a href="http://www.stanford.edu/~jwlockwd/" onclick="link_popup(this, ''); return false;">John W. Lockwood</a> and
	<a href="http://www.stanford.edu/~jyluo/" onclick="link_popup(this, ''); return false;">Jianying Luo</a> of the:
	<a href="/people.php">NetFPGA group at Stanford University</a>, Kevin Xie and
	<a href="http://www.trueif.com/~walkie" onclick="link_popup(this, ''); return false;">Walkie Que</a> of the
	<a href="http://www.xilinx.com/univ/" onclick="link_popup(this, ''); return false;">Xilinx University Program (XUP)</a> in China, and
	Defeng Li of <a href="http://www.huawei.com/" onclick="link_popup(this, ''); return false;">Huawei</a>
</p>
<p>Hosted by Prof. <a href="http://iplab.njtu.edu.cn/e_zhanghongke.htm" onclick="link_popup(this, ''); return false;">Hongke Zhang</a></p>
<p>
	<b>Sponsored by:</b> <a href="http://www.xilinx.com/" onclick="link_popup(this, ''); return false;">Xilinx</a> and
	<a href="http://www.huawei.com/" onclick="link_popup(this, ''); return false;">Huawei</a>
</p>
<table>
	<tbody>
		<tr><td><b>Date:</b></td><td>April 23, 2008, 9am - 5pm</td></tr>
		<tr><td></td><td>and April 24, 2008, 9am-Noon (follow-up session)</td></tr>
	</tbody>
</table>
<table class="lastTable">
	<tbody>
		<tr><td><b>Location:</b></td>
			<td>
				<a href="http://iplab.njtu.edu.cn/e_qingkuangjianjie.htm" onclick="link_popup(this, ''); return false;">
					Next Generation Internet Research Laboratory</a>
			</td>
		</tr>
		<tr><td></td>
			<td>
				<a href="http://www.njtu.edu.cn/en/" onclick="link_popup(this, ''); return false;">Beijing Jiaotong University</a>
			</td>
		</tr>
		<tr><td></td><td>No. 3 of Shangyuan Residence Haidian District in Beijing</td></tr>
		<tr><td></td><td>No. 411 South of the No. 9 Teaching Building</td></tr>
		<tr><td></td><td>Beijing, China</td></tr>
	</tbody>
</table>

<h2>Abstract</h2>
<p>
	An open platform called the <a href="http://www.NetFPGA.org/">NetFPGA</a>
	has been developed at Stanford University.
	The NetFPGA platform enables researchers and instructors to 
	build high-speed, hardware-accelerated networking systems. 
	The platform can be used in the classroom to teach students how to build 
	Ethernet switches and Internet Prototcol (IP) routers using hardware 
	rather than software. The platform can be used by researchers to prototype 
	advanced services for next-generation networks.
</p>
<p>
	By using Field Programmable Gate Arrays (FPGAs), 
	the NetFPGA enables new types of packet routing circuits to be 
	implemented and detailed measurements of network traffic to be obtained. 
	During the tutorial, we will use the NetFPGA to determine
	the amount of memory needed to buffer TCP/IP data streaming through 
	the Gigabit/second router.
	Hardware circuits within the NetFPGA will be implemented
	to measure and plot the occupancy of buffers.  
	Circuits will be downloaded into reconfigurable hardware and tested with live, 
	streaming Internet video traffic.
</p>


<h2>Background</h2>
<p>
Attendees will utilize a Linux-based PC equipped with NetFPGA hardware.
A basic understanding of Ethernet switching and network routing is expected.
Past experience with Verilog is useful but not required.  

	
	This full-day tutorial extends the material presented at 
	the Hot Interconnects tutorial and the SIGMETRICS tutorials in 2007.
</p>

<div class="centeredImage">
	<img src="https://lh4.googleusercontent.com/-CD4it0bm4KI/T4Sn7eII1qI/AAAAAAAAAGg/tu6XDGPXn3M/s967/DSC00339.JPG" width=80%>
	<img src="https://lh4.googleusercontent.com/-DkIEE95zSjU/T4Sn9IUNaLI/AAAAAAAAAHU/t7NjMY0OgqA/s967/DSC00344-NetFPGA_China_Workshop-LF.JPG" width=80%>
</div>

<h2>Outline</h2>

<div class="ulWrapper">
	<ul>
		<li>
			<p>Function of an Internet Router</p>
			<ul>
				<li>
					<p>Control plane</p>
					<ul>
						<li>Routing protocols
						<li>Routing table
						<li>Management and Command Line Interface (CLI)
					</ul>
				</li>
				<li>
					<p>Datapath</p>
					<ul>
						<li>
							<p>Address lookup</p>
								<ul>
									<li>Longest prefix match
									<li>Classless Interdomain Routing (CIDR)
								</ul>
						<li>Header update
						<li>Packet buffer
					</ul>
				</li>
				<li>
					<p>NetFPGA Router</p>
					<ul>
						<li>
							<p>Hardware</p>
							<ul>
								<li>Gigabit Ethernet interfaces
								<li>PCI host interface
								<li>Field Programmable Gate Array (FPGA) Logic 
								<li>Random Access Memory (RAM)
							</ul>
						</li>
						<li>
							<p>Software</p>
							<ul>
								<li>Kernel-space driver
								<li>User-space applications
							</ul>
						<li>System configuration</li>
					</ul>
				</li>
				<li>
					<p>Demonstration Topology</p>
					<ul>
						<li>
							<p>Hardware</p>
							<ul>
								<li>Network of ten routers
								<li>Ethernet switch 
								<li>Video server
								<li>High Definition (HD) video client
							</ul>
						</li>
						<li>
							<p>Software</p>
							<ul>
								<li>PW-OSPF
								<li>Routing tables
								<li>Dynamic re-routing
							</ul>
						</li>
					</ul>
				</li>
				<li>
					<p>Integrated Circuit Design</p>
					<ul>
						<li>
							<p>Technologies</p>
							<ul>
								<li>Look-Up Tables (LUTs)
								<li>Configurable Logic Blocks (CLBs)
								<li>Field Programmable Gate Arrays (FPGAs)
							</ul>
							<li>
								<p>Verilog Hardware Description Langauge (HDL)</p>
								<ul>
									<li>Registers, integers, arrays
									<li>Multiplexers
									<li>Synchronous storage elements
									<li>Finite State Machines (FSMs)
								</ul>
							<li>
								<p>Hardware Debug</p>
								<ul>
									<li>Waveform monitor
									<li>In-circuit logic emulation 
								</ul>
							</li>
						</li>
					</ul>
				</li>
				<li>
					<p>NetFPGA System Components</p>
					<ul>
						<li>Synthesis of tutorial router</li>
						<li>
							<p>Java-based Graphical User Interface (GUI)</p>
							<ul>
								<li>Configuration 
								<li>Statistics
							</ul>
						</li>
						<li>
							<p>Router architecture</p>
							<ul>
								<li>Pipeline 
								<li>Queues
							</ul>
						</li>
					</ul>
				</li>
				<li>
					<p>Buffer Size Experiment</p>
					<ul>
						<li>
							<p>Experiment with TCP/IP flows</p>
							<ul>
								<li>Rule-of-thumb for the buffer size 
								<li>Round-trip propation delay 
								<li>Capacity of bottlneck link
								<li>Number of active flows
							</ul>
						</li>
						<li>Lower delay with smaller queues</li>
					</ul>
				</li>
				<li>
					<p>Enhanced Router</p>
					<ul>
						<li>
							<p>Additional hardware</p>
							<ul>
								<li>Event capture module
								<li>Rate limiter
								<li>Delay module
							</ul>
						<li>
							<p>Experiments</p>
							<ul>
								<li>Netperf
								<li>HD video transport
							</ul>
						<li>
							<p>Life of packet through the system</p>
							<ul>
								<li>Description of blocks
								<li>Waveforms from logic analyzer
							</ul>
						</li>
					</ul>
				</li>
			</ul>
		</div>


<h2>About the presentors</h2>
<div class="ulWrapper">
	<ul>
	<li><p class="presentorHead">
	<a href="http://www.stanford.edu/~jwlockwd/" onclick="link_popup(this, ''); return false;">John W. Lockwood</a>
</p>
<p class="presentorDescription">
	John W. Lockwood is a Consulting Associate Professor at Stanford University. At Stanford, 
	he leads the NetFPGA Alpha and Beta release programs and organizes the worldwide tutorial
	program. Lockwood was granted tenure in the Department of Computer Science and Engineering
	at Washington University in Saint Louis in 2006. At Washington University in St. Louis,
	Lockwood led the Reconfigurable Network Group (RNG) to develop the Field programmable Port
	Extender (FPX) to enable rapid prototype of extensible network modules in Field Programmable
	Gate Array (FPGA) technology. Lockwood's research interests include reconfigurable hardware,
	Internet security, and content processing technologies. Dr. Lockwood earned his Ph.D from
	the Department of Electrical and Computer Engineering at the University of Illinois.
</p>
<p class="presentorDescription">
	John Lockwood has served as the principal investigator on grants from the National Science
	Foundation, Xilinx, Altera, Nortel Networks, Rockwell Collins, and Boeing. He has worked
	in industry for AT&amp;T Bell Laboratories, IBM, Science Applications International
	Corporation (SAIC), and the National Center for Supercomputing Applications (NCSA). He
	served as a co-founder of Global Velocity, a networking startup company focused on high-speed
	data security. He is a member of IEEE, ACM, Tau Beta Pi, and Eta Kappa Nu. 
</p>
</li>
	<li><p class="presentorHead">
	<a href="http://www.stanford.edu/~jyluo/" onclick="link_popup(this, ''); return false;">Jianying Luo</a>
</p>
<p class="presentorDescription">
	Jianying Luo is a PhD candidate in the Department of Electrical Engineering at Stanford University.  
	He received his MS degree from the Department of Computing Sciences at the University of Texas at Austin.  
	He received his BS degree from the Department of Computing Sciences at Beijing University.
</p>
</li>
	<li><p class="presentorHead">Defeng Li</p>
<p class="presentorDescription">
	Defeng Li is a Senior Research Engineer at Huawei Technologies, he joined Huawei in
	1997 after he earned his master degree of industry automation. He worked on software
	development, software testing, and telecommunication standards. His research interests
	are in technologies issues of core routers, including consideration of optical switch
	fabrics and minimization of power consumption.
</p>
</li>
	<li><p class="presentorHead">Kevin Xie</p>
<p class="presentorDescription">
	Kevin Xie is the Xilinx University Program (XUP) manager in China.
</p>
</li>
	<li><p class="presentorHead"><a href="http://www.trueif.com/~walkie" onclick="link_popup(this, ''); return false;">Walkie Que</a></p>
<p class="presentorDescription">
	Walkie Que is a student at Shanghai Jiaotong University. His interest is in microelectronics,
	computer architecture, and hardware design.  He also works for the Xilinx University Program 
	(XUP) in China.
</p>
</li>
	</ul>
</div>

<h2>Slides from the Event</h2>
<div class="ulWrapper">
	<ul>
		<li><a href="Beijing_NetFPGA_Tutorial-Rev3c-21_Apr_2008.pdf">Adobe .PDF</a> (2 slides/page for printing)</li>
		<li><a href="Beijing_NetFPGA_Tutorial-Rev3c-21_Apr_2008.ppt">PowerPoint .PPF</a> (editable)</li>
	</ul>
</div>


<h2>Photos from the Event</h2>
<div class="ulWrapper">
	<ul>
		<li><a href="https://plus.google.com/photos/110918079399442170385/albums/5729889259580717729?authkey=CLzr0f3C_caXRg">Beijing NetFPGA Tutorial-23 Apr 2008</a></li>
	</ul>
</div>

<h2>To Attend this Event </h2>
<p>
	To Register to attend, please 
	<a href="http://www.xilinx.com/univ/uwkshp1.htm" onclick="link_popup(this, ''); return false;">submit a registration form</a>
	and send email <a href="mailto: karen@seeddsp.com">here</a>
</p>
<p class="bottomOfDiv">[Registration for this event is now closed - Event at capacity]</p>

	</div>
</div>

<div id="navbt"></div>
<div id="footer">
      &copy; 2021  NetFPGA. 
</div>
<div id="google_analytics">
        <script type="text/javascript">
                var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");
                document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));
        </script>
        <script type="text/javascript">
        var pageTracker = _gat._getTracker("UA-3542391-1");
        pageTracker._setDomainName(".netfpga.org");     
        pageTracker._trackPageview();
        </script>
</div>



</body>
</html>
