@article{FVM_methodology,
    author    = {Hipólito {Guzmán-Miranda} and Marcos {López García} and Alberto {Urbón Aguado}},
    title     = {{FVM}: {A} {F}ormal {V}erification {M}ethodology for {VHDL} designs},
    journal   = {IEEE Open Journal of the Computer Society},
    url       = {https://ieeexplore.ieee.org/document/11217165}
    year      = {2025},
    volume    = {6},
    number    = {},
    pages     = {1920-1933},
    keywords  = {Formal verification;Field programmable gate arrays;VHDL;Complexity theory;Market research;European Space Agency;Europe;Computer bugs;Codes;Clocks;Formal verification;verification methodology;VHDL;PSL;ASIC;FPGA},
    doi       = {10.1109/OJCS.2025.3625468}}
}
