\hypertarget{classcalc__top}{}\section{calc\+\_\+top Entity Reference}
\label{classcalc__top}\index{calc\+\_\+top@{calc\+\_\+top}}


Calculator Top Design Entity.  


Inheritance diagram for calc\+\_\+top\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{classcalc__top}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classcalc__top_1_1struc}{struc} architecture
\begin{DoxyCompactList}\small\item\em Calculator Top Architecture R\+T\+L-\/\+S\+T\+R\+UC. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classcalc__top_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+EE} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classcalc__top_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classcalc__top_abe949478e3f8aad0a6aeb1842fa6c608}{clk\+\_\+i}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classcalc__top_a55da7e76960757f8c6842e86a28ee7be}{reset\+\_\+i}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classcalc__top_a91628ae1b8a6c62fdd738bc70aba3f1e}{sw\+\_\+i}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classcalc__top_ae54d0166fc1acf3023764d9869477e8b}{pb\+\_\+i}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classcalc__top_a818bce4de706b73d1b0168e689b5301b}{ss\+\_\+o}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classcalc__top_a58671df81269968cc647f9f2335477e9}{ss\+\_\+sel\+\_\+o}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classcalc__top_ae622b8b55ca985e4965d79aab895a746}{led\+\_\+o}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Calculator Top Design Entity. 

The Calculator Control unit is part of the calculator project. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{classcalc__top_abe949478e3f8aad0a6aeb1842fa6c608}\label{classcalc__top_abe949478e3f8aad0a6aeb1842fa6c608}} 
\index{calc\+\_\+top@{calc\+\_\+top}!clk\+\_\+i@{clk\+\_\+i}}
\index{clk\+\_\+i@{clk\+\_\+i}!calc\+\_\+top@{calc\+\_\+top}}
\subsubsection{\texorpdfstring{clk\+\_\+i}{clk\_i}}
{\footnotesize\ttfamily \hyperlink{classcalc__top_abe949478e3f8aad0a6aeb1842fa6c608}{clk\+\_\+i} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\mbox{\Hypertarget{classcalc__top_ae4f03c286607f3181e16b9aa12d0c6d4}\label{classcalc__top_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\index{calc\+\_\+top@{calc\+\_\+top}!I\+E\+EE@{I\+E\+EE}}
\index{I\+E\+EE@{I\+E\+EE}!calc\+\_\+top@{calc\+\_\+top}}
\subsubsection{\texorpdfstring{I\+E\+EE}{IEEE}}
{\footnotesize\ttfamily \hyperlink{classcalc__top_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+EE}\hspace{0.3cm}{\ttfamily [Library]}}

\mbox{\Hypertarget{classcalc__top_ae622b8b55ca985e4965d79aab895a746}\label{classcalc__top_ae622b8b55ca985e4965d79aab895a746}} 
\index{calc\+\_\+top@{calc\+\_\+top}!led\+\_\+o@{led\+\_\+o}}
\index{led\+\_\+o@{led\+\_\+o}!calc\+\_\+top@{calc\+\_\+top}}
\subsubsection{\texorpdfstring{led\+\_\+o}{led\_o}}
{\footnotesize\ttfamily \hyperlink{classcalc__top_ae622b8b55ca985e4965d79aab895a746}{led\+\_\+o} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\mbox{\Hypertarget{classcalc__top_ae54d0166fc1acf3023764d9869477e8b}\label{classcalc__top_ae54d0166fc1acf3023764d9869477e8b}} 
\index{calc\+\_\+top@{calc\+\_\+top}!pb\+\_\+i@{pb\+\_\+i}}
\index{pb\+\_\+i@{pb\+\_\+i}!calc\+\_\+top@{calc\+\_\+top}}
\subsubsection{\texorpdfstring{pb\+\_\+i}{pb\_i}}
{\footnotesize\ttfamily \hyperlink{classcalc__top_ae54d0166fc1acf3023764d9869477e8b}{pb\+\_\+i} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\mbox{\Hypertarget{classcalc__top_a55da7e76960757f8c6842e86a28ee7be}\label{classcalc__top_a55da7e76960757f8c6842e86a28ee7be}} 
\index{calc\+\_\+top@{calc\+\_\+top}!reset\+\_\+i@{reset\+\_\+i}}
\index{reset\+\_\+i@{reset\+\_\+i}!calc\+\_\+top@{calc\+\_\+top}}
\subsubsection{\texorpdfstring{reset\+\_\+i}{reset\_i}}
{\footnotesize\ttfamily \hyperlink{classcalc__top_a55da7e76960757f8c6842e86a28ee7be}{reset\+\_\+i} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\mbox{\Hypertarget{classcalc__top_a818bce4de706b73d1b0168e689b5301b}\label{classcalc__top_a818bce4de706b73d1b0168e689b5301b}} 
\index{calc\+\_\+top@{calc\+\_\+top}!ss\+\_\+o@{ss\+\_\+o}}
\index{ss\+\_\+o@{ss\+\_\+o}!calc\+\_\+top@{calc\+\_\+top}}
\subsubsection{\texorpdfstring{ss\+\_\+o}{ss\_o}}
{\footnotesize\ttfamily \hyperlink{classcalc__top_a818bce4de706b73d1b0168e689b5301b}{ss\+\_\+o} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\mbox{\Hypertarget{classcalc__top_a58671df81269968cc647f9f2335477e9}\label{classcalc__top_a58671df81269968cc647f9f2335477e9}} 
\index{calc\+\_\+top@{calc\+\_\+top}!ss\+\_\+sel\+\_\+o@{ss\+\_\+sel\+\_\+o}}
\index{ss\+\_\+sel\+\_\+o@{ss\+\_\+sel\+\_\+o}!calc\+\_\+top@{calc\+\_\+top}}
\subsubsection{\texorpdfstring{ss\+\_\+sel\+\_\+o}{ss\_sel\_o}}
{\footnotesize\ttfamily \hyperlink{classcalc__top_a58671df81269968cc647f9f2335477e9}{ss\+\_\+sel\+\_\+o} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\mbox{\Hypertarget{classcalc__top_acd03516902501cd1c7296a98e22c6fcb}\label{classcalc__top_acd03516902501cd1c7296a98e22c6fcb}} 
\index{calc\+\_\+top@{calc\+\_\+top}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!calc\+\_\+top@{calc\+\_\+top}}
\subsubsection{\texorpdfstring{std\+\_\+logic\+\_\+1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \hyperlink{classcalc__top_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}

\mbox{\Hypertarget{classcalc__top_a91628ae1b8a6c62fdd738bc70aba3f1e}\label{classcalc__top_a91628ae1b8a6c62fdd738bc70aba3f1e}} 
\index{calc\+\_\+top@{calc\+\_\+top}!sw\+\_\+i@{sw\+\_\+i}}
\index{sw\+\_\+i@{sw\+\_\+i}!calc\+\_\+top@{calc\+\_\+top}}
\subsubsection{\texorpdfstring{sw\+\_\+i}{sw\_i}}
{\footnotesize\ttfamily \hyperlink{classcalc__top_a91628ae1b8a6c62fdd738bc70aba3f1e}{sw\+\_\+i} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
vhdl/\hyperlink{calc__top___8vhd}{calc\+\_\+top\+\_\+.\+vhd}\end{DoxyCompactItemize}
