INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/digital-circuits-desighs-workspace/ModelSim/projectSemester/src/DFF.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DFF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/digital-circuits-desighs-workspace/ModelSim/projectSemester/src/MUX.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/digital-circuits-desighs-workspace/ModelSim/projectSemester/pkg/my_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/git/digital-circuits-desighs-workspace/ModelSim/projectSemester/src/PISO_shift_reg.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PISO_shift_reg'
