#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Sep  2 12:50:37 2020
# Process ID: 8494
# Current directory: /home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.runs/impl_1
# Command line: vivado -log factor.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source factor.tcl -notrace
# Log file: /home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.runs/impl_1/factor.vdi
# Journal file: /home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source factor.tcl -notrace
Command: link_design -top factor -part xc7a100tfgg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.dcp' for cell 'mac_inst/fifo_26010'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_apo/fifo_apo.dcp' for cell 'mac_inst/fifo_apo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_arp/fifo_arp.dcp' for cell 'mac_inst/fifo_arp_inst'
INFO: [Netlist 29-17] Analyzing 545 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26010/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26010/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26100/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'mac_inst/fifo_26100/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1989.680 ; gain = 512.516 ; free physical = 147 ; free virtual = 20646
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_apo/fifo_apo.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_apo/fifo_apo.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_arp/fifo_arp.xdc] for cell 'mac_inst/fifo_arp_inst/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_arp/fifo_arp.xdc] for cell 'mac_inst/fifo_arp_inst/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/constrs_1/new/LED.xdc]
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/constrs_1/new/LED.xdc]
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26010/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26010/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26100/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'mac_inst/fifo_26100/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_rx/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_bins_inst/fifo_tx/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_rx/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_ser/fifo_ser_clocks.xdc] for cell 'rs485_dfs_inst/fifo_tx/U0'
Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_apo/fifo_apo_clocks.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
Finished Parsing XDC File [/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.srcs/sources_1/ip/fifo_apo/fifo_apo_clocks.xdc] for cell 'mac_inst/fifo_apo_inst/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 3 instances
  RAM64M => RAM64M (inverted pins: WCLK) (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances
  RAM64X1D => RAM64X1D (inverted pins: WCLK) (RAMD64E, RAMD64E): 8 instances

18 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 1992.680 ; gain = 837.324 ; free physical = 134 ; free virtual = 20653
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PHY_MDIO expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2024.695 ; gain = 32.016 ; free physical = 144 ; free virtual = 20600

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15239d127

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2024.695 ; gain = 0.000 ; free physical = 140 ; free virtual = 20606

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 179050d2c

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2024.695 ; gain = 0.000 ; free physical = 140 ; free virtual = 20611
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 121af75ee

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2024.695 ; gain = 0.000 ; free physical = 139 ; free virtual = 20611
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15e6e4eba

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2024.695 ; gain = 0.000 ; free physical = 133 ; free virtual = 20646
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 225 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG fifo_apo_inst_i_1_n_0_BUFG_inst to drive 73 load(s) on clock net fifo_apo_inst_i_1_n_0_BUFG
INFO: [Opt 31-194] Inserted BUFG PHY_RXC_IBUF_BUFG_inst_1 to drive 17 load(s) on clock net PHY_RXC_IBUF_BUFG_1
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1b9bc56cc

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2024.695 ; gain = 0.000 ; free physical = 125 ; free virtual = 20648
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d0aefd91

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2024.695 ; gain = 0.000 ; free physical = 124 ; free virtual = 20598
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d0aefd91

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2024.695 ; gain = 0.000 ; free physical = 124 ; free virtual = 20598
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.695 ; gain = 0.000 ; free physical = 124 ; free virtual = 20598
Ending Logic Optimization Task | Checksum: d0aefd91

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2024.695 ; gain = 0.000 ; free physical = 124 ; free virtual = 20598

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.868 | TNS=-350.239 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 14a94b164

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2307.824 ; gain = 0.000 ; free physical = 259 ; free virtual = 20578
Ending Power Optimization Task | Checksum: 14a94b164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2307.824 ; gain = 283.129 ; free physical = 267 ; free virtual = 20586

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14a94b164

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2307.824 ; gain = 0.000 ; free physical = 267 ; free virtual = 20586
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2307.824 ; gain = 315.145 ; free physical = 267 ; free virtual = 20586
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2307.824 ; gain = 0.000 ; free physical = 263 ; free virtual = 20593
INFO: [Common 17-1381] The checkpoint '/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.runs/impl_1/factor_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file factor_drc_opted.rpt -pb factor_drc_opted.pb -rpx factor_drc_opted.rpx
Command: report_drc -file factor_drc_opted.rpt -pb factor_drc_opted.pb -rpx factor_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.runs/impl_1/factor_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port PHY_MDIO expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 246 ; free virtual = 20606
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a913af4b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 246 ; free virtual = 20606
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 240 ; free virtual = 20606

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13d4ddfb7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 149 ; free virtual = 20595

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 181762378

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 291 ; free virtual = 20769

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 181762378

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 291 ; free virtual = 20769
Phase 1 Placer Initialization | Checksum: 181762378

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 291 ; free virtual = 20769

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14171ec5f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 271 ; free virtual = 20764

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 152 ; free virtual = 20599

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 8f2e3efe

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 147 ; free virtual = 20599
Phase 2 Global Placement | Checksum: f453fb45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 135 ; free virtual = 20598

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f453fb45

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 135 ; free virtual = 20598

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19668b599

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 135 ; free virtual = 20600

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17ef7356f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 134 ; free virtual = 20600

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 105f9974f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 131 ; free virtual = 20599

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 105f9974f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 131 ; free virtual = 20599

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 192d6f9ba

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 135 ; free virtual = 20597

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 6eb64515

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 141 ; free virtual = 20551

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: e381cdfe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 134 ; free virtual = 20554

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: e381cdfe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 127 ; free virtual = 20554

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: c53dde30

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 147 ; free virtual = 20639
Phase 3 Detail Placement | Checksum: c53dde30

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 146 ; free virtual = 20640

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c7f8bb29

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c7f8bb29

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 118 ; free virtual = 20635
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.410. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dd3018af

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 153 ; free virtual = 20587
Phase 4.1 Post Commit Optimization | Checksum: 1dd3018af

Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 133 ; free virtual = 20578

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dd3018af

Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 167 ; free virtual = 20595

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dd3018af

Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 166 ; free virtual = 20596

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13b1d6a54

Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 165 ; free virtual = 20596
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13b1d6a54

Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 164 ; free virtual = 20595
Ending Placer Task | Checksum: c3ead804

Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 172 ; free virtual = 20605
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 171 ; free virtual = 20604
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 108 ; free virtual = 20585
INFO: [Common 17-1381] The checkpoint '/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.runs/impl_1/factor_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file factor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:01 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 159 ; free virtual = 20555
INFO: [runtcl-4] Executing : report_utilization -file factor_utilization_placed.rpt -pb factor_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:01 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 315 ; free virtual = 20528
INFO: [runtcl-4] Executing : report_control_sets -verbose -file factor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 310 ; free virtual = 20526
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b49312ff ConstDB: 0 ShapeSum: f57c505 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 127602f22

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 127 ; free virtual = 20309
Post Restoration Checksum: NetGraph: 7847df48 NumContArr: af184fda Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 127602f22

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 121 ; free virtual = 20309

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 127602f22

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 399 ; free virtual = 20295

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 127602f22

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 397 ; free virtual = 20296
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18fe23f9f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 279 ; free virtual = 20308
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.412 | TNS=-377.016| WHS=-0.788 | THS=-144.322|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1839e537f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 224 ; free virtual = 20308
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.412 | TNS=-376.429| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 185a9247d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 210 ; free virtual = 20292
Phase 2 Router Initialization | Checksum: 143b210cd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 205 ; free virtual = 20289

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12b5b65dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 136 ; free virtual = 20295

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 729
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.389 | TNS=-414.383| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15c338d02

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 183 ; free virtual = 20256

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 455
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.407 | TNS=-397.569| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9ff0f529

Time (s): cpu = 00:01:27 ; elapsed = 00:01:08 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 134 ; free virtual = 20285
Phase 4 Rip-up And Reroute | Checksum: 9ff0f529

Time (s): cpu = 00:01:27 ; elapsed = 00:01:08 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 133 ; free virtual = 20287

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ae10a2f9

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 129 ; free virtual = 20292
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.389 | TNS=-414.383| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11e97662f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 135 ; free virtual = 20285

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11e97662f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 134 ; free virtual = 20285
Phase 5 Delay and Skew Optimization | Checksum: 11e97662f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 134 ; free virtual = 20285

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 646d21bb

Time (s): cpu = 00:01:29 ; elapsed = 00:01:09 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 123 ; free virtual = 20292
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.389 | TNS=-399.411| WHS=0.089  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 114f31b43

Time (s): cpu = 00:01:29 ; elapsed = 00:01:09 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 123 ; free virtual = 20292
Phase 6 Post Hold Fix | Checksum: 114f31b43

Time (s): cpu = 00:01:29 ; elapsed = 00:01:09 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 122 ; free virtual = 20292

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.826392 %
  Global Horizontal Routing Utilization  = 0.959435 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2e9be405

Time (s): cpu = 00:01:29 ; elapsed = 00:01:09 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 118 ; free virtual = 20291

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2e9be405

Time (s): cpu = 00:01:29 ; elapsed = 00:01:09 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 115 ; free virtual = 20290

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 802553d0

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 132 ; free virtual = 20287

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.389 | TNS=-399.411| WHS=0.089  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 802553d0

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 129 ; free virtual = 20287
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 150 ; free virtual = 20311

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 118 ; free virtual = 20318
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2315.828 ; gain = 0.000 ; free physical = 113 ; free virtual = 20313
INFO: [Common 17-1381] The checkpoint '/home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.runs/impl_1/factor_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file factor_drc_routed.rpt -pb factor_drc_routed.pb -rpx factor_drc_routed.rpx
Command: report_drc -file factor_drc_routed.rpt -pb factor_drc_routed.pb -rpx factor_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.runs/impl_1/factor_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2316.832 ; gain = 1.004 ; free physical = 280 ; free virtual = 20311
INFO: [runtcl-4] Executing : report_methodology -file factor_methodology_drc_routed.rpt -pb factor_methodology_drc_routed.pb -rpx factor_methodology_drc_routed.rpx
Command: report_methodology -file factor_methodology_drc_routed.rpt -pb factor_methodology_drc_routed.pb -rpx factor_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/vladimir/Downloads/FACTOR-I_17.04.2020_bins/project_led.runs/impl_1/factor_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file factor_power_routed.rpt -pb factor_power_summary_routed.pb -rpx factor_power_routed.rpx
Command: report_power -file factor_power_routed.rpt -pb factor_power_summary_routed.pb -rpx factor_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2316.832 ; gain = 0.000 ; free physical = 320 ; free virtual = 20270
INFO: [runtcl-4] Executing : report_route_status -file factor_route_status.rpt -pb factor_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file factor_timing_summary_routed.rpt -pb factor_timing_summary_routed.pb -rpx factor_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file factor_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file factor_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file factor_bus_skew_routed.rpt -pb factor_bus_skew_routed.pb -rpx factor_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force factor.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net tx_temp_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin tx_temp_reg[0]_LDC_i_1/O, cell tx_temp_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tx_temp_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin tx_temp_reg[1]_LDC_i_1/O, cell tx_temp_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tx_temp_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin tx_temp_reg[2]_LDC_i_1/O, cell tx_temp_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tx_temp_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin tx_temp_reg[3]_LDC_i_1/O, cell tx_temp_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tx_temp_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin tx_temp_reg[4]_LDC_i_1/O, cell tx_temp_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tx_temp_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin tx_temp_reg[5]_LDC_i_1/O, cell tx_temp_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tx_temp_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin tx_temp_reg[6]_LDC_i_1/O, cell tx_temp_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net tx_temp_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin tx_temp_reg[7]_LDC_i_1/O, cell tx_temp_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 5 net(s) have no routable loads. The problem bus(es) and/or net(s) are mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, and mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./factor.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 19 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2609.668 ; gain = 292.836 ; free physical = 220 ; free virtual = 20255
INFO: [Common 17-206] Exiting Vivado at Wed Sep  2 12:55:07 2020...
