<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [RTGEN-101] Global scalar 'max_score' will not be exposed as RTL port." projectName="643_PE" solutionName="solution1" date="2015-11-15T12:28:44.970-0500" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'max_score' is power-on initialization." projectName="643_PE" solutionName="solution1" date="2015-11-15T12:28:44.966-0500" type="Warning"/>
        <logs message="@W [RTGEN-101] Global scalar 'max_orig' will not be exposed as RTL port." projectName="643_PE" solutionName="solution1" date="2015-11-15T12:28:44.963-0500" type="Warning"/>
        <logs message="@W [RTGEN-101] Register 'max_orig' is power-on initialization." projectName="643_PE" solutionName="solution1" date="2015-11-15T12:28:44.961-0500" type="Warning"/>
        <logs message="@W [SCHED-21] The critical path consists of the following:&#xD;&#xA;&#x9;'load' operation ('score_out_load_1', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:41) on array 'score_out' (2.39 ns)&#xD;&#xA;&#x9;'add' operation ('left_score', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:48) (1.72 ns)&#xD;&#xA;&#x9;'icmp' operation ('tmp_7', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:52) (2.03 ns)&#xD;&#xA;&#x9;'or' operation ('or_cond', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:52) (1.37 ns)" projectName="643_PE" solutionName="solution1" date="2015-11-15T12:28:44.897-0500" type="Warning"/>
        <logs message="@W [SCHED-21] Estimated clock period (7.51ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.38ns)." projectName="643_PE" solutionName="solution1" date="2015-11-15T12:28:44.895-0500" type="Warning"/>
        <logs message="@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 1)&#xD;&#xA;   between 'store' operation (S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:58) of variable 'orig_out_load_1', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:58 on array 'orig_out' and 'load' operation ('orig_out_load_1', S:/Documents/CMU/Masters-Fall/18643/643project/HLS/week3.c:58) on array 'orig_out'." projectName="643_PE" solutionName="solution1" date="2015-11-15T12:28:44.889-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
