 
                              IC Compiler II (TM)

             Version T-2022.03-SP5 for linux64 - Nov 01, 2022 -SLE

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home/jose/.synopsys_icc2_gui/preferences.tcl
icc2_shell> source top.tcl
puts "RM-info : Running script [info script]\n"
RM-info : Running script /home/jose/VSDBabySoC_ICC2/standaloneFlow/icc2_common_setup.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: icc2_common_setup.tcl
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
## Required variables
## These variables must be correctly filled in for the flow to run properly
##########################################################################################
set DESIGN_NAME                 "vsdbabysoc" ;# Required; name of the design to be worked on; also used as the block name when scripts save or copy a block
set LIBRARY_SUFFIX              "Skywater" ;# Suffix for the design library name ; default is unspecified   
set DESIGN_LIBRARY              "${DESIGN_NAME}${LIBRARY_SUFFIX}" ;# Name of the design library; default is ${DESIGN_NAME}${LIBRARY_SUFFIX}
set REFERENCE_LIBRARY           [list /home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/LEF/sky130_v5_5.lef  /home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/LEF/sky130_v5_7magic.lef /home/jose/VSDBabySoC_ICC2/avsddac.lef /home/jose/VSDBabySoC_ICC2/avsdpll.lef]  ;# Required; a list of reference libraries for the design library.
;#      for library configuration flow (LIBRARY_CONFIGURATION_FLOW set to true below): 
;#              - specify the list of physical source files to be used for library configuration during create_lib
;#      for hierarchical designs using bottom-up flows: include subblock design libraries in the list;
;#      for hierarchical designs using ETMs: include the ETM library in the list.
;#              - If unpack_rm_dirs.pl is used to create dir structures for hierarchical designs, 
;#                in order to transition between hierarchical DP and hierarchical PNR flows properly, 
;#                absolute paths are a requirement.
set COMPRESS_LIBS               "false" ;# Save libs as compressed NDM; only used in DP.
#set VERILOG_NETLIST_FILES      "/home/skandha/KUNAL/icc2_workshop_collaterals/pnrScripts/spi_slave.synth.v"
set VERILOG_NETLIST_FILES       "/home/jose/VSDBabySoC/output/vsdbabysoc_net_sky130_fd_sc_hd__tt_025C_1v80.v"   ;# Verilog netlist files;
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set UPF_FILE                    ""      ;# A UPF file
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          for hierarchical designs using ETMs, load the block upf file
;#          for each sub-block linked to ETM, include the following line in the UPF_FILE 
;#              load_upf block.upf -scope block_instance_name
set UPF_SUPPLEMENTAL_FILE       ""      ;# The supplemental UPF file. Only needed if you are running golden UPF flow, in which case, you need both UPF_FILE and this.
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
;#          If UPF_SUPPLEMENTAL_FILE is specified, scripts assume golden UPF flow. load_upf and save_upf commands will be different.    
set TCL_PARASITIC_SETUP_FILE    "./init_design.read_parasitic_tech_example.tcl" ;# Specify a Tcl script to read in your TLU+ files by using the read_parasitic_tech command;
;# refer to the example in templates/init_design.read_parasitic_tech_example.tcl 
#set TCL_MCMM_SETUP_FILE         ""
set TCL_MCMM_SETUP_FILE         "./init_design.mcmm_example.auto_expanded.tcl"  ;# Specify a Tcl script to create your corners, modes, scenarios and load respective constraints;
;# two examples are provided in templates/: 
;# init_design.mcmm_example.explicit.tcl: provide mode, corner, and scenario constraints; create modes, corners, 
;# and scenarios; source mode, corner, and scenario constraints, respectively 
;# init_design.mcmm_example.auto_expanded.tcl: provide constraints for the scenarios; create modes, corners, 
;# and scenarios; source scenario constraints which are then expanded to associated modes and corners
;#      for DP: required
;#      for PNR: required if INIT_DESIGN_INPUT is ASCII in icc2_pnr_setup.tcl; not required for DC_ASCII or DP_RM_NDM
set TECH_FILE                   "/home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/collateral/sky130_fd_sc_hd.tf"       ;# A technology file; TECH_FILE and TECH_LIB are mutually exclusive ways to specify technology information; 
;# TECH_FILE is recommended, although TECH_LIB is also supported in ICC2 RM. 
set TECH_LIB                    ""      ;# Specify the reference library to be used as a dedicated technology library;
;# as a best practice, please list it as the first library in the REFERENCE_LIBRARY list 
set TECH_LIB_INCLUDES_TECH_SETUP_INFO true 
;# Indicate whether TECH_LIB contains technology setup information such as routing layer direction, offset, 
;# site default, and site symmetry, etc. TECH_LIB may contain this information if loaded during library prep.
;# true|false; this variable is associated with TECH_LIB. 
set TCL_TECH_SETUP_FILE         "./init_design.tech_setup.tcl"
;# Specify a TCL script for setting routing layer direction, offset, site default, and site symmetry list, etc.
;# init_design.tech_setup.tcl is the default. Use it as a template or provide your own script.
;# This script will only get sourced if the following conditions are met: 
;# (1) TECH_FILE is specified (2) TECH_LIB is specified && TECH_LIB_INCLUDES_TECH_SETUP_INFO is false 
set ROUTING_LAYER_DIRECTION_OFFSET_LIST "{met1 horizontal} {met2 vertical} {met3 horizontal} {met4 vertical} {met5 horizontal} {li1 vertical}" 
;# Specify the routing layers as well as their direction and offset in a list of space delimited pairs;
;# This variable should be defined for all metal routing layers in technology file;
;# Syntax is "{metal_layer_1 direction offset} {metal_layer_2 direction offset} ...";
;# It is required to at least specify metal layers and directions. Offsets are optional. 
;# Example1 is with offsets specified: "{M1 vertical 0.2} {M2 horizontal 0.0} {M3 vertical 0.2}"
;# Example2 is without offsets specified: "{M1 vertical} {M2 horizontal} {M3 vertical}"
##########################################################################################
## Optional variables
## Specify these variables if the corresponding functions are desired 
##########################################################################################
set DESIGN_LIBRARY_SCALE_FACTOR ""      ;# Specify the length precision for the library. Length precision for the design
;# library and its ref libraries must be identical. Tool default is 10000, which
;# implies one unit is one Angstrom or 0.1nm.
set UPF_UPDATE_SUPPLY_SET_FILE  ""      ;# A UPF file to resolve UPF supply sets
#set DEF_FLOORPLAN_FILES                "/home/kunal/design/scripts/pnr/ICC2-RM_P-2019.03-SP4/write_data_dir/picorv32/picorv32.icc.floorplan/floorplan.def.gz"  ;# DEF files which contain the floorplan information;
set DEF_FLOORPLAN_FILES                ""  ;# DEF files which contain the floorplan information;
;#      for DP: not required
;#      for PNR: required if INIT_DESIGN_INPUT = ASCII in icc2_pnr_setup.tcl and neither TCL_FLOORPLAN_FILE or 
;#               initialize_floorplan is used; DEF_FLOORPLAN_FILES and TCL_FLOORPLAN_FILE are mutually exclusive;
;#               not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM
set DEF_SCAN_FILE               ""      ;# A scan DEF file for scan chain information;
;#      for PNR: not required if INIT_DESIGN_INPUT = DC_ASCII or DP_RM_NDM, as SCANDEF is expected to be loaded already
set DEF_SITE_NAME_PAIRS         {}      ;# A list of site name pairs for read_def -convert; 
;# specify site name pairs with from_site first followed by to_site;
;# Example: set DEF_SITE_NAME_PAIRS {{from_site_1 to_site_1} {from_site_2 to_site_2}}   
set SITE_DEFAULT                ""      ;# Specify the default site name if there are multiple site defs in the technology file;
;# this is to be used by initialize_floorplan command; example: set SITE_DEFAULT "unit";
;# this is applied in the init_design.tech_setup.tcl script 
set SITE_SYMMETRY_LIST  ""              ;# Specify a list of site def and its symmetry value;
;# this is to be used by read_def or initialize_floorplan command to control the site symmetry;
;# example: set SITE_SYMMETRY_LIST "{unit Y} {unit1 Y}"; this is applied in the init_design.tech_setup.tcl script 
set MIN_ROUTING_LAYER           "met1"  ;# Min routing layer name; normally should be specified; otherwise tool can use all metal layers
set MAX_ROUTING_LAYER           "met5"  ;# Max routing layer name; normally should be specified; otherwise tool can use all metal layers
set LIBRARY_CONFIGURATION_FLOW  false   ;# Set it to true enables library configuration flow which calls the library manager under the hood to generate .nlibs, 
;# save them to disk, and automatically link them to the design.
;# Requires LINK_LIBRARY to be specified with .db files and REFERENCE_LIBRARY to be specified with physical
;# source files for the library configuration flow. Also search_path (in icc2_pnr_setup.tcl) should include paths 
;# to these .db and physical source files.
set LINK_LIBRARY                [list  /home/jose/VSDBabySoC/src/lib/sky130_fd_sc_hd__tt_025C_1v80.db  /home/jose/VSDBabySoC/src/lib/avsddac.db  /home/jose/VSDBabySoC/src/lib/avsdpll.db ]     ;# Specify .db files;
;#      for running VC-LP (vc_lp.tcl) and Formality (fm.tcl): required
;#      for ICC-II without LIBRARY_CONFIGURATION_FLOW enabled: not required
;#      for ICC-II with LIBRARY_CONFIGURATION_FLOW enabled: required; 
;#              - the .db files specified will be used for the library configuration under the hood during create_lib 
##########################################################################################
## Variables related to flow controls of flat PNR, hierarchical PNR and transition with DP
##########################################################################################
set DESIGN_STYLE                "hier"  ;# Specify the design style; flat|hier; default is flat; 
;# specify flat for a totally flat flow (flat PNR for short) and 
;# specify hier for a hierarchical flow (hier PNR for short);
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR: this should set to flat (default)
;#      for DP: not used 
set PHYSICAL_HIERARCHY_LEVEL    ""      ;# Specify the current level of hierarchy for the hierarchical PNR flow; top|intermediate|bottom;
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR and for DP: not used.
set RELEASE_DIR_DP              "write_data_dir_hier"   ;# Specify the release directory of DP RM; 
;# this is where init_design.tcl of PNR flow gets DP RM released libraries;
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR: required if INIT_DESIGN_INPUT = DP_RM_NDM, as init_design.tcl needs to know where DP RM libraries are
;#      for DP: not used 
set RELEASE_LABEL_NAME_DP       "vsdbabysocSkywater"    
;# Specify the label name of the block in the DP RM released library;
;# this is the label name which init_design.tcl of PNR flow will open. 
set RELEASE_DIR_PNR             ""      ;# Specify the release directory of PNR RM; 
;# this is where the init_design.tcl of hierarchical PNR flow gets the sub-block libraries;     
;#      for hier PNR: required and auto set if unpack_rm_dirs.pl is used; (see README.unpack_rm_dirs.txt for details)
;#      for flat PNR and for DP: not used.
##########################################################################################
## Variables related to REDHAWK ANALYSIS FUSION
##########################################################################################
set REDHAWK_SEARCH_PATH         ""      ;# Required. Search path to the NDM, reference libraries, and etc.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /home/jose/VSDBabySoC_ICC2/standaloneFlow/icc2_common_setup.tcl

puts "RM-info : Running script [info script]\n"
RM-info : Running script /home/jose/VSDBabySoC_ICC2/standaloneFlow/icc2_dp_setup.tcl

##########################################################################################
# Tool: IC Compiler II 
# Script: icc2_dp_setup.tcl 
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##########################################################################################
#                               Flow Setup
##########################################################################################
set DP_FLOW         "flat"    ;# hier or flat
set FLOORPLAN_STYLE "channel" ;# Supported design styles channel, abutted
set CHECK_DESIGN    "true"    ;# run atomic check_design pre checks prior to DP commands
set DISTRIBUTED 0  ;# Use distributed runs
### It is required to include the set_host_options command to enable distributed mode tasks. For example,
set_host_options -max_cores 8
#set_host_options -name block_script -submit_command [list qsub -P bnormal -l mem_free=6G,qsc=o -cwd]
set BLOCK_DIST_JOB_FILE             ""     ;# File to set block specific resource requests for distributed jobs
# For example:
#   set_host_options -name block_script  -submit_command "bsub -q normal"
#   set_host_options -name large_block   -submit_command "bsub -q huge"
#   set_host_options -name special_block -submit_command "rsh" local_machine
#   set_app_options -block [get_block block4] -list {plan.distributed_run.block_host large_block}
#   set_app_options -block [get_block block5] -list {plan.distributed_run.block_host large_block}
#   set_app_options -block [get_block block2] -list {plan.distributed_run.block_host special_block}
#  
#   All the jobs associated with blocks that do not have the plan.distributed_run.block_host app option specified
#   will run using the block_script host option. The jobs for blocks block4 and block5 will use the large_block 
#   host option. The job form  block2  will  use  the  special_block host option.
##########################################################################################
# If the design is run with MIBs then change the block list appropriately
##########################################################################################
set DP_BLOCK_REFS                     [list] ;# design names for each physical block (including black boxes) in the design;
;# this includes bottom and mid level blocks in a Multiple Physical Hierarchy (MPH) design
set DP_INTERMEDIATE_LEVEL_BLOCK_REFS  [list data_memory] ;# design reference names for mid level blocks only
set DP_BB_BLOCK_REFS                  [list] ;# Black Box reference names 
set BOTTOM_BLOCK_VIEW             "abstract" ;# Support abstract or design view for bottom blocks
;# in the hier flow
set INTERMEDIATE_BLOCK_VIEW       "abstract" ;# Support abstract or design view for intermediate blocks
if { [info exists INTERMEDIATE_BLOCK_VIEW] && $INTERMEDIATE_BLOCK_VIEW == "abstract" } {
   set_app_options -name abstract.allow_all_level_abstract -value true  ;# Dafult value is false
}
Warning: Application option 'abstract.allow_all_level_abstract' will be made block-scoped in the upcoming 2019.12 release. (ABS-549)
# Provide blackbox instanace: target area, BB UPF file, BB Timing file, boundary
#set DP_BB_BLOCK_REFS "leon3s_bb"
#set DP_BB_BLOCKS(leon3s_bb,area)        [list 1346051] ;
#set DP_BB_BLOCKS(leon3s_bb,upf)         [list ${des_dir}/leon3s_bb.upf] ;
#set DP_BB_BLOCKS(leon3s_bb,timing)      [list ${des_dir}/leon3s_bbt.tcl] ;
#set DP_BB_BLOCKS(leon3s_bb,boundary)    { {x1 y1} {x2 y1} {x2 y2} {x1 y2} {x1 y1} } ;
#set DP_BB_SPLIT    "true"
##########################################################################################
#                               CONSTRAINTS / UPF INTENT
##########################################################################################
set TCL_TIMING_RULER_SETUP_FILE       "" ;# file sourced to define parasitic constraints for use with timing ruler 
# before full extraction environment is defined
# Example setup file:
#       set_parasitic_parameters \
                                          #         -early_spec para_WORST \
                                          #         -late_spec para_WORST
set CONSTRAINT_MAPPING_FILE           "" ;# Constraint Mapping File. Default is "split/mapfile"
set TCL_UPF_FILE                      "" ;# Optional power intent TCL script
##########################################################################################
#                               TOP LEVEL FLOORPLAN CREATION (die, pad, RDL) / PLACE IO
##########################################################################################
set TCL_PHYSICAL_CONSTRAINTS_FILE     "" ;# TCL script for primary die area creation. If specified, DEF_FLOORPLAN_FILES will be loaded after TCL_PHYSICAL_CONSTRAINTS_FILE
set TCL_PRE_COMMIT_FILE               "" ;# file sourced to set attributes, lib cell purposes, .. etc on specific cells, prior to running commit_block
set TCL_USER_INIT_DP_POST_SCRIPT      "" ;# An optional Tcl file to be sourced at the very end of init_dp.tcl before save_block.
##########################################################################################
#                               PRE_SHAPING
##########################################################################################
set TCL_USER_PRE_SHAPING_PRE_SCRIPT   "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_PRE_SHAPING_POST_SCRIPT  "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               PLACE_IO
##########################################################################################
set TCL_PAD_CONSTRAINTS_FILE          "" ;# file sourced to create everything needed by place_io to complete IO placement
;# including flip chip bumps, and io constraints
set TCL_RDL_FILE                      "" ;# file sourced to create RDL routes
set TCL_USER_PLACE_IO_PRE_SCRIPT      "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_PLACE_IO_POST_SCRIPT     "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               SHAPING
##########################################################################################
switch $FLOORPLAN_STYLE {
   channel {set SHAPING_CMD_OPTIONS           "-channels true"} 
   abutted {set SHAPING_CMD_OPTIONS           "-channels false"} 
}
set TCL_SHAPING_CONSTRAINTS_FILE      "" ;# Specify any constraints prior to shaping i.e. set_shaping_options
# or specify some block shapes manually, for example:
#    set_block_boundary -cell block1 -boundary {{2.10 2.16} {2.10 273.60} \
                                          #    {262.02 273.60} {262.02 2.16}} -orientation R0
#    set_fixed_objects [get_cells block1]
# Support TCL based shaping constraints
# An example is in rm_icc2_dp_scripts/tcl_shaping_constraints_example.tcl
set SHAPING_CONSTRAINTS_FILE          "" ;# Will be included as the -constraint_file option for shape_blocks
set TCL_SHAPING_PNS_STRATEGY_FILE     "" ;# file sourced to create PG strategies for block grid creation
set TCL_MANUAL_SHAPING_FILE           "" ;# File sourced to re-create all block shapes.
# If this file exists, automatic shaping will be by-passed.
# Existing auto or manual block shapes can be written out using the following:
#    write_floorplan -objects <BLOCK_INSTS>
set TCL_USER_SHAPING_PRE_SCRIPT       "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_SHAPING_POST_SCRIPT      "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               PLACEMENT
##########################################################################################
set TCL_PLACEMENT_CONSTRAINTS_FILE    "" ;# Placeholder for any macro or standard cell placement constraints & options.
# File is sourced prior to DP placement
set PLACEMENT_PIN_CONSTRAINT_AWARE    "false" ;# tells create_placement to consider pin constraints during placement
set USE_INCREMENTAL_DATA              "0" ;# Use floorplan constraints that were written out on a previous run
set CONGESTION_DRIVEN_PLACEMENT       "" ;# Set to one of the following: std_cell, macro, or both to enable congestion driven placement
set TIMING_DRIVEN_PLACEMENT           "" ;# Set to one of the following: std_cell, macro, or both to enable timing driven placement
set TCL_USER_PLACEMENT_PRE_SCRIPT     "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_PLACEMENT_POST_SCRIPT    "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               GLOBAL PLANNING
##########################################################################################
set TCL_GLOBAL_PLANNING_FILE          "" ;#Global planning for bus/critical nets
##########################################################################################
#                               PNS
##########################################################################################
set TCL_PNS_FILE                      "./pns_example.tcl" ;# File sourced to define all power structures. 
# This file will include the following types of PG commands:
#   PG Regions
#   PG Patterns
#   PG Strategies
# Note: The file should not contain compile_pg statements
# An example is in rm_icc2_dp_scripts/pns_example.tcl
set PNS_CHARACTERIZE_FLOW             "true"  ;# Perform PG characterization and implementation
set TCL_COMPILE_PG_FILE               "./compile_pg_example.tcl" ;# File should contain all the compile_pg_* commands to create the power networks 
# specified in the strategies in the TCL_PNS_FILE. 
# An example is in rm_icc2_dp_scripts/compile_pg_example.tcl
set TCL_PG_PUSHDOWN_FILE              "" ;# Create this file to facilitate manual pushdown and bypass auto pushdown in the flow.
set TCL_POST_PNS_FILE                 "" ;# If it exists, this file will be sourced after PG creation.
set TCL_USER_CREATE_POWER_PRE_SCRIPT  "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_CREATE_POWER_POST_SCRIPT "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               PLACE PINS
##########################################################################################
##Note:Feedthroughs are disabled by default. Enable feedthroughs either through set_*_pin_constraints  Tcl commands or through Pin constraints file
set TCL_PIN_CONSTRAINT_FILE           "" ;# file sourced to apply set_*_pin_constraints to the design
set CUSTOM_PIN_CONSTRAINT_FILE        "" ;# will be loaded via read_pin_constraints -file
;# used for more complex pin constraints, 
;# or in constraint replay
set PLACE_PINS_SELF                   "true" ;# Set to true if the block's top level pins are not all connected to IO drivers.
set TIMING_PIN_PLACEMENT              "true" ;# Set to true for timing driven pin placement
set TCL_USER_PLACE_PINS_PRE_SCRIPT    "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_PLACE_PINS_POST_SCRIPT   "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               PRE-TIMING
##########################################################################################
set TCL_USER_PRE_TIMING_PRE_SCRIPT    "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_PRE_TIMING_POST_SCRIPT   "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
#                               TIMING ESTIMATION
##########################################################################################
set TCL_TIMING_ESTIMATION_SETUP_FILE       "" ;# Specify any constraints prior to timing estimation
set TCL_USER_TIMING_ESTIMATION_PRE_SCRIPT  "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_TIMING_ESTIMATION_POST_SCRIPT "" ;# An optional Tcl file to be sourced at the very end of the task
set TCL_LIB_CELL_DONT_USE_FILE             "" ;# A Tcl file for customized don't use ("set_lib_cell_purpose -exclude <purpose>" commands);
;#  to prevent estimate_timing picking a lib_cell not used by pnr flow.
;#  please specify non-optimization purpose lib cells in the file. 
##########################################################################################
#                               BUDGETING
##########################################################################################
set TCL_BUDGETING_SETUP_FILE                "" ;# Specify any constraints prior to budgeting
set TCL_BOUNDARY_BUDGETING_CONSTRAINTS_FILE "" ;# An optional user constraints file to override compute_budget_constraints
set TCL_USER_BUDGETING_PRE_SCRIPT           "" ;# An optional Tcl file to be sourced at the very beginning of the task
set TCL_USER_BUDGETING_POST_SCRIPT          "" ;# An optional Tcl file to be sourced at the very end of the task
##########################################################################################
## System Variables (there's no need to change the following)
##########################################################################################
set WORK_DIR ./work
set WORK_DIR_WRITE_DATA ./write_data_dir
if !{[file exists $WORK_DIR]} {file mkdir $WORK_DIR}
set SPLIT_CONSTRAINTS_LABEL_NAME split_constraints
set INIT_DP_LABEL_NAME init_dp
set PRE_SHAPING_LABEL_NAME pre_shaping
set PLACE_IO_LABEL_NAME place_io
set SHAPING_LABEL_NAME shaping
set PLACEMENT_LABEL_NAME placement
set CREATE_POWER_LABEL_NAME create_power
set CLOCK_TRUNK_PLANNING_LABEL_NAME clock_trunk_planning
set PLACE_PINS_LABEL_NAME place_pins
set PRE_TIMING_LABEL_NAME pre_timing
set TIMING_ESTIMATION_LABEL_NAME timing_estimation
set BUDGETING_LABEL_NAME budgeting
# Block label to be release by write_data
if {$DP_FLOW == "flat"} {
   set WRITE_DATA_LABEL_NAME timing_estimation
} else {
   set WRITE_DATA_LABEL_NAME budgeting
}
## Directories
set OUTPUTS_DIR "./outputs_icc2"        ;# Directory to write output data files; mainly used by write_data.tcl
set REPORTS_DIR "./rpts_icc2"           ;# Directory to write reports; mainly used by report_qor.tcl
set REPORTS_DIR_SPLIT_CONSTRAINTS $REPORTS_DIR/$SPLIT_CONSTRAINTS_LABEL_NAME
set REPORTS_DIR_INIT_DP $REPORTS_DIR/$INIT_DP_LABEL_NAME
set REPORTS_DIR_PRE_SHAPING $REPORTS_DIR/$PRE_SHAPING_LABEL_NAME
set REPORTS_DIR_PLACE_IO $REPORTS_DIR/$PLACE_IO_LABEL_NAME
set REPORTS_DIR_SHAPING $REPORTS_DIR/$SHAPING_LABEL_NAME
set REPORTS_DIR_PLACEMENT $REPORTS_DIR/$PLACEMENT_LABEL_NAME
set REPORTS_DIR_CREATE_POWER $REPORTS_DIR/$CREATE_POWER_LABEL_NAME
set REPORTS_DIR_CLOCK_TRUNK_PLANNING $REPORTS_DIR/$CLOCK_TRUNK_PLANNING_LABEL_NAME
set REPORTS_DIR_PLACE_PINS $REPORTS_DIR/$PLACE_PINS_LABEL_NAME
set REPORTS_DIR_PRE_TIMING $REPORTS_DIR/$PRE_TIMING_LABEL_NAME
set REPORTS_DIR_TIMING_ESTIMATION $REPORTS_DIR/$TIMING_ESTIMATION_LABEL_NAME
set REPORTS_DIR_BUDGETING $REPORTS_DIR/$BUDGETING_LABEL_NAME
if !{[file exists $REPORTS_DIR]} {file mkdir $REPORTS_DIR}
if !{[file exists $OUTPUTS_DIR]} {file mkdir $OUTPUTS_DIR}
if !{[file exists $REPORTS_DIR_SPLIT_CONSTRAINTS]} {file mkdir $REPORTS_DIR_SPLIT_CONSTRAINTS}
if !{[file exists $REPORTS_DIR_INIT_DP]} {file mkdir $REPORTS_DIR_INIT_DP}
if !{[file exists $REPORTS_DIR_PRE_SHAPING]} {file mkdir $REPORTS_DIR_PRE_SHAPING}
if !{[file exists $REPORTS_DIR_PLACE_IO]} {file mkdir $REPORTS_DIR_PLACE_IO}
if !{[file exists $REPORTS_DIR_SHAPING]} {file mkdir $REPORTS_DIR_SHAPING}
if !{[file exists $REPORTS_DIR_PLACEMENT]} {file mkdir $REPORTS_DIR_PLACEMENT}
if !{[file exists $REPORTS_DIR_CREATE_POWER]} {file mkdir $REPORTS_DIR_CREATE_POWER}
if !{[file exists $REPORTS_DIR_CLOCK_TRUNK_PLANNING]} {file mkdir $REPORTS_DIR_CLOCK_TRUNK_PLANNING}
if !{[file exists $REPORTS_DIR_PLACE_PINS]} {file mkdir $REPORTS_DIR_PLACE_PINS}
if !{[file exists $REPORTS_DIR_PRE_TIMING]} {file mkdir $REPORTS_DIR_PRE_TIMING}
if !{[file exists $REPORTS_DIR_TIMING_ESTIMATION]} {file mkdir $REPORTS_DIR_TIMING_ESTIMATION}
if !{[file exists $REPORTS_DIR_BUDGETING]} {file mkdir $REPORTS_DIR_BUDGETING}
if {[info exists env(LOGS_DIR)]} {
   set log_dir $env(LOGS_DIR)
} else {
   set log_dir ./logs_icc2 
}
set search_path [list ./rm_icc2_dp_scripts ./rm_icc2_pnr_scripts $WORK_DIR ] 
lappend search_path .
##########################################################################################
#                               Optional Settings
##########################################################################################
set_message_info -id PVT-012 -limit 1
set_message_info -id PVT-013 -limit 1
set search_path "/home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/collateral/  /home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/collateral/skywater130_nominal.TLUPlus/"
set_app_var link_library "avsddac.db avsdpll.db   sky130_fd_sc_hd__tt_025C_1v80.db "
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /home/jose/VSDBabySoC_ICC2/standaloneFlow/icc2_dp_setup.tcl

RM-info : create_lib ./work/vsdbabysocSkywater -tech /home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/collateral/sky130_fd_sc_hd.tf -ref_libs {/home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/LEF/sky130_v5_5.lef /home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/LEF/sky130_v5_7magic.lef /home/jose/VSDBabySoC_ICC2/avsddac.lef /home/jose/VSDBabySoC_ICC2/avsdpll.lef}
Warning: sky130_fd_sc_hd.tf line 26, unsupported syntax 'fatWireViaKeepoutMode' in 'Technology' section. It will be ignored. (TECH-002)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Layer 'via4/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Layer 'via4/met5' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Layer 'via3/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Layer 'via3/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Layer 'via2/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Layer 'via2/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Layer 'via/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Layer 'via/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Layer 'mcon/li1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: Layer 'mcon/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met4'. (sky130_fd_sc_hd.tf line 851) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met5'. (sky130_fd_sc_hd.tf line 859) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met3'. (sky130_fd_sc_hd.tf line 867) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met4'. (sky130_fd_sc_hd.tf line 875) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met2'. (sky130_fd_sc_hd.tf line 883) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met3'. (sky130_fd_sc_hd.tf line 891) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met1'. (sky130_fd_sc_hd.tf line 899) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met2'. (sky130_fd_sc_hd.tf line 907) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'li1'. (sky130_fd_sc_hd.tf line 915) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'met1'. (sky130_fd_sc_hd.tf line 923) (TECH-034)
Information: Loading technology file '/home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/collateral/sky130_fd_sc_hd.tf' (FILE-007)
Warning: Lib cell sky130_fd_sc_hd__xnor3_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__xnor3_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__xnor3_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21boi_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21boi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21boi_0 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21boi_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_clkinvkapwr_16 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_clkinvkapwr_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_clkinvkapwr_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_clkinvkapwr_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_clkinvkapwr_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand4b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand4b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand4b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor3_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor3_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor3_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__diode_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlrbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlrbp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or4bb_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or4bb_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or4bb_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__xnor2_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__xnor2_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__xnor2_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfrbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfrbp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o32a_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o32a_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o32a_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a221o_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a221o_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a221o_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sedfxbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sedfxbp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sedfxtp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sedfxtp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sedfxtp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfxtp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfxtp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfxtp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__decap_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__decap_6 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__decap_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__decap_12 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__decap_3 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21bo_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21bo_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21bo_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfrbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfrbp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlrtn_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlrtn_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlrtn_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21ai_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21ai_0 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21ai_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21ai_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkdlybuf4s25_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkdlybuf4s25_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfxbp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfxbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o211a_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o211a_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o211a_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlrtp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlrtp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlrtp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfsbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfsbp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_bleeder_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__mux4_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__mux4_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__mux4_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and4bb_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and4bb_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and4bb_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o22a_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o22a_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o22a_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlygate4sd2_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlxbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfbbn_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfbbn_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__edfxbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfrtp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfrtp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfrtp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__fah_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__macro_sparecell is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_inputiso0p_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__einvn_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__einvn_0 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__einvn_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__einvn_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__einvn_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21bai_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21bai_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21bai_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a41oi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a41oi_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a41oi_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlxtp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a31oi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a31oi_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a31oi_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o41a_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o41a_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o41a_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2111oi_0 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2111oi_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2111oi_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2111oi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__inv_6 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__inv_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__inv_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__inv_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__inv_12 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__inv_16 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__inv_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand3_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand3_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand3_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkdlybuf4s50_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkdlybuf4s50_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and2_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and2_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and2_0 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and2_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfsbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfsbp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfrtp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfrtp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfrtp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_decapkapwr_3 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_decapkapwr_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_decapkapwr_6 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_decapkapwr_12 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_decapkapwr_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkbuf_16 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkbuf_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkbuf_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkbuf_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkbuf_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_clkbufkapwr_16 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_clkbufkapwr_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_clkbufkapwr_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_clkbufkapwr_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_clkbufkapwr_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__tap_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__tap_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o221a_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o221a_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o221a_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand2b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand2b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand2b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__edfxtp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__buf_16 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__buf_6 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__buf_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__buf_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__buf_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__buf_12 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__buf_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfstp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfstp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfstp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_inputiso0n_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2111ai_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2111ai_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2111ai_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__fa_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__fa_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__fa_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a22oi_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a22oi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a22oi_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor3b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor3b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor3b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a32oi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a32oi_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a32oi_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a311oi_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a311oi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a311oi_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_inputiso1n_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o41ai_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o41ai_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o41ai_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a31o_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a31o_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a31o_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__bufbuf_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__bufbuf_16 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkinv_16 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkinv_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkinv_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkinv_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkinv_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlygate4sd1_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__probec_p_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__einvp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__einvp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__einvp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__einvp_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o211ai_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o211ai_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o211ai_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlymetal6s4s_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfbbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlrbn_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlrbn_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a221oi_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a221oi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a221oi_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2111a_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2111a_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2111a_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o32ai_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o32ai_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o32ai_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__conb_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21oi_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21oi_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21oi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfbbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__maj3_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__maj3_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__maj3_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfrtn_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfrtn_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21o_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21o_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a21o_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlymetal6s2s_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and3b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and3b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and3b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o311a_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o311a_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o311a_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or3b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or3b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or3b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkinvlp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkinvlp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__bufinv_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__bufinv_16 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a41o_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a41o_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a41o_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and3_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and3_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and3_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkdlybuf4s18_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkdlybuf4s18_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor4_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor4_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor4_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2bb2oi_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2bb2oi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2bb2oi_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and4b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and4b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and4b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand2_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand2_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand2_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand2_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__tapvgnd2_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__ha_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__ha_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__ha_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkdlybuf4s15_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__clkdlybuf4s15_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__xor3_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__xor3_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__xor3_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand3b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand3b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand3b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__fill_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__fill_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__fill_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__fill_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__xor2_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__xor2_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__xor2_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor4bb_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor4bb_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor4bb_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2bb2a_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2bb2a_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2bb2a_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o221ai_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o221ai_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o221ai_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand4_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand4_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand4_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2bb2ai_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2bb2ai_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o2bb2ai_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or3_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or3_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or3_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a22o_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a22o_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a22o_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfstp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfstp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfstp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__tapvpwrvgnd_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_inputiso1p_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o31ai_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o31ai_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o31ai_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and4_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and4_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and4_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfxbp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dfxbp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlxbn_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlxbn_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand4bb_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand4bb_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nand4bb_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21ba_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21ba_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21ba_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor4b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor4b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor4b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor2b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor2b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor2b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlclkp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlclkp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlclkp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or2_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or2_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or2_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or2_0 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfbbn_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfbbn_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlymetal6s6s_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__fahcin_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o311ai_0 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o311ai_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o311ai_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o311ai_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21a_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21a_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o21a_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdlclkp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdlclkp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdlclkp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__tapvgnd_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2bb2o_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2bb2o_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2bb2o_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__mux2_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__mux2_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__mux2_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__mux2_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor2_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor2_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor2_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__nor2_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2111o_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2111o_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a2111o_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a211o_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a211o_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a211o_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a211oi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a211oi_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a211oi_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__fahcon_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or4b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or4b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or4b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfxtp_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfxtp_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__sdfxtp_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a32o_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a32o_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a32o_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o22ai_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o22ai_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o22ai_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_isobufsrc_16 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_isobufsrc_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_isobufsrc_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_isobufsrc_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_isobufsrc_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and2b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and2b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__and2b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a222oi_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o31a_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o31a_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__o31a_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__mux2i_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__mux2i_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__mux2i_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__lpflow_inputisolatch_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or2b_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or2b_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or2b_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__ebufn_8 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__ebufn_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__ebufn_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__ebufn_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlxtn_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlxtn_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlxtn_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a311o_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a311o_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__a311o_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or4_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or4_2 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__or4_4 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__dlygate4sd3_1 is defined in more than one physical libraries. (LM-026)
Warning: Lib cell sky130_fd_sc_hd__probe_p_8 is defined in more than one physical libraries. (LM-026)
...Created 4 lib groups

... 4 cell libraries and 1 aggregate library to build.


... checking whether need to build aggregate library: EXPLORE_macros.ndm (1/1)
... checking whether can reuse library under output directory
cannot reuse CLIBs/EXPLORE_macros.ndm under output directory: library not exists

... checking whether need to build cell library: avsddac.ndm (1/4)
... checking whether can reuse library under output directory
cannot reuse CLIBs/avsddac.ndm under output directory: library not exists

... checking whether need to build cell library: avsdpll.ndm (2/4)
... checking whether can reuse library under output directory
cannot reuse CLIBs/avsdpll.ndm under output directory: library not exists

... checking whether need to build cell library: sky130_fd_sc_hd__tt_025C_1v80.ndm (3/4)
... checking whether can reuse library under output directory
cannot reuse CLIBs/sky130_fd_sc_hd__tt_025C_1v80.ndm under output directory: library not exists

... checking whether need to build cell library: sky130_fd_sc_hd__tt_025C_1v80_physical_only.ndm (4/4)
... checking whether can reuse library under output directory
cannot reuse CLIBs/sky130_fd_sc_hd__tt_025C_1v80_physical_only.ndm under output directory: library not exists

... processing cell library: avsddac.ndm (1/4)
... run lm_shell to build the cell library
................
created new cell library under output directory: CLIBs/avsddac.ndm

... processing cell library: avsdpll.ndm (2/4)
... run lm_shell to build the cell library
...............
created new cell library under output directory: CLIBs/avsdpll.ndm

... processing cell library: sky130_fd_sc_hd__tt_025C_1v80.ndm (3/4)
... run lm_shell to build the cell library
...............................................................................
..............................................................................
..............................................................................
..............................................................
created new cell library under output directory: CLIBs/sky130_fd_sc_hd__tt_025C_1v80.ndm

... processing cell library: sky130_fd_sc_hd__tt_025C_1v80_physical_only.ndm (4/4)
... run lm_shell to build the cell library
.............
created new cell library under output directory: CLIBs/sky130_fd_sc_hd__tt_025C_1v80_physical_only.ndm

... processing aggregate library: EXPLORE_macros.ndm (1/1)
... run lm_shell to build the cell library
........
created new cell library under output directory: CLIBs/EXPLORE_macros.ndm


Warning: There are 1 lef files not used for creating cell libraries: /home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/LEF/sky130_v5_7magic.lef. (LIB-083)
Information: Successfully built 3 reference libraries: EXPLORE_macros.ndm sky130_fd_sc_hd__tt_025C_1v80.ndm sky130_fd_sc_hd__tt_025C_1v80_physical_only.ndm. (LIB-093)
RM-info : Reading full chip verilog (/home/jose/VSDBabySoC/output/vsdbabysoc_net_sky130_fd_sc_hd__tt_025C_1v80.v)
Information: Reading Verilog into new design 'vsdbabysoc/init_dp' in library 'vsdbabysocSkywater'. (VR-012)
Loading verilog file '/home/jose/VSDBabySoC/output/vsdbabysoc_net_sky130_fd_sc_hd__tt_025C_1v80.v'
Number of modules read: 2
Top level ports: 7
Total ports in all modules: 19
Total nets in all modules: 3005
Total instances in all modules: 2745
Elapsed = 00:00:00.04, CPU = 00:00:00.03
RM-info : Sourcing /home/jose/VSDBabySoC_ICC2/standaloneFlow/init_design.tech_setup.tcl
puts "RM-info : Running script [info script]\n"
RM-info : Running script /home/jose/VSDBabySoC_ICC2/standaloneFlow/init_design.tech_setup.tcl

##########################################################################################
# Tool: IC Compiler II 
# Script: tech_setup.tcl
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Set routing_direction and track_offset
if {$ROUTING_LAYER_DIRECTION_OFFSET_LIST != ""} {
        foreach direction_offset_pair $ROUTING_LAYER_DIRECTION_OFFSET_LIST {
                set layer [lindex $direction_offset_pair 0]
                set direction [lindex $direction_offset_pair 1]
                set offset [lindex $direction_offset_pair 2]
                set_attribute [get_layers $layer] routing_direction $direction
                if {$offset != ""} {
                        set_attribute [get_layers $layer] track_offset $offset
                }
        }
} else {
        puts "RM-error : ROUTING_LAYER_DIRECTION_OFFSET_LIST is not specified. You must manually set routing layer directions and offsets!"
}
Information: The design specific attribute override for layer 'met1' is set in the current block 'vsdbabysoc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met2' is set in the current block 'vsdbabysoc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met3' is set in the current block 'vsdbabysoc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met4' is set in the current block 'vsdbabysoc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'met5' is set in the current block 'vsdbabysoc', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for layer 'li1' is set in the current block 'vsdbabysoc', because the actual library setting may not be overwritten. (ATTR-12)
## Set site default
if {$SITE_DEFAULT != ""} {
        set_attribute [get_site_defs] is_default false
        set_attribute [get_site_defs $SITE_DEFAULT] is_default true
}
## Set site symmetry
if {$SITE_SYMMETRY_LIST != ""} {
        foreach sym_pair $SITE_SYMMETRY_LIST {
                set site_name [lindex $sym_pair 0]
                set site_sym [lindex $sym_pair 1]
                set_attribute [get_site_defs $site_name] symmetry $site_sym
        }       
}
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /home/jose/VSDBabySoC_ICC2/standaloneFlow/init_design.tech_setup.tcl

RM-info : Sourcing /home/jose/VSDBabySoC_ICC2/standaloneFlow/init_design.read_parasitic_tech_example.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /home/jose/VSDBabySoC_ICC2/standaloneFlow/init_design.read_parasitic_tech_example.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.read_parasitic_tech_example.tcl (template)
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##############################################################################################
# The following is a sample script to read two TLU+ files, 
# which you can expand to accomodate your design.
##############################################################################################
########################################
## Variables
########################################
## Parasitic tech files for read_parasitic_tech command; expand the section as needed
set parasitic1                          "temp1" ;# name of parasitic tech model 1
set tluplus_file($parasitic1)           "/home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/collateral/skywater130.nominal.tluplus/" ;# TLU+ files to read for parasitic 1
set layer_map_file($parasitic1)         "" ;# layer mapping file between ITF and tech for parasitic 1
#set parasitic2                         "temp2" ;# name of parasitic tech model 2
#set tluplus_file($parasitic2)           "/home/kunal/design/picosoc/pdk/sample_180nm.tluplus" ;# TLU+ files to read for parasitic 2
#set layer_map_file($parasitic2)         "" ;# layer mapping file between ITF and tech for parasitic 2
########################################
## Read parasitic files
########################################
## Read in the TLUPlus files first.
#  Later on in the corner constraints, you can then refer to these parasitic models.
foreach p [array name tluplus_file] {  
        puts "RM-info: read_parasitic_tech -tlup $tluplus_file($p) -layermap $layer_map_file($p) -name $p"
        #read_parasitic_tech -tlup $tluplus_file($p) -layermap $layer_map_file($p) -name $p
        read_parasitic_tech -tlup $tluplus_file($p)  -name $p

}
RM-info: read_parasitic_tech -tlup /home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/collateral/skywater130.nominal.tluplus/ -layermap  -name temp1
Information: The command 'read_parasitic_tech' cleared the undo history. (UNDO-016)
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /home/jose/VSDBabySoC_ICC2/standaloneFlow/init_design.read_parasitic_tech_example.tcl

Using libraries: vsdbabysocSkywater EXPLORE_macros sky130_fd_sc_hd__tt_025C_1v80 sky130_fd_sc_hd__tt_025C_1v80_physical_only
Linking block vsdbabysocSkywater:vsdbabysoc/init_dp.design
Information: User units loaded from library 'EXPLORE_macros|avsddac' (LNK-040)
Design 'vsdbabysoc' was successfully linked.
[icc2-lic Tue Aug 27 10:48:55 2024] Command 'initialize_floorplan' requires licenses
[icc2-lic Tue Aug 27 10:48:55 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:48:55 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:48:55 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:48:55 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:48:55 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:48:55 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:48:55 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:48:55 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:48:55 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:48:55 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:48:55 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:48:55 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:48:55 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:48:55 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:48:55 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:48:55 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:48:55 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:48:55 2024] Check-out of alternate set of keys directly with queueing was successful
Warning: this option -core_utilization/-macro_utilization is only valid when you specify the -side_ratio option. (DPI-503)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 43.17%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: The command 'save_lib' cleared the undo history. (UNDO-016)
Saving all libraries...
RM-info : Running connect_pg_net -automatic on all blocks
Information: Total 2 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : vsdbabysoc
Version: T-2022.03-SP5
Date   : Tue Aug 27 10:48:55 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/2746
Unconnected nwell pins        2742
Ground net VSS                0/2745
Unconnected pwell pins        2742
--------------------------------------------------------------------------------
Information: connections of 5491 power/ground pin(s) are created or changed.
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'vsdbabysocSkywater:vsdbabysoc/init_dp.design' to 'vsdbabysocSkywater:vsdbabysoc/pre_shaping.design'. (DES-028)
Saving all libraries...
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Saving all libraries...
RM-info : Sourcing /home/jose/VSDBabySoC_ICC2/standaloneFlow/init_design.read_parasitic_tech_example.tcl
puts "RM-info: Running script [info script]\n"
RM-info: Running script /home/jose/VSDBabySoC_ICC2/standaloneFlow/init_design.read_parasitic_tech_example.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.read_parasitic_tech_example.tcl (template)
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
##############################################################################################
# The following is a sample script to read two TLU+ files, 
# which you can expand to accomodate your design.
##############################################################################################
########################################
## Variables
########################################
## Parasitic tech files for read_parasitic_tech command; expand the section as needed
set parasitic1                          "temp1" ;# name of parasitic tech model 1
set tluplus_file($parasitic1)           "/home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/collateral/skywater130.nominal.tluplus/" ;# TLU+ files to read for parasitic 1
set layer_map_file($parasitic1)         "" ;# layer mapping file between ITF and tech for parasitic 1
#set parasitic2                         "temp2" ;# name of parasitic tech model 2
#set tluplus_file($parasitic2)           "/home/kunal/design/picosoc/pdk/sample_180nm.tluplus" ;# TLU+ files to read for parasitic 2
#set layer_map_file($parasitic2)         "" ;# layer mapping file between ITF and tech for parasitic 2
########################################
## Read parasitic files
########################################
## Read in the TLUPlus files first.
#  Later on in the corner constraints, you can then refer to these parasitic models.
foreach p [array name tluplus_file] {  
        puts "RM-info: read_parasitic_tech -tlup $tluplus_file($p) -layermap $layer_map_file($p) -name $p"
        #read_parasitic_tech -tlup $tluplus_file($p) -layermap $layer_map_file($p) -name $p
        read_parasitic_tech -tlup $tluplus_file($p)  -name $p

}
RM-info: read_parasitic_tech -tlup /home/jose/synopsys_ICC2flow_130nm/synopsys_skywater_flow_nominal/collateral/skywater130.nominal.tluplus/ -layermap  -name temp1
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /home/jose/VSDBabySoC_ICC2/standaloneFlow/init_design.read_parasitic_tech_example.tcl

RM-info : Loading TCL_MCMM_SETUP_FILE (./init_design.mcmm_example.auto_expanded.tcl)
puts "RM-info: Running script [info script]\n"
RM-info: Running script /home/jose/VSDBabySoC_ICC2/standaloneFlow/init_design.mcmm_example.auto_expanded.tcl

##########################################################################################
# Tool: IC Compiler II
# Script: init_design.mcmm_example.auto_expanded.tcl (template)
# Version: P-2019.03-SP4
# Copyright (C) 2014-2019 Synopsys, Inc. All rights reserved.
##########################################################################################
## Note :
#  1. To see the full list of mode / corner / scenario specific commands, 
#      refer to SolvNet 1777585 : "Multicorner-multimode constraint classification" 
#
#  2. Corner operating conditions are recommended to be specified directly through 
#     set_process_number, set_voltage and set_temperature
#
#       The PVT resolution function always finds the closest PVT match between the operating conditions and 
#       the library pane.
#       A Corner operating condition may be specified directly with the set_process_number, set_voltage and 
#       set_temperature commands or indirectly with the set_operating_conditions command.
#       The set_process_label command may be used to distinguish between library panes with the same PVT 
#       values but different process labels.
##############################################################################################
# The following is a sample script to create two scenarios with scenario constraints provided,
# and let the constraints auto expanded to associated modes and scenarios. At the end of script,
# remove_duplicate_timing_contexts is used to improve runtime and capacity without loss of constraints.
# Reading of the TLUPlus files should be done beforehand,
# so the parasitic models can be referred to in the constraints.
# Specify TCL_PARASITIC_SETUP_FILE in icc2_common_setup.tcl for your read_parasitic_tech commands.
# read_parasitic_tech_example.tcl is provided as an example.
##############################################################################################
########################################
## Variables
########################################
## Scenario constraints; expand the section as needed
set scenario1                           "func1" ;# name of scenario1
set scenario_constraints($scenario1)    "/home/jose/VSDBabySoC/src/sdc/vsdbabysoc_PR.sdc" ;# for all scenario1 specific constraints
#set scenario2                          "func2" ;# name of scenario2
#set scenario_constraints($scenario2)    "/home/kunal/design/picosoc/rtl/picorv32.sdc" ;# for all scenario2 specific constraints
########################################
## Create modes, corners, and scenarios
########################################
remove_modes -all; remove_corners -all; remove_scenarios -all
foreach s [array name scenario_constraints] {
        create_mode $s
        create_corner $s
        create_scenario -name $s -mode $s -corner $s
        set_parasitic_parameters -late_spec temp1 -early_spec temp1 -library ${DESIGN_NAME}${LIBRARY_SUFFIX} 
        set_voltage 1.80 -corner [current_corner] -object_list [get_supply_nets VDD] 
}
Created scenario func1 for mode func1 and corner func1
All analysis types are activated.
########################################
## Populate constraints 
########################################
## Populate scenario constraints which will then be automatically expanded to its associated modes and corners
foreach s [array name scenario_constraints] {
        current_scenario $s
        puts "RM-info: current_scenario $s"
        puts "RM-info: source $scenario_constraints($s)"
        source $scenario_constraints($s)

        # pls ensure $scenario_constraints($s) includes set_parasitic_parameters command for the corresponding corner,
        # for example, set_parasitic_parameters -late_spec $parasitics1 -early_spec $parasitics2,
        # where the command points to the parasitics read by the read_parasitic_tech commands.
        # Specify TCL_PARASITIC_SETUP_FILE in icc2_common_setup.tcl for your read_parasitic_tech commands.
        # read_parasitic_tech_example.tcl is provided as an example.    
}
RM-info: current_scenario func1
RM-info: source /home/jose/VSDBabySoC/src/sdc/vsdbabysoc_PR.sdc
Warning: Creating a clock on internal pin 'pll/CLK'. (UIC-019)
########################################
## Configure analysis settings for scenarios
########################################
# Below are just examples to show usage of set_scenario_status (actual usage shold depend on your objective)
# scenario1 is a setup scenario and scenario2 is a hold scenario
set_scenario_status $scenario1 -none -setup true -hold true -leakage_power true -dynamic_power true -max_transition true -max_capacitance true -min_capacitance false -active true
Scenario func1 (mode func1 corner func1) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
#set_scenario_status $scenario2 -none -setup false -hold true -leakage_power true -dynamic_power false -max_transition true -max_capacitance false -min_capacitance true -active true
#redirect -file ${REPORTS_DIR}/${INIT_DESIGN_BLOCK_NAME}.report_scenarios.rpt {report_scenarios} 
redirect -file ${DESIGN_NAME}.report_scenarios.rpt {report_scenarios}
## To remove duplicate modes, corners, scenarios, and to improve runtime and capacity without loss of constraints :
remove_duplicate_timing_contexts
Information: No Scenario reduction opportunities were found
Information: No Mode reduction opportunities were found
Information: No Corner reduction opportunities were found
Information: No Mode, Corner or Scenario reduction was possible
puts "RM-info: Completed script [info script]\n"
RM-info: Completed script /home/jose/VSDBabySoC_ICC2/standaloneFlow/init_design.mcmm_example.auto_expanded.tcl

[icc2-lic Tue Aug 27 10:48:55 2024] Command 'legalize_placement' requires licenses
[icc2-lic Tue Aug 27 10:48:55 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:48:55 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:48:55 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:48:55 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:48:55 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:48:55 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:48:55 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:48:55 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:48:55 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:48:55 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:48:55 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:48:55 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:48:55 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:48:55 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:48:55 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:48:55 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:48:55 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:48:55 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2024-08-27 10:48:55 / Session: 0.01 hr / Command: 0.00 hr / Memory: 391 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry. The "legal orientations" for the standard cells will be limited. (LGL-031)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 0 shapes out of 0 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 46 ref cells (4 fillers) from library
Warning: Standard cell instance core/CPU_br_tgt_pc_a3_reg[5] is not placed. (LGL-003)
Warning: Standard cell instance core/CPU_br_tgt_pc_a3_reg[4] is not placed. (LGL-003)
Warning: Standard cell instance core/CPU_br_tgt_pc_a3_reg[3] is not placed. (LGL-003)
Warning: Standard cell instance core/CPU_br_tgt_pc_a3_reg[2] is not placed. (LGL-003)
Warning: Standard cell instance core/CPU_br_tgt_pc_a3_reg[1] is not placed. (LGL-003)
Note - message 'LGL-003' limit (5) exceeded. Remainder will be suppressed.

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.61349e+06            0        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: No movable cells were passed in to the legalizer.

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                      0
number of references:                46
number of site rows:                349
number of locations attempted:        0
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

(no cells placed)

Legalization succeeded.
Total Legalizer CPU: 0.928
Total Legalizer Wall Time: 0.932
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2024-08-27 10:48:56 / Session: 0.01 hr / Command: 0.00 hr / Memory: 391 MB (FLW-8100)
[icc2-lic Tue Aug 27 10:48:56 2024] Command 'create_placement' requires licenses
[icc2-lic Tue Aug 27 10:48:56 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:48:56 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:48:56 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:48:56 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:48:56 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:48:56 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:48:56 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:48:56 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:48:56 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:48:56 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:48:56 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:48:56 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:48:56 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:48:56 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:48:56 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:48:56 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:48:56 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:48:56 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2024-08-27 10:48:56 / Session: 0.01 hr / Command: 0.00 hr / Memory: 391 MB (FLW-8100)
Warning: congestion-driven restructuring (original) is skipped because the -congestion or -incremental or -timing_driven or -floorplan switches are used.
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 8; hostname: sfalvsd
  No distributed processing
Command Option Settings Summary
  -floorplan -effort high -congestion -congestion_effort high
Design summary for global macro placement
  Number of std cells                 : 2742
  Number of floating/fixed hard macros: 2 / 0
  Number of blocks/MIBs/VAs           : 0 / 0 / 0
  Number of (unique) edit groups      : 0
Information: Trace mode is set to dfa. (DPP-053)
Info: Running global macro placer.
coarse place 0% done.
coarse place 50% done.
coarse place 100% done.
Running macro grouping.
Planning locations for 1 groups of macros.
Running packing.
Doing congestion reduction iteration 1 of 1
  Placing standard cells for congestion reduction
  Running router for congestion reduction
Warning: Ignore pin (cell avsdpll, pin VDD) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#2_1) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#2) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#3) on layer nwell. (ZRT-030)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Updating keepouts for congestion reduction for top
AOR: Running advanced overlap remover
AOR: Running solution-finding phases on space Core
AOR: Solution-finding phase 1 of at most 9
AOR: Running solution-finding phase with 50 macros per window
AOR: Running global instance.
AOR: Legal solution found!
AOR: Total cost after solution-finding phases: 13600
AOR: Running post-optimization phase with 20 macros per window
AOR: Running global instance.
AOR: Total cost after post-optimization phase: 13600
AOR: Running post-optimization phase with 10 macros per window
AOR: Running global instance.
AOR: Total cost after post-optimization phase: 13600
AOR: CPU time: 0
Remove overlaps
Generating automatic soft blockages for vsdbabysoc/init_dp, hor/vert channel sizes are 16.32/16.32
Macro placement done.
Placing top level std cells.
Warning: Corner func1:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2 cells affected for early, 2 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Warning: Ignore pin (cell avsdpll, pin VDD) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#2_1) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#2) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#3) on layer nwell. (ZRT-030)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
coarse place 100% done.
coarse place 50% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 60% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 70% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 80% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 90% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 100% done.
Running block placement.
Running timing driven standard cell placement
No editable block found.
Running virtual optimization on full netlist ...
Created estimated_corner
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.482946 ohm/um, via_r = 3.420839 ohm/cut, c = 0.156711 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.732816 ohm/um, via_r = 3.509110 ohm/cut, c = 0.139577 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 19.7856 XDim 34.794
INFO: creating 50(r) x 50(c) GridCells YDim 19.7856 XDim 34.794
Total 0.0400 seconds to load 2742 cell instances into cellmap, 2742 cells are off site row
Moveable cells: 2742; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3458, cell height 2.7200, cell area 9.1006 for total 2742 placed and application fixed cells
Information: Current block utilization is '0.02650', effective utilization is '0.02663'. (OPT-055)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=sky130_fd_sc_hd__buf_6: best inverter=sky130_fd_sc_hd__clkinv_4: useInverter=true: effort=low: 2.712: func1: 0
ABF: Core Area = 50 X 50 ()
APS-VIPO:Using met3 layer for chain buffer model creation
APS-VIPO: Total cell number is 2751
estimate timing (5%) done
estimate timing (10%) done
estimate timing (15%) done
estimate timing (20%) done
estimate timing (25%) done
estimate timing (30%) done
estimate timing (35%) done
estimate timing (40%) done
estimate timing (45%) done
estimate timing (50%) done
estimate timing (55%) done
estimate timing (60%) done
estimate timing (65%) done
estimate timing (70%) done
estimate timing (75%) done
estimate timing (80%) done
estimate timing (85%) done
estimate timing (90%) done
estimate timing (95%) done
estimate timing (100%) done
In the step 1, 1390 cells are processed
In the step 2, 2751 cells are processed
No estimate_timing rule detected on nets.
Virtually optimized 1001 out of 2751 cells
Virtually buffered 1001 cell outputs
Back-annotation statistics for mode 'func1'
  5520 back-annotations generated.
  931 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
net weight 3 is set for 0 number of nets by estimate_timing out of 3008 nets 
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Creating appropriate block views (if needed)...
Design summary for global macro placement
  Number of std cells                 : 2742
  Number of floating/fixed hard macros: 2 / 0
  Number of blocks/MIBs/VAs           : 0 / 0 / 0
  Number of (unique) edit groups      : 0
Updating keepouts for congestion reduction for top
AOR: Running advanced overlap remover
AOR: Running solution-finding phases on space Core
AOR: Solution-finding phase 1 of at most 9
AOR: Running solution-finding phase with 50 macros per window
AOR: Running global instance.
AOR: Legal solution found!
AOR: Total cost after solution-finding phases: 0
AOR: Running post-optimization phase with 20 macros per window
AOR: Running global instance.
AOR: Total cost after post-optimization phase: 0
AOR: Running post-optimization phase with 10 macros per window
AOR: Running global instance.
AOR: Total cost after post-optimization phase: 0
AOR: CPU time: 0.01
Remove overlaps
Generating automatic soft blockages for vsdbabysoc/init_dp, hor/vert channel sizes are 16.32/16.32
Macro Displacement Report
  No moved macros
Placing top level std cells.
Warning: Ignore pin (cell avsdpll, pin VDD) on layer nwell. (ZRT-030)
Warning: Ignore pin (cell avsdpll, pin VDD#2_1) on layer nwell. (ZRT-030)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
coarse place 100% done.
coarse place 50% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 60% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 70% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 80% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 90% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Tue Aug 27 10:49:15 2024] Command 'report_placement' requires licenses
[icc2-lic Tue Aug 27 10:49:15 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:15 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:15 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:15 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:15 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:15 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:15 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:15 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:15 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:15 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:15 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:15 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:15 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:15 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:15 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:15 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:15 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:15 2024] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : vsdbabysoc
Version: T-2022.03-SP5
Date   : Tue Aug 27 10:49:15 2024
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design vsdbabysoc/init_dp: 63343.951 microns.
    number of nets with unassigned pins: 7
  wire length in design vsdbabysoc/init_dp (see through blk pins): 63343.951 microns.
  ------------------
  Total wire length: 63343.951 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design vsdbabysoc/init_dp:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design vsdbabysoc/init_dp:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design vsdbabysoc/init_dp: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view vsdbabysoc_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:19.01. (DPUI-902)
Information: CPU time for create_placement : 00:00:32.19. (DPUI-903)
Information: Peak memory usage for create_placement : 763 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2024-08-27 10:49:15 / Session: 0.02 hr / Command: 0.01 hr / Memory: 763 MB (FLW-8100)
[icc2-lic Tue Aug 27 10:49:15 2024] Command 'refine_placement' requires licenses
[icc2-lic Tue Aug 27 10:49:15 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:15 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:15 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:15 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:15 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:15 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:15 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:15 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:15 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:15 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:15 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:15 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:15 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:15 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:15 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:15 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:15 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:15 2024] Check-out of alternate set of keys directly with queueing was successful
Information: The command 'refine_placement' cleared the undo history. (UNDO-016)
Information: Starting 'refine_placement' (FLW-8000)
Information: Time: 2024-08-27 10:49:15 / Session: 0.02 hr / Command: 0.00 hr / Memory: 763 MB (FLW-8100)

Create Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   true                
Congestion:                    true                
Congestion Effort:             high                
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Snapped 2742 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6334 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.export_soft_congestion_maps                      :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Read DB] Total (MB): Used   24  Alloctr   25  Proc 6334 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1739.70um,989.28um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   27  Alloctr   29  Proc 6334 
Net statistics:
Total number of nets     = 2766
Number of nets to route  = 2733
Number of single or zero port nets = 7
26 nets are fully connected,
 of which 26 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 2733, Total Half Perimeter Wire Length (HPWL) 69162 microns
HPWL   0 ~   50 microns: Net Count     2562     Total HPWL        34022 microns
HPWL  50 ~  100 microns: Net Count       67     Total HPWL         4904 microns
HPWL 100 ~  200 microns: Net Count       35     Total HPWL         4492 microns
HPWL 200 ~  300 microns: Net Count       19     Total HPWL         5113 microns
HPWL 300 ~  400 microns: Net Count       45     Total HPWL        14835 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        5     Total HPWL         5796 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   29  Alloctr   31  Proc 6334 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.48     on layer (1)    li1
Average gCell capacity  4.78     on layer (2)    met1
Average gCell capacity  3.61     on layer (3)    met2
Average gCell capacity  2.44     on layer (4)    met3
Average gCell capacity  1.80     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   47  Alloctr   49  Proc 6334 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   47  Alloctr   49  Proc 6334 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   49  Proc 6334 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  151  Alloctr  153  Proc 6334 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  153  Alloctr  155  Proc 6334 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   231 Max = 4 GRCs =   163 (0.04%)
Initial. H routing: Dmd-Cap  =   202 Max = 4 (GRCs =  5) GRCs =   138 (0.06%)
Initial. V routing: Dmd-Cap  =    29 Max = 2 (GRCs =  4) GRCs =    25 (0.01%)
Initial. Both Dirs: Overflow =   565 Max = 5 GRCs =   991 (0.21%)
Initial. H routing: Overflow =   447 Max = 5 (GRCs =  2) GRCs =   602 (0.26%)
Initial. V routing: Overflow =   118 Max = 3 (GRCs =  4) GRCs =   389 (0.17%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   435 Max = 5 (GRCs =  2) GRCs =   533 (0.23%)
Initial. met2       Overflow =   118 Max = 3 (GRCs =  4) GRCs =   389 (0.17%)
Initial. met3       Overflow =    11 Max = 2 (GRCs =  4) GRCs =    69 (0.03%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     1 Max =  1 GRCs =     5 (0.00%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     1 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 87184.09
Initial. Layer li1 wire length = 8.49
Initial. Layer met1 wire length = 22505.57
Initial. Layer met2 wire length = 38188.46
Initial. Layer met3 wire length = 20908.66
Initial. Layer met4 wire length = 5437.60
Initial. Layer met5 wire length = 135.31
Initial. Total Number of Contacts = 22794
Initial. Via L1M1_PR count = 9568
Initial. Via M1M2_PR count = 9979
Initial. Via M2M3_PR count = 2860
Initial. Via M3M4_PR count = 383
Initial. Via M4M5_PR count = 4
Initial. completed.

Start GR phase 1
Tue Aug 27 10:49:18 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  153  Alloctr  155  Proc 6334 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     9 Max = 1 GRCs =     9 (0.00%)
phase1. H routing: Dmd-Cap  =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    83 Max = 3 GRCs =   132 (0.03%)
phase1. H routing: Overflow =    82 Max = 3 (GRCs =  1) GRCs =   131 (0.06%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. met1       Overflow =    82 Max = 3 (GRCs =  1) GRCs =   131 (0.06%)
phase1. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 88692.28
phase1. Layer li1 wire length = 16.41
phase1. Layer met1 wire length = 22272.24
phase1. Layer met2 wire length = 36160.73
phase1. Layer met3 wire length = 21979.53
phase1. Layer met4 wire length = 8128.07
phase1. Layer met5 wire length = 135.31
phase1. Total Number of Contacts = 23360
phase1. Via L1M1_PR count = 9551
phase1. Via M1M2_PR count = 9886
phase1. Via M2M3_PR count = 3173
phase1. Via M3M4_PR count = 746
phase1. Via M4M5_PR count = 4
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  129  Alloctr  129  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  153  Alloctr  155  Proc 6334 

Congestion utilization per direction:
Average vertical track utilization   =  1.08 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  1.43 %
Peak    horizontal track utilization = 116.67 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Global Routing] Stage (MB): Used  115  Alloctr  115  Proc    0 
[End of Global Routing] Total (MB): Used  139  Alloctr  141  Proc 6334 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -24  Alloctr  -25  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6334 
Using per-layer congestion maps for congestion reduction.
Information: 39.51% of design has horizontal routing density above target_routing_density of 0.80.
Information: 39.02% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 13.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.03 to 0.03. (PLACE-030)
Information: Estimating clock gate latencies after non timing-driven (non latency-aware) placement.
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.482946 ohm/um, via_r = 3.420839 ohm/cut, c = 0.156711 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.732816 ohm/um, via_r = 3.509110 ohm/cut, c = 0.139577 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (73.5528%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2033
Max toggle rate = 0.2, average toggle rate = 0.00304148
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 10.4277)
*** 230 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 5.94277)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 50% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 57% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 64% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 71% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 79% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 86% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 93% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.19132e+09
Information: Extraction observers are detached as design net change threshold is reached.
Start DFT optimization
START_CMD: optimize_dft        CPU:    128 s ( 0.04 hr) ELAPSE:     98 s ( 0.03 hr) MEM-PEAK:   763 Mb Tue Aug 27 10:49:43 2024
DFT optimization is skipped due to no scan chains were found
END_CMD: optimize_dft          CPU:    128 s ( 0.04 hr) ELAPSE:     98 s ( 0.03 hr) MEM-PEAK:   763 Mb Tue Aug 27 10:49:43 2024
End DFT optimization
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Snapped 2742 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 6318 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.export_soft_congestion_maps                      :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Warning: Master cell avsddac has duplicated redundant library pin shapes at {0.000 0.000} {0.170 0.170} on layer li1. (ZRT-625)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   17  Alloctr   17  Proc   16 
[End of Read DB] Total (MB): Used   24  Alloctr   25  Proc 6334 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1739.70um,989.28um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   27  Alloctr   29  Proc 6334 
Net statistics:
Total number of nets     = 2766
Number of nets to route  = 2705
Number of single or zero port nets = 7
54 nets are fully connected,
 of which 54 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 2705, Total Half Perimeter Wire Length (HPWL) 72039 microns
HPWL   0 ~   50 microns: Net Count     2490     Total HPWL        34575 microns
HPWL  50 ~  100 microns: Net Count      113     Total HPWL         7710 microns
HPWL 100 ~  200 microns: Net Count       36     Total HPWL         4581 microns
HPWL 200 ~  300 microns: Net Count       33     Total HPWL         8771 microns
HPWL 300 ~  400 microns: Net Count       28     Total HPWL         9844 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        5     Total HPWL         6558 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   29  Alloctr   31  Proc 6334 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.48     on layer (1)    li1
Average gCell capacity  4.78     on layer (2)    met1
Average gCell capacity  3.61     on layer (3)    met2
Average gCell capacity  2.44     on layer (4)    met3
Average gCell capacity  1.80     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   47  Alloctr   49  Proc 6334 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   47  Alloctr   49  Proc 6334 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   23  Alloctr   23  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   49  Proc 6334 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  151  Alloctr  153  Proc 6334 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  153  Alloctr  155  Proc 6334 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   444 Max = 7 GRCs =   255 (0.05%)
Initial. H routing: Dmd-Cap  =   404 Max = 7 (GRCs =  1) GRCs =   219 (0.09%)
Initial. V routing: Dmd-Cap  =    40 Max = 2 (GRCs =  4) GRCs =    36 (0.02%)
Initial. Both Dirs: Overflow =   973 Max = 6 GRCs =  1194 (0.26%)
Initial. H routing: Overflow =   793 Max = 6 (GRCs =  8) GRCs =   720 (0.31%)
Initial. V routing: Overflow =   179 Max = 4 (GRCs =  1) GRCs =   474 (0.20%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   779 Max = 6 (GRCs =  8) GRCs =   653 (0.28%)
Initial. met2       Overflow =   179 Max = 4 (GRCs =  1) GRCs =   474 (0.20%)
Initial. met3       Overflow =    14 Max = 2 (GRCs =  2) GRCs =    67 (0.03%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     1 Max =  1 GRCs =     5 (0.00%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     1 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 86055.19
Initial. Layer li1 wire length = 17.13
Initial. Layer met1 wire length = 21098.15
Initial. Layer met2 wire length = 37111.10
Initial. Layer met3 wire length = 22284.69
Initial. Layer met4 wire length = 5418.98
Initial. Layer met5 wire length = 125.14
Initial. Total Number of Contacts = 22326
Initial. Via L1M1_PR count = 9401
Initial. Via M1M2_PR count = 9745
Initial. Via M2M3_PR count = 2859
Initial. Via M3M4_PR count = 315
Initial. Via M4M5_PR count = 6
Initial. completed.

Start GR phase 1
Tue Aug 27 10:49:45 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  153  Alloctr  155  Proc 6334 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    57 Max = 4 GRCs =    41 (0.01%)
phase1. H routing: Dmd-Cap  =    55 Max = 4 (GRCs =  1) GRCs =    39 (0.02%)
phase1. V routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. Both Dirs: Overflow =   265 Max = 5 GRCs =   245 (0.05%)
phase1. H routing: Overflow =   260 Max = 5 (GRCs =  1) GRCs =   240 (0.10%)
phase1. V routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     5 (0.00%)
phase1. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. met1       Overflow =   258 Max = 5 (GRCs =  1) GRCs =   238 (0.10%)
phase1. met2       Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase1. met3       Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 88379.96
phase1. Layer li1 wire length = 27.24
phase1. Layer met1 wire length = 20815.58
phase1. Layer met2 wire length = 35236.76
phase1. Layer met3 wire length = 24035.95
phase1. Layer met4 wire length = 8112.64
phase1. Layer met5 wire length = 151.78
phase1. Total Number of Contacts = 23061
phase1. Via L1M1_PR count = 9384
phase1. Via M1M2_PR count = 9681
phase1. Via M2M3_PR count = 3256
phase1. Via M3M4_PR count = 730
phase1. Via M4M5_PR count = 10
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  129  Alloctr  129  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  153  Alloctr  155  Proc 6334 

Congestion utilization per direction:
Average vertical track utilization   =  1.06 %
Peak    vertical track utilization   = 111.11 %
Average horizontal track utilization =  1.43 %
Peak    horizontal track utilization = 140.00 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used  115  Alloctr  115  Proc    0 
[End of Global Routing] Total (MB): Used  139  Alloctr  141  Proc 6334 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -24  Alloctr  -25  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 6334 
Using per-layer congestion maps for congestion reduction.
Information: 39.55% of design has horizontal routing density above target_routing_density of 0.80.
Information: 39.03% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 13.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.03 to 0.03. (PLACE-030)
Information: Estimating clock gate latencies after non timing-driven (non latency-aware) placement.
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity for scenario func1 was cached, no propagation required. (POW-005)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.482946 ohm/um, via_r = 3.420839 ohm/cut, c = 0.156711 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.732816 ohm/um, via_r = 3.509110 ohm/cut, c = 0.139577 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

Warning: a large fraction of the nets have zero toggle rate (73.5528%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2033
Max toggle rate = 0.2, average toggle rate = 0.00304148
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 11.2583)
*** 230 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 6.02583)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 79% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 86% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 93% done.
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_CP cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell ENb_VCO cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell OUT cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell REF cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VCO_IN cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell VREFH cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
Warning: Cell reset cannot satisfy placement constraints. (PLACE-062)
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.23291e+09
Information: Extraction observers are detached as design net change threshold is reached.
Start DFT optimization
START_CMD: optimize_dft        CPU:    137 s ( 0.04 hr) ELAPSE:    104 s ( 0.03 hr) MEM-PEAK:   763 Mb Tue Aug 27 10:49:49 2024
END_CMD: optimize_dft          CPU:    137 s ( 0.04 hr) ELAPSE:    104 s ( 0.03 hr) MEM-PEAK:   763 Mb Tue Aug 27 10:49:49 2024
End DFT optimization
Start TieCellOpt
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.482946 ohm/um, via_r = 3.420839 ohm/cut, c = 0.156711 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.732816 ohm/um, via_r = 3.509110 ohm/cut, c = 0.139577 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 54.40
INFO: Available logic one lib cells: sky130_fd_sc_hd__conb_1 
INFO: Available logic zero lib cells: sky130_fd_sc_hd__conb_1 sky130_fd_sc_hd__macro_sparecell 
INFO: Tie cell support for abstract block enabled
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
End TieCellOpt
Information: Ending 'refine_placement' (FLW-8001)
Information: Time: 2024-08-27 10:49:49 / Session: 0.03 hr / Command: 0.01 hr / Memory: 763 MB (FLW-8100)
Saving all libraries...
RM-info : Sourcing TCL_PNS_FILE (./pns_example.tcl)
### Example script.  For details please refer to the IC Compiler II Design Planning User Guide and command man pages
################################################################################
#-------------------------------------------------------------------------------
# P G   R I N G   C R E A T I O N
#-------------------------------------------------------------------------------
################################################################################
create_pg_ring_pattern ring_pattern -horizontal_layer met3 \
    -horizontal_width {5} -horizontal_spacing {2} \
    -vertical_layer met4 -vertical_width {5} \
    -vertical_spacing {2} -corner_bridge false
Successfully create PG ring pattern ring_pattern.
set_pg_strategy core_ring -core -pattern \
    {{pattern: ring_pattern}{nets: {VDD VSS}}{offset: {3 3}}} \
    -extension {{stop: innermost_ring}}
Successfully set PG strategy core_ring.
################################################################################
#-------------------------------------------------------------------------------
# P A D   T O   R I N G   P G   C O N N E C T I O N S
#-------------------------------------------------------------------------------
################################################################################
#create_pg_macro_conn_pattern hm_pattern -pin_conn_type scattered_pin -layer {metal7 metal8}
#create_pg_macro_conn_pattern pad_pattern -pin_conn_type scattered_pin -layer {M7 M6}
#set all_pg_pads [get_cells * -hier -filter "ref_name==VDD_NS || ref_name==VSS_NS"]
#set_pg_strategy s_pad -macros $all_pg_pads  -pattern {{name: pad_pattern} {nets: {VDD VDD_LOW VSS}}}
################################################################################
#-------------------------------------------------------------------------------
# P G   M E S H   C R E A T I O N
#-------------------------------------------------------------------------------
################################################################################
create_pg_mesh_pattern pg_mesh1 \
   -parameters {w1 p1 w2 p2 f t} \
   -layers {{{vertical_layer: met4} {width: @w1} {spacing: interleaving} \
        {pitch: @p1} {offset: @f} {trim: @t}} \
             {{horizontal_layer: met3} {width: @w2} {spacing: interleaving} \
        {pitch: @p2} {offset: @f} {trim: @t}}}
Successfully create mesh pattern pg_mesh1.
set_pg_strategy s_mesh1 \
   -pattern {{pattern: pg_mesh1} {nets: {VDD VSS VSS VDD}} \
{offset_start: 10 20} {parameters: 4 80 6 120 3.344 false}} \
   -core -extension {{stop: outermost_ring}}
Successfully set PG strategy s_mesh1.
################################################################################
#-------------------------------------------------------------------------------
# M A C R O   P G   C O N N E C T I O N S
#-------------------------------------------------------------------------------
################################################################################
#set toplevel_hms [filter_collection [get_cells * -physical_context] "is_hard_macro == true"]
#set_pg_strategy macro_con -macros $toplevel_hms -pattern {{name: hm_pattern} {nets: {VDD VSS}}}
################################################################################
#-------------------------------------------------------------------------------
# S T A N D A R D    C E L L    R A I L    I N S E R T I O N
#-------------------------------------------------------------------------------
################################################################################
create_pg_std_cell_conn_pattern \
    std_cell_rail  \
    -layers {met1} \
    -rail_width 0.06
Successfully create standard cell rail pattern std_cell_rail.
set_pg_strategy rail_strat -core \
    -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Successfully set PG strategy rail_strat.
RM-info : RUNNING PNS CHARACTERIZATION FLOW because $PNS_CHARACTERIZE_FLOW == true
[icc2-lic Tue Aug 27 10:49:49 2024] Command 'characterize_block_pg' requires licenses
[icc2-lic Tue Aug 27 10:49:49 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:49 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:49 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out of alternate set of keys directly with queueing was successful
Automatic PG net connection through connect_pg_net is disabled.
Characterize block PG constraints.
Load technology.
Updating PG strategies.
Updating strategy core_ring.
Updating strategy s_mesh1.
Updating strategy rail_strat.
Characterize top-level PG constraints.
Characterize PG constraints for top-level design top in script ./block_pg/top_pg.tcl.
Characterize PG constraints for top-level design vsdbabysoc in script ./block_pg/vsdbabysoc_pg.tcl.
Create PG mapping file ./block_pg/pg_mapfile.
[icc2-lic Tue Aug 27 10:49:49 2024] Command 'set_constraint_mapping_file' requires licenses
[icc2-lic Tue Aug 27 10:49:49 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:49 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:49 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out of alternate set of keys directly with queueing was successful
RM-info : Running run_block_compile_pg 
[icc2-lic Tue Aug 27 10:49:49 2024] Command 'run_block_compile_pg' requires licenses
[icc2-lic Tue Aug 27 10:49:49 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:49 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:49 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out of alternate set of keys directly with queueing was successful
Automatic PG net connection through connect_pg_net is disabled.
Create PG for the top-portion design.
[icc2-lic Tue Aug 27 10:49:49 2024] Command 'compile_pg' requires licenses
[icc2-lic Tue Aug 27 10:49:49 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:49 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:49 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_ring.
Loading library and design information.
Number of Standard Cells: 2742
Number of Hard Macros: 2
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
[icc2-lic Tue Aug 27 10:49:49 2024] Command 'compile_pg' requires licenses
[icc2-lic Tue Aug 27 10:49:49 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:49 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:49 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:49 2024] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy s_mesh1.
Loading library and design information.
Number of Standard Cells: 2742
Number of Hard Macros: 2
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies s_mesh1 .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies s_mesh1 .
Check and fix DRC for 197 wires for strategy s_mesh1.
Number of threads: 8
Number of partitions: 8
Direction of partitions: vertical
Number of wires: 146
Checking DRC for 146 wires:25% 30% 35% 40% 75% 80% 85% 90% 95% 100%
Number of threads: 8
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 51
Checking DRC for 51 wires:5% 10% 20% 25% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 197 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via shapes for strategies s_mesh1 .
Number of threads: 8
Working on strategy s_mesh1.
Number of detected intersections: 789
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 789 stacked vias for strategy s_mesh1.
Number of threads: 8
Number of partitions: 3
Direction of partitions: horizontal
Number of vias: 789
Checking DRC for 789 stacked vias:5% 10% 15% 20% 25% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy s_mesh1: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 250 stacked vias.
Number of vias: 1
Checking DRC for 1 stacked vias:0% 100%
1 large vertical vias are not fixed
Number of threads: 8
Number of partitions: 4
Direction of partitions: horizontal
Number of vias: 249
Checking DRC for 249 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
14 regular vias are not fixed
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 197 wires.
Committing wires takes 0.00 seconds.
Committed 1025 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
[icc2-lic Tue Aug 27 10:49:50 2024] Command 'compile_pg' requires licenses
[icc2-lic Tue Aug 27 10:49:50 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:50 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:50 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:50 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:50 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:50 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:50 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:50 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:50 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:50 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:50 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:50 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:50 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:50 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:50 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:50 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:50 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:50 2024] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 2742
Number of Hard Macros: 2
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
User specified width 0.0600 um for net VDD at layer met1 is smaller than the layer min width 0.1400, use min width instead for rail creation.
User specified width 0.0600 um for net VSS at layer met1 is smaller than the layer min width 0.1400, use min width instead for rail creation.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 8
Number of partitions: 32
Direction of partitions: horizontal
Number of wires: 563
Checking DRC for 563 wires:5% 15% 25% 30% 35% 45% 65% 70% 75% 80% 85% 100%
Creating 563 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 8660 stacked vias.
Number of threads: 8
Number of partitions: 32
Direction of partitions: horizontal
Number of vias: 8660
Checking DRC for 8660 stacked vias:45% 50% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Commiting wires and vias.
Committed 563 wires.
Committing wires takes 0.00 seconds.
Committed 22615 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
PG creation runtime for top-portion design: 6 seconds.
Successfully run distributed PG creation.
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 2
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 383
Number of VDD Vias: 11619
Number of VDD Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 129
  Number of floating vias: 568
  Number of floating std cells: 0
  Number of floating hard macros: 2
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 385
Number of VSS Vias: 12029
Number of VSS Terminals: 0
**************Verify net VSS connectivity*****************
  Number of floating wires: 129
  Number of floating vias: 585
  Number of floating std cells: 0
  Number of floating hard macros: 2
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Command check_pg_drc started  at Tue Aug 27 10:49:51 2024
Command check_pg_drc finished at Tue Aug 27 10:49:51 2024
CPU usage for check_pg_drc: 0.89 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.15 seconds ( 0.00 hours)
Total number of errors found: 316
   263 insufficient spacings on mcon
   53 insufficient spacings on met4
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
Saving all libraries...
[icc2-lic Tue Aug 27 10:49:52 2024] Command 'place_pins' requires licenses
[icc2-lic Tue Aug 27 10:49:52 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:52 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:52 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:52 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:52 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:52 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:52 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:52 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:52 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:52 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:52 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:52 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:52 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:52 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:52 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:52 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:52 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:52 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2024-08-27 10:49:52 / Session: 0.03 hr / Command: 0.00 hr / Memory: 763 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: met1
Max routing layer: met5


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
vsdbabysoc             met1    met5    met5     Not allowed

Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   33  Alloctr   34  Proc 6354 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.export_soft_congestion_maps                      :        true                
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-2.72um,-2.72um,1742.42um,992.00um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   38  Alloctr   38  Proc 6354 
Net statistics:
Total number of nets to route for block pin placement     = 9
Number of interface nets to route for block pin placement = 9
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 14, Total Half Perimeter Wire Length (HPWL) 11589 microns
HPWL   0 ~   50 microns: Net Count        7     Total HPWL          156 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        1     Total HPWL          990 microns
HPWL     > 1000 microns: Net Count        6     Total HPWL        10442 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc   16 
[End of Build All Nets] Total (MB): Used   38  Alloctr   39  Proc 6370 
Number of partitions: 1 (1 x 1)
Size of partitions: 82 gCells x 48 gCells
Average gCell capacity  29.69    on layer (1)    li1
Average gCell capacity  33.97    on layer (2)    met1
Average gCell capacity  24.47    on layer (3)    met2
Average gCell capacity  12.51    on layer (4)    met3
Average gCell capacity  11.15    on layer (5)    met4
Average gCell capacity  6.06     on layer (6)    met5
Average number of tracks per gCell 46.28         on layer (1)    li1
Average number of tracks per gCell 60.96         on layer (2)    met1
Average number of tracks per gCell 46.28         on layer (3)    met2
Average number of tracks per gCell 30.50         on layer (4)    met3
Average number of tracks per gCell 23.15         on layer (5)    met4
Average number of tracks per gCell 6.10  on layer (6)    met5
Number of gCells = 23616
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   39  Alloctr   40  Proc 6370 
Number of partitions: 1 (1 x 1)
Size of partitions: 82 gCells x 48 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   39  Alloctr   40  Proc 6370 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc   16 
[End of Build Data] Total (MB): Used   39  Alloctr   40  Proc 6370 
Number of partitions: 1 (1 x 1)
Size of partitions: 82 gCells x 48 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   51  Alloctr   52  Proc 6370 
Information: Using 8 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~4656.0000um (213 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 82 gCells x 48 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   51  Alloctr   52  Proc 6370 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1141.01
Initial. Layer li1 wire length = 0.00
Initial. Layer met1 wire length = 0.00
Initial. Layer met2 wire length = 794.72
Initial. Layer met3 wire length = 182.41
Initial. Layer met4 wire length = 163.88
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 12
Initial. Via L1M1_PR count = 2
Initial. Via M1M2_PR count = 2
Initial. Via M2M3_PR count = 3
Initial. Via M3M4_PR count = 5
Initial. Via M4M5_PR count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc   16 
[End of Whole Chip Routing] Total (MB): Used   51  Alloctr   52  Proc 6370 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   13  Proc   16 
[End of Global Routing] Total (MB): Used   50  Alloctr   51  Proc 6370 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   41  Alloctr   42  Proc 6370 
CPU Time for Global Route: 00:00:00.51u 00:00:00.01s 00:00:00.47e: 
Number of block ports: 7
Number of block pin locations assigned from router: 7
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 7
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.53u 00:00:00.01s 00:00:00.49e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2024-08-27 10:49:52 / Session: 0.03 hr / Command: 0.00 hr / Memory: 763 MB (FLW-8100)
Writing out physical pin constraints based on existing pins ... done
103 total number of pre-routes loaded
0 total number of vias loaded
3 total number of edges loaded
------------------------ Start Of Pin Layer Check -------------------------
------------------------- End Of Pin Layer Check --------------------------

----------------------- Start Of Missing Pin Check ------------------------
------------------------ End Of Missing Pin Check -------------------------

----------------------- Start Of Pin Spacing Check ------------------------
------------------------ End Of Pin Spacing Check -------------------------

-------------------- Start Of Technology Spacing Check --------------------
--------------------- End Of Technology Spacing Check ---------------------

------------------------- Start Of Pin Side Check -------------------------
-------------------------- End Of Pin Side Check --------------------------

----------------------- Start Of Pin Stacking Check -----------------------
------------------------ End Of Pin Stacking Check ------------------------

------------------------ Start Of Pin Short Check -------------------------
------------------------- End Of Pin Short Check --------------------------

------------------- Start Of Pin Pre-Route Short Check --------------------
-------------------- End Of Pin Pre-Route Short Check ---------------------

No violation has been found
***Summary***
---------------------------------------------------------------------------
Type of Violation        |                                            Count
-------------------------+-------------------------------------------------
Layer Violation          |                                               0
Missing Pins             |                                               0
Pin PreRoute             |                                               0
Pin Short                |                                               0
Pin Side                 |                                               0
Pin Spacing              |                                               0
Stacking Violation       |                                               0
Technology Spacing       |                                               0
-------------------------+-------------------------------------------------
Total Violations         |                                               0
---------------------------------------------------------------------------
Saving all libraries...
[icc2-lic Tue Aug 27 10:49:53 2024] Command 'estimate_timing' requires licenses
[icc2-lic Tue Aug 27 10:49:53 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:53 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:53 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:53 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:53 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:53 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:53 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:53 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:53 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:53 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:53 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:53 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:53 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:53 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:53 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:53 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:53 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:53 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'estimate_timing' (FLW-8000)
Information: Time: 2024-08-27 10:49:53 / Session: 0.03 hr / Command: 0.00 hr / Memory: 763 MB (FLW-8100)
Created estimated_corner
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160386 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.141057 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 19.7856 XDim 34.794
INFO: creating 50(r) x 50(c) GridCells YDim 19.7856 XDim 34.794
Total 0.0400 seconds to load 2742 cell instances into cellmap, 2742 cells are off site row
Moveable cells: 2742; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3458, cell height 2.7200, cell area 9.1006 for total 2742 placed and application fixed cells
Information: Current block utilization is '0.02660', effective utilization is '0.02663'. (OPT-055)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=sky130_fd_sc_hd__buf_8: best inverter=sky130_fd_sc_hd__clkinv_4: useInverter=true: effort=low: 1.998: func1: 0
ABF: Core Area = 50 X 50 ()
APS-VIPO:Using met3 layer for chain buffer model creation
APS-VIPO: Total cell number is 2751
estimate timing (5%) done
estimate timing (10%) done
estimate timing (15%) done
estimate timing (20%) done
estimate timing (25%) done
estimate timing (30%) done
estimate timing (35%) done
estimate timing (40%) done
estimate timing (45%) done
estimate timing (50%) done
estimate timing (55%) done
estimate timing (60%) done
estimate timing (65%) done
estimate timing (70%) done
estimate timing (75%) done
estimate timing (80%) done
estimate timing (85%) done
estimate timing (90%) done
estimate timing (95%) done
estimate timing (100%) done
In the step 1, 1249 cells are processed
In the step 2, 2751 cells are processed
No estimate_timing rule detected on nets.
Virtually optimized 862 out of 2751 cells
Virtually buffered 862 cell outputs
Back-annotation statistics for mode 'func1'
  4622 back-annotations generated.
  583 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
Information: Elapsed time for estimate_timing excluding pending time: 00:00:01.78. (DPUI-902)
Information: CPU time for estimate_timing : 00:00:03.95. (DPUI-903)
Information: Peak memory usage for estimate_timing : 763 MB. (DPUI-904)
Information: Ending 'estimate_timing' (FLW-8001)
Information: Time: 2024-08-27 10:49:55 / Session: 0.03 hr / Command: 0.00 hr / Memory: 763 MB (FLW-8100)
Saving all libraries...
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
[icc2-lic Tue Aug 27 10:49:55 2024] Command 'set_constraint_mapping_file' requires licenses
[icc2-lic Tue Aug 27 10:49:55 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:55 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:55 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:55 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:55 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:55 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:55 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Check-out of alternate set of keys directly with queueing was successful
Constraint mapping file data for design vsdbabysoc/init_dp is reset.
Error: mkdir: cannot create directory '/home/jose/VSDBabySoC_ICC2/standaloneFlow/write_data_dir/vsdbabysoc': No such file or directory
        Use error_info for more info. (CMD-013)
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
Error: Unable to open file '/home/jose/VSDBabySoC_ICC2/standaloneFlow/write_data_dir/vsdbabysoc/vsdbabysoc.icc2.out.upf' for writing; . (FILE-003)
Error: problem in save_upf
        Use error_info for more info. (CMD-013)
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
Error: Unable to open file '/home/jose/VSDBabySoC_ICC2/standaloneFlow/write_data_dir/vsdbabysoc/vsdbabysoc.sup.icc2.out.upf' for writing; . (FILE-003)
Error: problem in save_upf
        Use error_info for more info. (CMD-013)
Error: Unable to open file '/home/jose/VSDBabySoC_ICC2/standaloneFlow/write_data_dir/vsdbabysoc/vsdbabysoc.icc2.lvs.v.gz' for writing; . (FILE-003)
Error: problem in write_verilog command
        Use error_info for more info. (CMD-013)
Error: Unable to open file '/home/jose/VSDBabySoC_ICC2/standaloneFlow/write_data_dir/vsdbabysoc/vsdbabysoc.fm.v.gz' for writing; . (FILE-003)
Error: problem in write_verilog command
        Use error_info for more info. (CMD-013)
Error: Unable to open file '/home/jose/VSDBabySoC_ICC2/standaloneFlow/write_data_dir/vsdbabysoc/vsdbabysoc.vc_lp.v.gz' for writing; . (FILE-003)
Error: problem in write_verilog command
        Use error_info for more info. (CMD-013)
Error: Unable to open file '/home/jose/VSDBabySoC_ICC2/standaloneFlow/write_data_dir/vsdbabysoc/vsdbabysoc.pt.v.gz' for writing; . (FILE-003)
Error: problem in write_verilog command
        Use error_info for more info. (CMD-013)
Error: Unable to open file '/home/jose/VSDBabySoC_ICC2/standaloneFlow/write_data_dir/vsdbabysoc/vsdbabysoc.lef' for writing; Parent directory not exist. (FILE-003)
Error: 0
        Use error_info for more info. (CMD-013)
[icc2-lic Tue Aug 27 10:49:55 2024] Command 'write_floorplan' requires licenses
[icc2-lic Tue Aug 27 10:49:55 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:55 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:55 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:55 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:55 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:55 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:55 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Check-out of alternate set of keys directly with queueing was successful
Writing floorplan for vsdbabysoc.design

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
[icc2-lic Tue Aug 27 10:49:55 2024] Command 'write_floorplan' requires licenses
[icc2-lic Tue Aug 27 10:49:55 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:55 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:55 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:55 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:55 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:55 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:55 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:55 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:55 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:55 2024] Check-out of alternate set of keys directly with queueing was successful
Writing floorplan for vsdbabysoc.design
Warning: Found placement blockage auto_generate_blockage0 with purpose information. This information will not be transfered to IC Compiler. (DPWF-201)
Warning: Found placement blockage auto_generate_blockage1 with purpose information. This information will not be transfered to IC Compiler. (DPWF-201)
Warning: Found placement blockage auto_generate_blockage2 with purpose information. This information will not be transfered to IC Compiler. (DPWF-201)
Saving all libraries...
Warning: No corner objects matched 'estimated_corner' (SEL-004)
Error: Value for list 'corner_list' must have more than zero elements. (CMD-036)
[icc2-lic Tue Aug 27 10:49:56 2024] Command 'place_opt' requires licenses
[icc2-lic Tue Aug 27 10:49:56 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:49:56 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:56 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:56 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:49:56 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:56 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:56 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:49:56 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:49:56 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:49:56 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:56 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:56 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:49:56 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:49:56 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:56 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:49:56 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:49:56 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:49:56 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2024-08-27 10:49:56 / Session: 0.03 hr / Command: 0.00 hr / Memory: 763 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160386 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.141057 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Dynamic Scenario ASR Mode:  0
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'func1' with propagated clocks. (OPT-910)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2024-08-27 10:49:56 / Session: 0.03 hr / Command: 0.00 hr / Memory: 763 MB (FLW-8100)


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-08-27 10:49:56 / Session: 0.03 hr / Command: 0.00 hr / Memory: 763 MB (FLW-8100)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func1        (Mode: func1; Corner: func1)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (73.5528%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2033
Max toggle rate = 0.2, average toggle rate = 0.00304148
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 11.243)
*** 230 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 6.0243)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Using worst RC corner 'func1' for buffer aware analysis.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 108 sequential cells for slack balancing.
coarse place 7% done.
coarse place 14% done.
coarse place 21% done.
coarse place 29% done.
coarse place 36% done.
coarse place 43% done.
coarse place 50% done.
coarse place 57% done.
coarse place 64% done.
coarse place 71% done.
coarse place 79% done.
coarse place 86% done.
coarse place 93% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.24723e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Restructuring iteration 0...
Info: PDR (power driven restructuring) enabled.
eLpp: using low effort
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
eLpp: will optimize for scenario func1
Information: Activity for scenario func1 was cached, no propagation required. (POW-005)
Warning: a large fraction of the nets have zero toggle rate (73.1187%); it is recommended to turn off eLpp for such designs
eLpp: of 2764 nets, 743 have non-zero toggle rates, with a max toggle rate of 0.200
eLpp: created weights for 2764 nets with range (0.9000 - 1.9822)
Restructuring in 2 hierarchies
Calling restructuring engine...
Saved Wirelength: 0.242222 %
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (73.5528%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2033
Max toggle rate = 0.2, average toggle rate = 0.00304148
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 10.7962)
*** 230 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   true                
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 5.97962)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Using worst RC corner 'func1' for buffer aware analysis.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 50% done.
coarse place 57% done.
coarse place 64% done.
coarse place 71% done.
coarse place 79% done.
coarse place 86% done.
coarse place 93% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.18965e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Restructuring iteration 1...
Info: PDR (power driven restructuring) enabled.
eLpp: using low effort
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
eLpp: will optimize for scenario func1
Information: Activity for scenario func1 was cached, no propagation required. (POW-005)
Warning: a large fraction of the nets have zero toggle rate (73.1187%); it is recommended to turn off eLpp for such designs
eLpp: of 2764 nets, 743 have non-zero toggle rates, with a max toggle rate of 0.200
eLpp: created weights for 2764 nets with range (0.9000 - 1.9888)
Restructuring in 2 hierarchies
Calling restructuring engine...
Saved Wirelength: 0.331083 %
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (73.5166%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2032
Max toggle rate = 0.2, average toggle rate = 0.00304246
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 10.8576)
*** 230 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   true                
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 5.98575)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Using worst RC corner 'func1' for buffer aware analysis.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 50% done.
coarse place 57% done.
coarse place 64% done.
coarse place 71% done.
coarse place 79% done.
coarse place 86% done.
coarse place 93% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.16865e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Restructuring iteration 2...
Info: PDR (power driven restructuring) enabled.
eLpp: using low effort
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
eLpp: will optimize for scenario func1
Information: Activity for scenario func1 was cached, no propagation required. (POW-005)
Warning: a large fraction of the nets have zero toggle rate (73.0825%); it is recommended to turn off eLpp for such designs
eLpp: of 2764 nets, 744 have non-zero toggle rates, with a max toggle rate of 0.200
eLpp: created weights for 2764 nets with range (0.9000 - 1.9721)
Restructuring in 2 hierarchies
Calling restructuring engine...
Saved Wirelength: 0.122426 %
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (73.5166%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2032
Max toggle rate = 0.2, average toggle rate = 0.00304246
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 10.7117)
*** 230 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   true                
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 5.97117)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Using worst RC corner 'func1' for buffer aware analysis.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 50% done.
coarse place 57% done.
coarse place 64% done.
coarse place 71% done.
coarse place 79% done.
coarse place 86% done.
coarse place 93% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.17873e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Restructuring iteration 3...
Info: PDR (power driven restructuring) enabled.
eLpp: using low effort
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
eLpp: will optimize for scenario func1
Information: Activity for scenario func1 was cached, no propagation required. (POW-005)
Warning: a large fraction of the nets have zero toggle rate (73.0825%); it is recommended to turn off eLpp for such designs
eLpp: of 2764 nets, 744 have non-zero toggle rates, with a max toggle rate of 0.200
eLpp: created weights for 2764 nets with range (0.9000 - 1.9872)
Restructuring in 2 hierarchies
Calling restructuring engine...
Saved Wirelength: 0.137694 %
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (73.4443%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2030
Max toggle rate = 0.2, average toggle rate = 0.0030439
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 10.8638)
*** 230 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   true                
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 5.98638)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Using worst RC corner 'func1' for buffer aware analysis.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 50% done.
coarse place 57% done.
coarse place 64% done.
coarse place 71% done.
coarse place 79% done.
coarse place 86% done.
coarse place 93% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.19379e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Restructuring iteration 4...
Info: PDR (power driven restructuring) enabled.
eLpp: using low effort
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
eLpp: will optimize for scenario func1
Information: Activity for scenario func1 was cached, no propagation required. (POW-005)
Warning: a large fraction of the nets have zero toggle rate (73.0101%); it is recommended to turn off eLpp for such designs
eLpp: of 2764 nets, 746 have non-zero toggle rates, with a max toggle rate of 0.200
eLpp: created weights for 2764 nets with range (0.9000 - 1.9913)
Restructuring in 2 hierarchies
Calling restructuring engine...
Saved Wirelength: 0.0611797 %
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (73.4443%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2030
Max toggle rate = 0.2, average toggle rate = 0.0030439
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 10.8989)
*** 230 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   true                
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 5.98989)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Using worst RC corner 'func1' for buffer aware analysis.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 50% done.
coarse place 57% done.
coarse place 64% done.
coarse place 71% done.
coarse place 79% done.
coarse place 86% done.
coarse place 93% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.18716e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Restructuring iteration 5...
Info: PDR (power driven restructuring) enabled.
eLpp: using low effort
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
eLpp: will optimize for scenario func1
Information: Activity for scenario func1 was cached, no propagation required. (POW-005)
Warning: a large fraction of the nets have zero toggle rate (73.0101%); it is recommended to turn off eLpp for such designs
eLpp: of 2764 nets, 746 have non-zero toggle rates, with a max toggle rate of 0.200
eLpp: created weights for 2764 nets with range (0.9000 - 2.0160)
Restructuring in 2 hierarchies
Calling restructuring engine...
Saved Wirelength: 0.345828 %
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (73.4443%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2030
Max toggle rate = 0.2, average toggle rate = 0.0030439
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 11.1434)
*** 230 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   true                
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 6.01434)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Using worst RC corner 'func1' for buffer aware analysis.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 50% done.
coarse place 57% done.
coarse place 64% done.
coarse place 71% done.
coarse place 79% done.
coarse place 86% done.
coarse place 93% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.1594e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Restructuring iteration 6...
Info: PDR (power driven restructuring) enabled.
eLpp: using low effort
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
eLpp: will optimize for scenario func1
Information: Activity for scenario func1 was cached, no propagation required. (POW-005)
Warning: a large fraction of the nets have zero toggle rate (73.0101%); it is recommended to turn off eLpp for such designs
eLpp: of 2764 nets, 746 have non-zero toggle rates, with a max toggle rate of 0.200
eLpp: created weights for 2764 nets with range (0.9000 - 2.0102)
Restructuring in 2 hierarchies
Calling restructuring engine...
Saved Wirelength: 0.323049 %
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (73.589%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2034
Max toggle rate = 0.2, average toggle rate = 0.00303514
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 11.0732)
*** 230 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   true                
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 6.00733)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Using worst RC corner 'func1' for buffer aware analysis.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 50% done.
coarse place 57% done.
coarse place 64% done.
coarse place 71% done.
coarse place 79% done.
coarse place 86% done.
coarse place 93% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.21138e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Restructuring iteration 7...
Info: PDR (power driven restructuring) enabled.
eLpp: using low effort
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
eLpp: will optimize for scenario func1
Information: Activity for scenario func1 was cached, no propagation required. (POW-005)
Warning: a large fraction of the nets have zero toggle rate (73.1548%); it is recommended to turn off eLpp for such designs
eLpp: of 2764 nets, 742 have non-zero toggle rates, with a max toggle rate of 0.200
eLpp: created weights for 2764 nets with range (0.9000 - 2.0157)
Restructuring in 2 hierarchies
Calling restructuring engine...
Saved Wirelength: 0.227197 %
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity propagation will be performed for scenario func1.
Information: Doing activity propagation for mode 'func1' and corner 'func1' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func1 (POW-052)
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (73.5166%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2032
Max toggle rate = 0.2, average toggle rate = 0.00304386
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 11.1424)
*** 230 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   true                
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 6.01424)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Using worst RC corner 'func1' for buffer aware analysis.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 50% done.
coarse place 57% done.
coarse place 64% done.
coarse place 71% done.
coarse place 79% done.
coarse place 86% done.
coarse place 93% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.19335e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Restructuring iteration 8...
Info: PDR (power driven restructuring) enabled.
eLpp: using low effort
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
eLpp: will optimize for scenario func1
Information: Activity for scenario func1 was cached, no propagation required. (POW-005)
Warning: a large fraction of the nets have zero toggle rate (73.0825%); it is recommended to turn off eLpp for such designs
eLpp: of 2764 nets, 744 have non-zero toggle rates, with a max toggle rate of 0.200
eLpp: created weights for 2764 nets with range (0.9000 - 2.0248)
Restructuring in 2 hierarchies
Calling restructuring engine...
Saved Wirelength: 0.230228 %
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3
Information: Activity propagation will be performed for scenario func1.
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (73.4443%)

****** eLpp weights (with caps)
Number of nets: 2764, of which 2763 non-clock nets
Number of nets with 0 toggle rate: 2030
Max toggle rate = 0.2, average toggle rate = 0.00303671
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 11.2206)
*** 230 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   true                
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2764
Amt power = 0.1
Non-default weight range: (0.9, 6.02206)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
Using worst RC corner 'func1' for buffer aware analysis.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 50% done.
coarse place 57% done.
coarse place 64% done.
coarse place 71% done.
coarse place 79% done.
coarse place 86% done.
coarse place 93% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.17839e+09
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Restructuring iteration 9...
Info: PDR (power driven restructuring) enabled.
eLpp: using low effort
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
eLpp: will optimize for scenario func1
Note - message 'POW-005' limit (10) exceeded. Remainder will be suppressed.
Warning: a large fraction of the nets have zero toggle rate (73.0101%); it is recommended to turn off eLpp for such designs
eLpp: of 2764 nets, 746 have non-zero toggle rates, with a max toggle rate of 0.200
eLpp: created weights for 2764 nets with range (0.9000 - 2.0436)
Restructuring in 2 hierarchies
Calling restructuring engine...
Saved Wirelength: 0.244159 %
Finished placement restructuring.
START_CMD: optimize_dft        CPU:    313 s ( 0.09 hr) ELAPSE:    177 s ( 0.05 hr) MEM-PEAK:   763 Mb Tue Aug 27 10:51:02 2024
END_CMD: optimize_dft          CPU:    313 s ( 0.09 hr) ELAPSE:    177 s ( 0.05 hr) MEM-PEAK:   763 Mb Tue Aug 27 10:51:02 2024
----------------------------------------------------------------
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-08-27 10:51:02 / Session: 0.05 hr / Command: 0.02 hr / Memory: 763 MB (FLW-8100)


Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2024-08-27 10:51:02 / Session: 0.05 hr / Command: 0.02 hr / Memory: 763 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2024-08-27 10:51:02 / Session: 0.05 hr / Command: 0.02 hr / Memory: 763 MB (FLW-8100)


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-08-27 10:51:02 / Session: 0.05 hr / Command: 0.02 hr / Memory: 763 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2764, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2764, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 19.7856 XDim 34.794
INFO: creating 50(r) x 50(c) GridCells YDim 19.7856 XDim 34.794
Total 0.0500 seconds to load 2742 cell instances into cellmap, 2742 cells are off site row
Moveable cells: 2742; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3458, cell height 2.7200, cell area 9.1006 for total 2742 placed and application fixed cells
Information: Current block utilization is '0.02660', effective utilization is '0.02663'. (OPT-055)

    Scenario func1  WNS = 1.297283, TNS = 65.845566, NVP = 81

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:56     1.297    65.846 6.966e+05    16.135    11.731         4       576         0     0.000       763 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 228 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func1  WNS = 1.297283, TNS = 65.845566, NVP = 81

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:57     1.297    65.846 6.966e+05    16.135    11.731         4       576         0     0.000       763 

min assign layer = met1
Corner Scaling is off, multiplier is 1.000000

    Scenario func1  WNS = 1.297283, TNS = 65.845566, NVP = 81
    Scenario func1  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:02:57     1.297    65.846 6.966e+05    16.135    11.731         4       576         0     0.000       763     0.199

ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
Collecting Drivers ...  
Design max_transition = 5.000
Design max_capacitance = 0.030
GRE layer bins: None-None, met1-met2, met3-met4
WINFO: 2764 None-None; 0 met1-met2; 0 met3-met4; 0 Total
Information: Pin pll/CLK is on clock network. Skipping. (OPT-067)
Information: Pin pll/CLK is on clock network. Skipping. (OPT-067)
Found 108 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 (3000.000000)

Processing Buffer Trees  (ROI) ... 

    [11]  10% ...
    [22]  20% ...
    [33]  30% ...
    [44]  40% ...
    [55]  50% ...
    [66]  60% ...
    [77]  70% ...
    [88]  80% ...
    [99]  90% ...
    [108] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            4          525
  Inverters:           27           27
------------ ------------ ------------
      Total:           31          552
------------ ------------ ------------

Number of Drivers Sized: 16 [14.81%]

                      P: 7 [6.48%]
                      N: 9 [8.33%]

WINFO: 3285 None-None; 0 met1-met2; 0 met3-met4; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 4.86 sec ELAPSE 0 hr : 0 min : 1.16 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 781360 K / inuse 691688 K
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3285, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3285, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

    Scenario func1  WNS = 1.247096, TNS = 53.062848, NVP = 78

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:59     1.247    53.063 6.987e+05     0.000     2.827       525       576         0     0.000       763 


    Scenario func1  WNS = 1.247096, TNS = 53.062848, NVP = 78

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:59     1.247    53.063 6.987e+05     0.000     2.827       525       576         0     0.000       763 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-08-27 10:51:04 / Session: 0.05 hr / Command: 0.02 hr / Memory: 763 MB (FLW-8100)


Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2024-08-27 10:51:04 / Session: 0.05 hr / Command: 0.02 hr / Memory: 763 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2024-08-27 10:51:04 / Session: 0.05 hr / Command: 0.02 hr / Memory: 763 MB (FLW-8100)


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2024-08-27 10:51:04 / Session: 0.05 hr / Command: 0.02 hr / Memory: 763 MB (FLW-8100)

Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3285, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3285, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

    Scenario func1  WNS = 1.248013, TNS = 53.117487, NVP = 78

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:59     1.248    53.117 6.987e+05     0.000     2.827       525       576         0     0.000       763 

Running initial optimization step.
Place-opt command begin                   CPU:   270 s (  0.07 hr )  ELAPSE:   180 s (  0.05 hr )  MEM-PEAK:   763 MB
Info: update em.

Place-opt timing update complete          CPU:   270 s (  0.07 hr )  ELAPSE:   180 s (  0.05 hr )  MEM-PEAK:   763 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func1.
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   1.2480    53.1175     78        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.2480    53.1175  53.1175     78        -          -      -        0     0.0000       19      8.857
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.2480    53.1175  53.1175     78   0.0000     0.0000      0        0     0.0000       19      8.857    698739.62       3265        525        576
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    1.2480    53.1175  53.1175     78   0.0000     0.0000      0        0       19      8.857    698739.62       3265
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Place-opt initialization complete         CPU:   277 s (  0.08 hr )  ELAPSE:   181 s (  0.05 hr )  MEM-PEAK:   763 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1        53.12       53.12      0.00        20     698739.62        8.86        3265              0.05       763

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
Total 0.0900 seconds to load 3263 cell instances into cellmap, 2711 cells are off site row
Moveable cells: 3263; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0520, cell height 2.7200, cell area 8.3013 for total 3263 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1        53.12       53.12      0.00        18     698739.62        8.86        3265              0.05       763

Place-opt optimization Phase 17 Iter  1        53.12       53.12      0.00        18     698739.62        8.86        3265              0.05       763

Place-opt optimization Phase 18 Iter  1        53.12       53.12      0.00        18     700653.94        8.96        3265              0.05       763
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2        53.12       53.12      0.00        18     700653.94        8.96        3265              0.05       763
Place-opt optimization Phase 18 Iter  3        53.12       53.12      0.00        18     700587.62        8.92        3265              0.05       763
Place-opt optimization Phase 18 Iter  4        53.12       53.12      0.00        18     700587.62        8.92        3265              0.05       763

CCL: Total Usage Adjustment : 1
INFO: Derive row count 90 from GR congestion map (363/4)
INFO: Derive col count 159 from GR congestion map (639/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1        53.12       53.12      0.00        18     700587.62        8.92        3265              0.05       763
Place-opt optimization Phase 19 Iter  2        53.12       53.12      0.00        18     700636.44        8.94        3265              0.05       763
Place-opt optimization Phase 19 Iter  3        53.12       53.12      0.00        18     700671.44        8.96        3265              0.05       773
Place-opt optimization Phase 19 Iter  4        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       773
Place-opt optimization Phase 19 Iter  5        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       773
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits
Uskew Characterizer: corner: func1, scalingFactor: 1.000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'func1' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  6        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       777
Place-opt optimization Phase 19 Iter  7        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       777
Place-opt optimization Phase 19 Iter  8        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       777
Place-opt optimization Phase 19 Iter  9        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       777
Place-opt optimization Phase 19 Iter 10        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       777
Place-opt optimization Phase 19 Iter 11        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       777
Place-opt optimization Phase 19 Iter 12        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       777
Place-opt optimization Phase 19 Iter 13        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       777
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'func1' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 14        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       789
Place-opt optimization Phase 19 Iter 15        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       789
Place-opt optimization Phase 19 Iter 16        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       789
Place-opt optimization Phase 19 Iter 17        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       789
Place-opt optimization Phase 19 Iter 18        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       789
Place-opt optimization Phase 19 Iter 19        53.12       53.12      0.00        18     700685.25        8.96        3265              0.05       789

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00        18     700685.25        8.96        3265              0.05       789

Enable clock slack update
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00        18     700617.62        8.94        3248              0.05       789
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00        18     699758.06        8.77        3248              0.07       789
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00        18     699629.19        8.32        3213              0.07       805
INFO: New Levelizer turned on

Enable clock slack update
Information: Activity propagation will be performed for scenario func1.
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00        18     698949.81        8.37        3213              0.07       805
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00        18     700810.31        8.77        3213              0.09       805
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00        18     700810.31        8.85        3213              0.09       805


Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2024-08-27 10:53:39 / Session: 0.09 hr / Command: 0.06 hr / Memory: 806 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00        23     700810.31        8.85        3213              0.09       805

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2024-08-27 10:53:39 / Session: 0.09 hr / Command: 0.06 hr / Memory: 806 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2024-08-27 10:53:39 / Session: 0.09 hr / Command: 0.06 hr / Memory: 806 MB (FLW-8100)


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-08-27 10:53:39 / Session: 0.09 hr / Command: 0.06 hr / Memory: 806 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00        21     700810.31        8.85        3213              0.09       805
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 3211 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 7433 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.export_soft_congestion_maps                      :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   18  Alloctr   19  Proc   16 
[End of Read DB] Total (MB): Used   26  Alloctr   27  Proc 7449 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1739.70um,989.28um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   29  Alloctr   30  Proc 7449 
Net statistics:
Total number of nets     = 3235
Number of nets to route  = 3165
70 nets are fully connected,
 of which 70 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 3165, Total Half Perimeter Wire Length (HPWL) 84757 microns
HPWL   0 ~   50 microns: Net Count     2666     Total HPWL        42952 microns
HPWL  50 ~  100 microns: Net Count      437     Total HPWL        30165 microns
HPWL 100 ~  200 microns: Net Count       51     Total HPWL         6770 microns
HPWL 200 ~  300 microns: Net Count        6     Total HPWL         1468 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        4     Total HPWL         2272 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         1130 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   33  Proc 7449 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.48     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   19  Proc    0 
[End of Build Congestion Map] Total (MB): Used   50  Alloctr   52  Proc 7449 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   50  Alloctr   52  Proc 7449 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Build Data] Total (MB): Used   50  Alloctr   52  Proc 7449 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  107 
[End of Blocked Pin Detection] Total (MB): Used  154  Alloctr  156  Proc 7557 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  156  Alloctr  158  Proc 7557 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =  1797 Max = 11 GRCs =   917 (0.20%)
Initial. H routing: Dmd-Cap  =  1370 Max = 11 (GRCs =  1) GRCs =   634 (0.27%)
Initial. V routing: Dmd-Cap  =   427 Max =  6 (GRCs =  2) GRCs =   283 (0.12%)
Initial. Both Dirs: Overflow =  2300 Max = 10 GRCs =  2264 (0.49%)
Initial. H routing: Overflow =  1595 Max = 10 (GRCs =  1) GRCs =  1355 (0.58%)
Initial. V routing: Overflow =   704 Max =  7 (GRCs =  1) GRCs =   909 (0.39%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =  1467 Max = 10 (GRCs =  1) GRCs =  1027 (0.44%)
Initial. met2       Overflow =   677 Max =  7 (GRCs =  1) GRCs =   883 (0.38%)
Initial. met3       Overflow =   127 Max =  3 (GRCs =  3) GRCs =   328 (0.14%)
Initial. met4       Overflow =    27 Max =  2 (GRCs =  1) GRCs =    26 (0.01%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     1 Max =  1 GRCs =     6 (0.00%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 88758.51
Initial. Layer li1 wire length = 5.48
Initial. Layer met1 wire length = 24443.40
Initial. Layer met2 wire length = 37222.69
Initial. Layer met3 wire length = 19135.83
Initial. Layer met4 wire length = 7452.74
Initial. Layer met5 wire length = 498.37
Initial. Total Number of Contacts = 24261
Initial. Via L1M1_PR count = 10006
Initial. Via M1M2_PR count = 10513
Initial. Via M2M3_PR count = 3065
Initial. Via M3M4_PR count = 652
Initial. Via M4M5_PR count = 25
Initial. completed.

Start GR phase 1
Tue Aug 27 10:53:41 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  156  Alloctr  159  Proc 7557 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   437 Max = 7 GRCs =   287 (0.06%)
phase1. H routing: Dmd-Cap  =   307 Max = 7 (GRCs =  1) GRCs =   180 (0.08%)
phase1. V routing: Dmd-Cap  =   130 Max = 3 (GRCs =  4) GRCs =   107 (0.05%)
phase1. Both Dirs: Overflow =   874 Max = 7 GRCs =   738 (0.16%)
phase1. H routing: Overflow =   645 Max = 7 (GRCs =  2) GRCs =   551 (0.24%)
phase1. V routing: Overflow =   229 Max = 4 (GRCs =  1) GRCs =   187 (0.08%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =   623 Max = 7 (GRCs =  2) GRCs =   529 (0.23%)
phase1. met2       Overflow =   214 Max = 4 (GRCs =  1) GRCs =   173 (0.07%)
phase1. met3       Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.01%)
phase1. met4       Overflow =    15 Max = 2 (GRCs =  1) GRCs =    14 (0.01%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 92308.18
phase1. Layer li1 wire length = 5.48
phase1. Layer met1 wire length = 25184.71
phase1. Layer met2 wire length = 36264.80
phase1. Layer met3 wire length = 20067.67
phase1. Layer met4 wire length = 10090.88
phase1. Layer met5 wire length = 694.64
phase1. Total Number of Contacts = 25078
phase1. Via L1M1_PR count = 9979
phase1. Via M1M2_PR count = 10547
phase1. Via M2M3_PR count = 3401
phase1. Via M3M4_PR count = 1115
phase1. Via M4M5_PR count = 36
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  130  Alloctr  131  Proc  107 
[End of Whole Chip Routing] Total (MB): Used  156  Alloctr  159  Proc 7557 

Congestion utilization per direction:
Average vertical track utilization   =  1.25 %
Peak    vertical track utilization   = 400.00 %
Average horizontal track utilization =  1.75 %
Peak    horizontal track utilization = 240.00 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Global Routing] Stage (MB): Used  115  Alloctr  116  Proc  107 
[End of Global Routing] Total (MB): Used  141  Alloctr  143  Proc 7557 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -26  Alloctr  -27  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7557 
Using per-layer congestion maps for congestion reduction.
Information: 40.19% of design has horizontal routing density above target_routing_density of 0.80.
Information: 40.74% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 38.7% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.03 to 0.03. (PLACE-030)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3233, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3233, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                


Warning: a large fraction of the nets have zero toggle rate (69.2855%)

****** eLpp weights (with caps)
Number of nets: 3233, of which 3232 non-clock nets
Number of nets with 0 toggle rate: 2240
Max toggle rate = 0.2, average toggle rate = 0.00362317
Max non-clock toggle rate = 0.0461833
eLpp weight range = (0, 11.6057)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 3233
Amt power = 0.1
Non-default weight range: (0.9, 6.06057)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.19388e+09
Information: Extraction observers are detached as design net change threshold is reached.
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3233, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3233, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
Completed Timing-driven placement, Elapsed time =   0: 0: 8 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 73(r) x 100(c) GridCells YDim 13.6 XDim 17.397
INFO: creating 73(r) x 100(c) GridCells YDim 13.6 XDim 17.397
Total 0.0700 seconds to load 3211 cell instances into cellmap, 3211 cells are off site row
Moveable cells: 3211; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3385, cell height 2.7200, cell area 9.0806 for total 3211 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 207 shapes out of 563 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 16162 vias out of 23648 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 53 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.61349e+06         3211        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3211
number of references:                53
number of site rows:                349
number of locations attempted:    80245
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3211 (23304 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.916 um ( 0.34 row height)
rms weighted cell displacement:   0.916 um ( 0.34 row height)
max cell displacement:            2.665 um ( 0.98 row height)
avg cell displacement:            0.812 um ( 0.30 row height)
avg weighted cell displacement:   0.812 um ( 0.30 row height)
number of cells moved:             3211
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/U1943 (sky130_fd_sc_hd__nor2_1)
  Input location: (682.634,607.456)
  Legal location: (682.86,604.8)
  Displacement:   2.665 um ( 0.98 row height)
Cell: core/U284 (sky130_fd_sc_hd__clkinvlp_2)
  Input location: (784.244,631.875)
  Legal location: (784.06,629.28)
  Displacement:   2.602 um ( 0.96 row height)
Cell: core/CPU_is_add_a3_reg (sky130_fd_sc_hd__dfxtp_1)
  Input location: (684.12,624.043)
  Legal location: (684.24,626.56)
  Displacement:   2.520 um ( 0.93 row height)
Cell: core/HFSBUF_212_467 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (728.82,651.784)
  Legal location: (731.16,651.04)
  Displacement:   2.455 um ( 0.90 row height)
Cell: core/U1735 (sky130_fd_sc_hd__clkinv_1)
  Input location: (596.465,722.037)
  Legal location: (596.38,724.48)
  Displacement:   2.444 um ( 0.90 row height)
Cell: core/U18 (sky130_fd_sc_hd__clkinv_1)
  Input location: (807.015,705.128)
  Legal location: (807.06,702.72)
  Displacement:   2.409 um ( 0.89 row height)
Cell: core/U145 (sky130_fd_sc_hd__clkinv_1)
  Input location: (814.553,680.503)
  Legal location: (815.34,678.24)
  Displacement:   2.396 um ( 0.88 row height)
Cell: core/U1121 (sky130_fd_sc_hd__nor4_1)
  Input location: (707.637,741.151)
  Legal location: (707.7,743.52)
  Displacement:   2.370 um ( 0.87 row height)
Cell: core/U363 (sky130_fd_sc_hd__clkinvlp_2)
  Input location: (730.195,699.603)
  Legal location: (730.24,697.28)
  Displacement:   2.324 um ( 0.85 row height)
Cell: core/HFSBUF_194_411 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (662.001,745.808)
  Legal location: (661.7,743.52)
  Displacement:   2.308 um ( 0.85 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 1 
Moved 3211 out of 3213 cells, ratio = 0.999378
Total displacement = 3390.615479(um)
Max displacement = 3.090100(um), core/HFSINV_4_508 (692.973694, 633.016174, 2) => (694.359985, 632.000000, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.33(um)
  0 ~  20% cells displacement <=      0.53(um)
  0 ~  30% cells displacement <=      0.70(um)
  0 ~  40% cells displacement <=      0.88(um)
  0 ~  50% cells displacement <=      1.04(um)
  0 ~  60% cells displacement <=      1.18(um)
  0 ~  70% cells displacement <=      1.33(um)
  0 ~  80% cells displacement <=      1.50(um)
  0 ~  90% cells displacement <=      1.79(um)
  0 ~ 100% cells displacement <=      3.09(um)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3233, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3233, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-08-27 10:53:49 / Session: 0.10 hr / Command: 0.06 hr / Memory: 914 MB (FLW-8100)


Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2024-08-27 10:53:49 / Session: 0.10 hr / Command: 0.06 hr / Memory: 914 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2024-08-27 10:53:49 / Session: 0.10 hr / Command: 0.06 hr / Memory: 914 MB (FLW-8100)

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00        21     700810.31        8.85        3213              0.10       913
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3233, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3233, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-08-27 10:53:50 / Session: 0.10 hr / Command: 0.07 hr / Memory: 914 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
Total 0.0600 seconds to load 3211 cell instances into cellmap
Moveable cells: 3211; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3385, cell height 2.7200, cell area 9.0806 for total 3211 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
Total 0.0600 seconds to load 3211 cell instances into cellmap
Moveable cells: 3211; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3385, cell height 2.7200, cell area 9.0806 for total 3211 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00        95     700810.31        8.85        3213              0.10       913
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00        95     700810.31        8.85        3213              0.10       913
Corner Scaling is off, multiplier is 1.000000
Information: Pin pll/CLK is on clock network. Skipping. (OPT-067)
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00        95     700810.31        8.85        3213              0.10       913
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00        13     701372.12        9.02        3213              0.10       913
Place-opt optimization Phase 41 Iter  4         0.00        0.00      0.00        12     701414.69        9.05        3213              0.10       913

CCL: Total Usage Adjustment : 1
INFO: Derive row count 90 from GR congestion map (363/4)
INFO: Derive col count 159 from GR congestion map (639/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'func1' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: Skipping clock gate latency estimation for scenario 'func1' with propagated clocks. (OPT-910)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913

Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00        10     701414.69        9.05        3373              0.10       913

CCL: Total Usage Adjustment : 1
INFO: Derive row count 90 from GR congestion map (363/4)
INFO: Derive col count 159 from GR congestion map (639/4)
Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00        10     700139.69        8.88        3373              0.10       913
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00        10     700139.69        8.88        3373              0.10       913
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00        10     700139.69        8.88        3373              0.10       913
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00        10     700139.69        8.88        3373              0.10       913

Enable clock slack update
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00        10     700139.69        8.88        3373              0.10       913
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00        10     700139.69        8.88        3373              0.10       913
CCL: Total Usage Adjustment : 1
INFO: Derive row count 90 from GR congestion map (363/4)
INFO: Derive col count 159 from GR congestion map (639/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        741.3          0.0             3393             3393           0
met3                       1551.9         74.1                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00        10     700139.69        8.88        3373              0.10       913

Enable clock slack update
Information: Activity propagation will be performed for scenario func1.
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00        10     699622.94        8.71        3237              0.10       913
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00        10     701145.69        8.90        3237              0.12       913
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00590965 cumPct:    99.87 estdown: 0.00000765 cumUp:  182 numDown:  291 status= valid
Knee-Processing :  cumEst: 0.00591697 cumPct:    99.99 estdown: 0.00000033 cumUp:  213 numDown:  260 status= valid
Knee-Processing :  cumEst: 0.00591731 cumPct:   100.00 estdown: 0.00000000 cumUp: 2559 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00        10     701143.19        8.93        3237              0.12       913
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00        10     701143.19        8.93        3237              0.12       913

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00        10     701143.19        8.93        3237              0.12       913

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-08-27 10:55:31 / Session: 0.12 hr / Command: 0.09 hr / Memory: 914 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-08-27 10:55:31 / Session: 0.12 hr / Command: 0.09 hr / Memory: 914 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    807 s ( 0.22 hr) ELAPSE :    446 s ( 0.12 hr) MEM-PEAK :   913 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    807 s ( 0.22 hr) ELAPSE :    446 s ( 0.12 hr) MEM-PEAK :   913 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00        10     701143.19        8.93        3237              0.12       913
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 207 shapes out of 563 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 16162 vias out of 23648 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 52 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.61349e+06         3235        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3235
number of references:                52
number of site rows:                349
number of locations attempted:    71196
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3235 (23570 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.208 um ( 0.08 row height)
rms weighted cell displacement:   0.208 um ( 0.08 row height)
max cell displacement:            2.759 um ( 1.01 row height)
avg cell displacement:            0.057 um ( 0.02 row height)
avg weighted cell displacement:   0.057 um ( 0.02 row height)
number of cells moved:              328
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/U400 (sky130_fd_sc_hd__nand4_1)
  Input location: (709.54,629.28)
  Legal location: (709.08,626.56)
  Displacement:   2.759 um ( 1.01 row height)
Cell: core/ZBUF_130_inst_857 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (751.4,659.2)
  Legal location: (751.4,656.48)
  Displacement:   2.720 um ( 1.00 row height)
Cell: core/HFSBUF_622_402 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (649.28,751.68)
  Legal location: (649.28,754.4)
  Displacement:   2.720 um ( 1.00 row height)
Cell: core/U461 (sky130_fd_sc_hd__nor2_1)
  Input location: (685.16,634.72)
  Legal location: (685.16,632)
  Displacement:   2.720 um ( 1.00 row height)
Cell: core/U1946 (sky130_fd_sc_hd__a211o_1)
  Input location: (668.14,629.28)
  Legal location: (668.14,626.56)
  Displacement:   2.720 um ( 1.00 row height)
Cell: core/ZBUF_111_inst_889 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (598.68,653.76)
  Legal location: (598.68,651.04)
  Displacement:   2.720 um ( 1.00 row height)
Cell: core/CPU_rs1_a2_reg[4] (sky130_fd_sc_hd__dfxtp_4)
  Input location: (671.36,629.28)
  Legal location: (669.06,629.28)
  Displacement:   2.300 um ( 0.85 row height)
Cell: core/ZBUF_28_inst_903 (sky130_fd_sc_hd__buf_1)
  Input location: (731.62,651.04)
  Legal location: (733,651.04)
  Displacement:   1.380 um ( 0.51 row height)
Cell: core/HFSBUF_146_243 (sky130_fd_sc_hd__buf_1)
  Input location: (710,626.56)
  Legal location: (711.38,626.56)
  Displacement:   1.380 um ( 0.51 row height)
Cell: core/U1442 (sky130_fd_sc_hd__clkinvlp_2)
  Input location: (606.96,732.64)
  Legal location: (605.58,732.64)
  Displacement:   1.380 um ( 0.51 row height)

Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3257, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3257, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-08-27 10:55:32 / Session: 0.12 hr / Command: 0.09 hr / Memory: 914 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-08-27 10:55:32 / Session: 0.12 hr / Command: 0.09 hr / Memory: 914 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
Total 0.0800 seconds to load 3235 cell instances into cellmap
Moveable cells: 3235; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3515, cell height 2.7200, cell area 9.1162 for total 3235 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00        15     701143.19        8.93        3237              0.12       913
CCL: Total Usage Adjustment : 1
INFO: Derive row count 90 from GR congestion map (363/4)
INFO: Derive col count 159 from GR congestion map (639/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        741.3          0.0             3257             3257           0
met3                       1551.9         74.1                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00        15     701143.19        8.93        3237              0.12       913
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00        15     701143.19        8.93        3237              0.12       913
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00        15     701144.44        8.94        3237              0.12       913
Place-opt optimization Phase 60 Iter  4         0.00        0.00      0.00        15     701144.44        8.94        3237              0.12       913

CCL: Total Usage Adjustment : 1
INFO: Derive row count 90 from GR congestion map (363/4)
INFO: Derive col count 159 from GR congestion map (639/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00        13     701144.44        8.94        3237              0.12       913
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00        13     701144.44        8.94        3237              0.12       913
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00        13     701144.44        8.94        3237              0.12       913
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00        13     701144.44        8.94        3237              0.12       913
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00        13     701144.44        8.94        3237              0.12       913
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00        13     701144.44        8.94        3237              0.12       913
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00        13     701144.44        8.94        3237              0.12       913
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00        13     701144.44        8.94        3237              0.12       913

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00        13     701144.44        8.94        3237              0.12       913

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00        13     701121.88        8.93        3231              0.12       913
Corner Scaling is off, multiplier is 1.000000
Information: Pin pll/CLK is on clock network. Skipping. (OPT-067)
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00        13     701121.88        8.93        3231              0.12       913
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         7     701249.50        8.98        3231              0.12       913
Place-opt optimization Phase 63 Iter  4         0.00        0.00      0.00         6     701253.25        8.98        3231              0.12       913

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-08-27 10:55:35 / Session: 0.12 hr / Command: 0.09 hr / Memory: 914 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-08-27 10:55:35 / Session: 0.13 hr / Command: 0.09 hr / Memory: 914 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    819 s ( 0.23 hr) ELAPSE :    450 s ( 0.12 hr) MEM-PEAK :   913 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    819 s ( 0.23 hr) ELAPSE :    450 s ( 0.12 hr) MEM-PEAK :   913 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         4     701253.25        8.98        3249              0.13       913
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 207 shapes out of 563 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 16162 vias out of 23648 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 56 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.61349e+06         3247        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3247
number of references:                56
number of site rows:                349
number of locations attempted:    70605
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3247 (23658 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.089 um ( 0.03 row height)
rms weighted cell displacement:   0.089 um ( 0.03 row height)
max cell displacement:            2.720 um ( 1.00 row height)
avg cell displacement:            0.007 um ( 0.00 row height)
avg weighted cell displacement:   0.007 um ( 0.00 row height)
number of cells moved:               37
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/ZBUF_20_inst_1027 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (658.94,724.48)
  Legal location: (658.94,727.2)
  Displacement:   2.720 um ( 1.00 row height)
Cell: ZINV_18_inst_977 (sky130_fd_sc_hd__inv_1)
  Input location: (1479.12,585.76)
  Legal location: (1476.82,585.76)
  Displacement:   2.300 um ( 0.85 row height)
Cell: ZINV_18_inst_1033 (sky130_fd_sc_hd__clkinvlp_2)
  Input location: (1533.4,585.76)
  Legal location: (1531.1,585.76)
  Displacement:   2.300 um ( 0.85 row height)
Cell: ZINV_18_inst_963 (sky130_fd_sc_hd__inv_1)
  Input location: (1460.72,585.76)
  Legal location: (1458.88,585.76)
  Displacement:   1.840 um ( 0.68 row height)
Cell: ZINV_18_inst_1031 (sky130_fd_sc_hd__inv_1)
  Input location: (1480.04,585.76)
  Legal location: (1478.2,585.76)
  Displacement:   1.840 um ( 0.68 row height)
Cell: core/ZBUF_197_inst_1018 (sky130_fd_sc_hd__buf_1)
  Input location: (675.5,768)
  Legal location: (676.88,768)
  Displacement:   1.380 um ( 0.51 row height)
Cell: ZBUF_6_f_inst_973 (sky130_fd_sc_hd__buf_1)
  Input location: (1712.34,604.8)
  Legal location: (1710.96,604.8)
  Displacement:   1.380 um ( 0.51 row height)
Cell: core/ZBUF_20_inst_1021 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (659.4,705.44)
  Legal location: (658.02,705.44)
  Displacement:   1.380 um ( 0.51 row height)
Cell: ZINV_18_inst_1029 (sky130_fd_sc_hd__inv_1)
  Input location: (1461.64,585.76)
  Legal location: (1460.26,585.76)
  Displacement:   1.380 um ( 0.51 row height)
Cell: core/HFSBUF_43_f_413 (sky130_fd_sc_hd__dlygate4sd1_1)
  Input location: (698.5,632)
  Legal location: (699.88,632)
  Displacement:   1.380 um ( 0.51 row height)

Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3269, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3269, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-08-27 10:55:37 / Session: 0.13 hr / Command: 0.09 hr / Memory: 914 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
Total 0.0600 seconds to load 3247 cell instances into cellmap
Moveable cells: 3247; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3516, cell height 2.7200, cell area 9.1164 for total 3247 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         8     701253.25        8.98        3249              0.13       913

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         8     701253.25        8.98        3249              0.13       913

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2024-08-27 10:55:37 / Session: 0.13 hr / Command: 0.09 hr / Memory: 914 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         6     701253.25        8.98        3249              0.13       913
Co-efficient Ratio Summary:
4.193421729956  6.578033484479  2.479634598916  7.744184340401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017938405874  3.104670685589  9.822202461351  6.078449464085  2.744250841123  8.318162204907
9.699225140884  2.464628261703  1.382375532965  9.387181829619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191136003696  0.963734926640  2.769911305381  3.840776564440  3.750258553169  7.663405442299
6.212201281751  7.759673784606  7.862248367456  0.402384777150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183726090997  3.334436283890  5.826472693122  7.173110885364  9.669861499761  7.591434947087
7.632106417881  7.679073374556  9.831319599860  1.878802617928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100212066110  1.274718374185  4.540701946713  5.624194308820  7.826809753678  4.759180018263
5.409027040992  2.609828963064  0.626147849804  6.381673452919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581676265776  7.486041613640  9.554510121256  2.041043887119  3.921112367338  0.650435282345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142692055883  4.607193051473  8.214421219567  3.504196205451  1.682768512888  7.173480318510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515949417690  0.649322093498  1.087092705013  5.811833466269  5.826780683342  4.349330892435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407565451201  2.804123244712  1.224275858450  0.417084113533  1.833822265081  6.448504337188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324218638770  1.551199710622  2.369460110375  0.754906330179  1.961471211696  2.781357641418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413526284361  3.309910914458  7.411582187353  1.902148224529  5.623457059547  7.269317308696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173732447963  9.287277540292  7.510482079755  0.000674617956  5.833734356721  4.754531589445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950066338237  0.221226713181  4.099690345492  9.406980396875  2.789914461318  0.723248714657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473969986224  3.056717825601  7.947131034434  5.095118359611  1.512321270128  7.396846020513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063328183131  4.288630962253  5.887909354257  2.343850422627  0.037376505045  0.494734540392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652836262614  2.538674413530  6.622990949997  4.022716351365  6.796671302757  0.618516911981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394996689711  1.549020461487  9.214433231260  4.051912209534  5.907639019704  1.709566391590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772685094677  2.637652991369  9.502788483144  6.656583609097  9.409745358072  6.136947413139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435321621  6.918317968525  2.422526831115  6.782104867724  9.111609066866  1.286914102201  9.569234060313  2.585898802480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188784837  3.112548290991  1.055032967149  4.124225206603  5.386691931912  7.270433630810  7.178402360747  1.109939151474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418635537  5.155650940001  9.893601013670  2.642545787493  9.278445928097  1.495438046745  7.734097117127  4.721475281592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696636740  3.103784706675  1.515701841133  6.156476479897  6.946631554106  5.921308780218  9.647332189440  1.463886753161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445738746  1.656592128097  3.901792850587  4.310467865466  3.956324981135  1.607133696408  5.274470634112  3.831865860490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219114610369  6.096373318891  4.240155202038  1.384372306444  0.375085205316  9.766390384229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118373619099  7.333443544516  4.556801331812  2.717616738536  4.966946599976  1.759193234708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410022106611  0.127471636166  5.427087523056  3.562714180882  0.782640325367  8.475968841826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158168636577  6.748604960411  7.928469104625  6.204409038711  9.392171686733  8.065093368234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814260105588  3.460719104723  4.894459237106  7.350714370545  1.168236201288  8.717398871851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751595841769  0.064932008138  1.171716062001  3.581488266626  9.582638688334  2.434983829243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540757945120  1.280412117648  8.185492298970  0.041099731353  3.183339646508  1.644800873718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932422293877  0.155119777490  7.200164388912  5.075781203017  9.196194541169  6.278185434141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041353898436  1.330991802166  9.715383138360  3.190505492452  9.562392125954  7.726981400869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817374424796  3.928727560746  8.724154412500  5.000358031795  6.583320855672  1.475403828944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395007813823  7.022122486176  8.472075249174  2.940989609687  5.278948866131  8.072374541465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847397178622  4.305671597328  8.767829318078  4.509802405961  1.151289547012  8.739634372051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806333098313  1.428863801083  0.551806140050  7.234676612262  7.003784070504  5.049423124039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365284806261  4.253867256111  7.635305209524  7.402562205136  5.679614550275  7.061801361198
1.344610361875  7.231210715877  7.536577674821  4.182210895845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439490848971  1.154902851906  4.994559538751  0.405482890953  4.590710321970  4.170906309159
0.006744354621  9.230842681487  9.005588346032  9.326522582444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277269789467  7.263765004994  6.923384053949  4.665949930909  7.940921955807  2.613644411313
9.776351007278  0.962525475110  4.741769006454  2.220937210170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242253173111  5.678210291530  1.984276111211  6.128982080220  1.956970826031  3.258539550248
0.255136313554  5.952135354036  6.345120128002  2.347751912653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105504786714  9.412422335428  0.501775308726  2.727334933081  0.717897656074  7.110943685147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989361691367  0.264254383701  0.990950832434  7.149834474674  5.773456131712  7.472197298159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151571674113  3.615647452941  4.667779495045  6.592421448021  8.964780638944  0.146338345316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390170875058  7.431046590809  3.368746472598  5.160004339640  8.527493883411  2.383136256049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911851036  9.609637138059  9.497126709438  8.138728400644  4.037555060531  6.976689288422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837751909  9.733344151621  4.428791312316  2.271052843853  6.496641199997  6.175969573470
8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504504947  8.024039281736  3.161398525440  5.441002600661  1.012747972435  5.515822781530  6.356562688088  2.078211572536  7.847546034182
6.354090279263  7.726098236528  3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816453657  7.674860205860  0.765960949697  5.620731173871  1.939264608673  3.806559586823
4.594724589024  0.933684843949  9.448971115490  2.068601492444  5.220001040516  9.190953459076  8.921970417095  1.209159000674  4.354660923084  2.681426600558  8.346071729291  2.452569952945  6.735362607054  5.116870160128  8.871789037185
1.099395627083  7.336178527726  8.389467726376  5.211699695327  0.745299466562  6.230909794097  9.555807261369  9.311313977635  1.007217096252  5.475159174176  9.006493019632  7.180295635435  1.358439096662  6.958210308833  4.243448532924
3.502162169183  1.796121424225  2.773111567821  0.408235191416  2.803561612866  9.380220195692  8.426031325858  4.450248025513  6.313593595213  5.354075334512  0.128041021314  1.882778325522  0.004491503135  3.318381724650  8.164430277371
8.848483731125  4.829368010550  3.386714941242  2.542123053166  1.090076272701  1.233081071784  5.256074711099  8.585147436404  2.327646769794  3.493242869387  7.015511786438  9.793120307026  2.507860750301  7.919667214116  9.627868733414

Place-opt final QoR
___________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        7      8.976
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        7      8.976    701253.25       3249        530        557
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        7      8.976    701253.25       3249

Place-opt command complete                CPU:   824 s (  0.23 hr )  ELAPSE:   453 s (  0.13 hr )  MEM-PEAK:   913 MB
Place-opt command statistics  CPU=554 sec (0.15 hr) ELAPSED=274 sec (0.08 hr) MEM-PEAK=0.892 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2024-08-27 10:55:38 / Session: 0.13 hr / Command: 0.10 hr / Memory: 914 MB (FLW-8100)
Warning: No layer constraint is specified in this set_clock_routing_rules command. (CTS-060)
[icc2-lic Tue Aug 27 10:55:38 2024] Command 'clock_opt' requires licenses
[icc2-lic Tue Aug 27 10:55:38 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:55:38 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:55:38 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:55:38 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:55:38 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:55:38 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:55:38 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:55:38 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:55:38 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:55:38 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:55:38 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:55:38 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:55:38 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:55:38 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:55:38 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:55:38 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:55:38 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:55:38 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2024-08-27 10:55:38 / Session: 0.13 hr / Command: 0.00 hr / Memory: 914 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-08-27 10:55:39 / Session: 0.13 hr / Command: 0.00 hr / Memory: 914 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-08-27 10:55:39 / Session: 0.13 hr / Command: 0.00 hr / Memory: 914 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func1        (Mode: func1; Corner: func1)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8

ICG reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4

Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Clock: clk (mode func1); Net Type: sink;     Rule: default rule; Min Layer: None; Max Layer: None (use all available layers)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 0 total shapes.
Layer met1: cached 207 shapes out of 563 total shapes.
Layer met2: cached 0 shapes out of 0 total shapes.
Cached 16162 vias out of 23648 total vias.
Total 0.1200 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 19.7856 XDim 34.794
INFO: creating 50(r) x 50(c) GridCells YDim 19.7856 XDim 34.794
Total 0.0800 seconds to load 3247 cell instances into cellmap
Moveable cells: 3247; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.3516, cell height 2.7200, cell area 9.1164 for total 3247 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 676 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.22 sec. (CTS-104)
Setting target skew for clock: clk (mode func1 corner func1) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 8
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3269, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Inst 'pll' is not movable
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 5.000000 max_cap 0.030000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = func1, mode = func1)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (func1:func1)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN0 (func1:func1)
Max-CTS: All active scenarios
   Mode: func1  Corner: func1  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func1  Corner: func1  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func1  Corner: func1  Scenario: CTS_DRC_OFF_SCEN0
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 2.18277
new cutoff lpd: 3.80824e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.6941 / 0.6941)
ORB: Nominal = 0.0986554  Design MT = 4.750000  Target = 0.6941134 (7.036 nominal)  MaxRC = 0.255282
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 2.18277
new cutoff lpd: 3.80824e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.6941 / 0.6941)
ORB: Nominal = 0.0986554  Design MT = 4.750000  Target = 0.6941134 (7.036 nominal)  MaxRC = 0.255282
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 2.18277
new cutoff lpd: 3.80824e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.6941 / 0.6941)
ORB: Nominal = 0.0986554  Design MT = 4.750000  Target = 0.6941134 (7.036 nominal)  MaxRC = 0.255282
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 2.18277
new cutoff lpd: 3.80824e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.6941 / 0.6941)
ORB: Nominal = 0.0986554  Design MT = 4.750000  Target = 0.6941134 (7.036 nominal)  MaxRC = 0.255282
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 2.18277
new cutoff lpd: 3.80824e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.6941 / 0.6941)
ORB: Nominal = 0.0986554  Design MT = 4.750000  Target = 0.6941134 (7.036 nominal)  MaxRC = 0.255282
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 2.18277
new cutoff lpd: 3.80824e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.6941 / 0.6941)
ORB: Nominal = 0.0986554  Design MT = 4.750000  Target = 0.6941134 (7.036 nominal)  MaxRC = 0.255282
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 2.18277
new cutoff lpd: 3.80824e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.6941 / 0.6941)
ORB: Nominal = 0.0986554  Design MT = 4.750000  Target = 0.6941134 (7.036 nominal)  MaxRC = 0.255282
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner func1
INFO: Using corner func1 for worst leakage corner
INFO: Using corner func1 for worst dynamic corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 2.18277
new cutoff lpd: 3.80824e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.6941 / 0.6941)
ORB: Nominal = 0.0986554  Design MT = 4.750000  Target = 0.6941134 (7.036 nominal)  MaxRC = 0.255282
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
Core Area = 50 X 29 ()
Warning: High fanout net "CLK" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
   10% ...Done
Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = pll/CLK
 Clocks: 
     clk (func1)
 Design rule constraints:
     max transition = 5.000000
     max capacitance = 0.030000
 Number of Sinks = 676
 Number of Gates = 0
 Number of Loads = 676
 Loads with existing phase delay = 228
    1. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[2]/CLK
    2. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[2]/CLK
    3. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[3]/CLK
    4. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[3]/CLK
    5. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[4]/CLK
    6. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[4]/CLK
    7. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[5]/CLK
    8. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[5]/CLK
    9. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[6]/CLK
   10. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[6]/CLK
   11. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[7]/CLK
   12. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[7]/CLK
   13. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[8]/CLK
   14. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[8]/CLK
   15. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[9]/CLK
   16. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[9]/CLK
   17. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[10]/CLK
   18. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[10]/CLK
   19. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[11]/CLK
   20. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[11]/CLK
   21. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[12]/CLK
   22. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[12]/CLK
   23. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[13]/CLK
   24. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[13]/CLK
   25. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[14]/CLK
   26. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[14]/CLK
   27. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[15]/CLK
   28. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[15]/CLK
   29. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[17]/CLK
   30. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[17]/CLK
   31. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[18]/CLK
   32. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src1_value_a3_reg[18]/CLK
   33. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_src2_value_a3_reg[19]/CLK
   34. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_reset_a3_reg/CLK
   35. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_rd_a3_reg[3]/CLK
   36. Phase delay = (max r/f: 0.080000/__  min r/f: 0.080000/__) : core/CPU_is_addi_a3_reg/CLK
   37. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[9][28]/CLK
   38. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_src2_value_a3_reg[28]/CLK
   39. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[9][26]/CLK
   40. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_src2_value_a3_reg[26]/CLK
   41. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[9][24]/CLK
   42. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_src2_value_a3_reg[24]/CLK
   43. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[9][16]/CLK
   44. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[25][0]/CLK
   45. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[25][31]/CLK
   46. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[25][30]/CLK
   47. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[25][28]/CLK
   48. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[25][26]/CLK
   49. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[25][24]/CLK
   50. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[25][16]/CLK
   51. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[24][31]/CLK
   52. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[24][30]/CLK
   53. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[24][28]/CLK
   54. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[24][26]/CLK
   55. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[24][24]/CLK
   56. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[24][16]/CLK
   57. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[17][0]/CLK
   58. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[17][31]/CLK
   59. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[17][30]/CLK
   60. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[17][28]/CLK
   61. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[17][26]/CLK
   62. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[17][24]/CLK
   63. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[17][16]/CLK
   64. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_imm_a2_reg[10]/CLK
   65. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_imm_a2_reg[4]/CLK
   66. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_is_beq_a2_reg/CLK
   67. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_imm_a2_reg[3]/CLK
   68. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_is_addi_a2_reg/CLK
   69. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_is_add_a2_reg/CLK
   70. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_is_sub_a2_reg/CLK
   71. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[2][1]/CLK
   72. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[3][1]/CLK
   73. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[10][1]/CLK
   74. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[11][1]/CLK
   75. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[27][1]/CLK
   76. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[26][1]/CLK
   77. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[19][1]/CLK
   78. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[18][1]/CLK
   79. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[1][1]/CLK
   80. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[8][1]/CLK
   81. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[9][1]/CLK
   82. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[25][1]/CLK
   83. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[24][1]/CLK
   84. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[17][1]/CLK
   85. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a5_reg[17][1]/CLK
   86. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[16][1]/CLK
   87. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[1][2]/CLK
   88. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[2][2]/CLK
   89. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[3][2]/CLK
   90. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[8][2]/CLK
   91. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[9][2]/CLK
   92. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[10][2]/CLK
   93. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[11][2]/CLK
   94. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[27][2]/CLK
   95. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[26][2]/CLK
   96. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[25][2]/CLK
   97. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[24][2]/CLK
   98. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[19][2]/CLK
   99. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[18][2]/CLK
  100. Phase delay = (max r/f: -0.060000/__  min r/f: -0.060000/__) : core/CPU_Xreg_value_a4_reg[17][2]/CLK
  101. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_br_tgt_pc_a3_reg[5]/CLK
  102. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_br_tgt_pc_a3_reg[4]/CLK
  103. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_br_tgt_pc_a3_reg[3]/CLK
  104. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_br_tgt_pc_a3_reg[2]/CLK
  105. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_br_tgt_pc_a3_reg[1]/CLK
  106. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_br_tgt_pc_a3_reg[0]/CLK
  107. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_reset_a2_reg/CLK
  108. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[27][0]/CLK
  109. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[10][0]/CLK
  110. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[16][16]/CLK
  111. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[16][24]/CLK
  112. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_src1_value_a3_reg[24]/CLK
  113. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[16][26]/CLK
  114. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_src1_value_a3_reg[26]/CLK
  115. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[16][28]/CLK
  116. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_src1_value_a3_reg[28]/CLK
  117. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[16][30]/CLK
  118. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_src1_value_a3_reg[30]/CLK
  119. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[16][31]/CLK
  120. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_src1_value_a3_reg[31]/CLK
  121. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_pc_a1_reg[0]/CLK
  122. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_pc_a1_reg[1]/CLK
  123. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imem_rd_addr_a1_reg[0]/CLK
  124. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imem_rd_addr_a1_reg[1]/CLK
  125. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imem_rd_addr_a1_reg[3]/CLK
  126. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_rd_a2_reg[0]/CLK
  127. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_rd_a2_reg[1]/CLK
  128. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_rd_a2_reg[4]/CLK
  129. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_is_bne_a2_reg/CLK
  130. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_rd_a2_reg[3]/CLK
  131. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[5]/CLK
  132. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[31]/CLK
  133. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[30]/CLK
  134. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[29]/CLK
  135. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[28]/CLK
  136. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[27]/CLK
  137. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[26]/CLK
  138. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[25]/CLK
  139. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[24]/CLK
  140. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[23]/CLK
  141. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[22]/CLK
  142. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[21]/CLK
  143. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[20]/CLK
  144. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[19]/CLK
  145. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[18]/CLK
  146. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[17]/CLK
  147. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[16]/CLK
  148. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[15]/CLK
  149. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[14]/CLK
  150. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[13]/CLK
  151. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[12]/CLK
  152. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[11]/CLK
  153. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[9]/CLK
  154. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[8]/CLK
  155. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[7]/CLK
  156. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_imm_a2_reg[6]/CLK
  157. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_rd_valid_a2_reg/CLK
  158. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[2][31]/CLK
  159. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[2][30]/CLK
  160. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[2][28]/CLK
  161. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[2][26]/CLK
  162. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[2][24]/CLK
  163. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[2][16]/CLK
  164. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[2][0]/CLK
  165. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[3][0]/CLK
  166. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[3][31]/CLK
  167. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[3][30]/CLK
  168. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[3][28]/CLK
  169. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[3][26]/CLK
  170. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[3][24]/CLK
  171. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[3][16]/CLK
  172. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[10][31]/CLK
  173. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[10][30]/CLK
  174. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[10][28]/CLK
  175. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[10][26]/CLK
  176. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[10][24]/CLK
  177. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[10][16]/CLK
  178. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[11][0]/CLK
  179. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[11][31]/CLK
  180. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[11][30]/CLK
  181. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[11][28]/CLK
  182. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[11][26]/CLK
  183. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[11][24]/CLK
  184. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[11][16]/CLK
  185. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[27][31]/CLK
  186. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[27][30]/CLK
  187. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[27][28]/CLK
  188. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[27][26]/CLK
  189. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[27][24]/CLK
  190. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[27][16]/CLK
  191. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[26][31]/CLK
  192. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[26][30]/CLK
  193. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[26][28]/CLK
  194. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[26][26]/CLK
  195. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[26][24]/CLK
  196. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[26][16]/CLK
  197. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[19][0]/CLK
  198. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[19][31]/CLK
  199. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[19][30]/CLK
  200. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[19][28]/CLK
  201. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[19][26]/CLK
  202. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[19][24]/CLK
  203. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[19][16]/CLK
  204. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[18][31]/CLK
  205. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[18][30]/CLK
  206. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[18][28]/CLK
  207. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[18][26]/CLK
  208. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[18][24]/CLK
  209. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[18][16]/CLK
  210. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[1][0]/CLK
  211. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[1][31]/CLK
  212. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[1][30]/CLK
  213. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[1][28]/CLK
  214. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[1][26]/CLK
  215. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[1][24]/CLK
  216. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[1][16]/CLK
  217. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[8][31]/CLK
  218. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[8][30]/CLK
  219. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[8][28]/CLK
  220. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[8][26]/CLK
  221. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[8][24]/CLK
  222. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[8][16]/CLK
  223. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[8][0]/CLK
  224. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[9][0]/CLK
  225. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[9][31]/CLK
  226. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_src2_value_a3_reg[31]/CLK
  227. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_Xreg_value_a4_reg[9][30]/CLK
  228. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : core/CPU_src2_value_a3_reg[30]/CLK
 Added 113 Repeaters (B: 113 I: 0). Built 8 Repeater Levels for driver pll/CLK
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 5.01 sec, cpu time is 0 hr : 0 min : 5.16 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
There are 113 buffers and 0 inverters added (total area 424.16) by Clock Tree Synthesis.
Information: 0 out of 113 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 61 out of 676, orientation changed without moving: 241
Clock sink displacement max = 5.060000 um, average = 0.157929 um
Clock sink with large displacement: 0 (Threshold: 8.160000 um)
Largest displacement cells:
Clock sink inst 'core/CPU_imm_a2_reg[5]' snapped from (648.36, 612.96) (R180) to (653.42, 612.96) (MX) displacement = 5.060000 um.
Clock sink inst 'core/CPU_src2_value_a3_reg[3]' snapped from (652.50, 629.28) (MX) to (653.42, 626.56) (R0) displacement = 3.640000 um.
Clock sink inst 'core/CPU_rd_valid_a3_reg' snapped from (693.44, 610.24) (MY) to (693.90, 607.52) (MX) displacement = 3.180000 um.
Clock sink inst 'core/CPU_Xreg_value_a4_reg[9][19]' snapped from (733.92, 746.24) (R0) to (734.38, 748.96) (MX) displacement = 3.180000 um.
Clock sink inst 'core/CPU_Xreg_value_a4_reg[24][15]' snapped from (574.76, 700.00) (MX) to (572.00, 700.00) (MX) displacement = 2.760000 um.
Clock sink inst 'core/CPU_imm_a3_reg[13]' snapped from (681.02, 787.04) (R180) to (681.02, 789.76) (R0) displacement = 2.720000 um.
Clock sink inst 'core/CPU_imm_a2_reg[7]' snapped from (698.04, 623.84) (R180) to (698.04, 626.56) (R0) displacement = 2.720000 um.
Clock sink inst 'core/CPU_Xreg_value_a4_reg[24][28]' snapped from (795.10, 656.48) (MX) to (795.10, 659.20) (R0) displacement = 2.720000 um.
Clock sink inst 'core/CPU_src2_value_a3_reg[2]' snapped from (650.66, 697.28) (R0) to (650.66, 700.00) (MX) displacement = 2.720000 um.
Clock sink inst 'core/CPU_Xreg_value_a4_reg[11][6]' snapped from (651.58, 716.32) (MX) to (651.58, 713.60) (R0) displacement = 2.720000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
1 masters (1 pins) have donut holes
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Total number of global routed clock nets: 114
Information: The run time for clock net global routing is 0 hr : 0 min : 1.30 sec, cpu time is 0 hr : 0 min : 1.86 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3384 nets, 114 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3382, routed nets = 114, across physical hierarchy nets = 0, parasitics cached nets = 114, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 1562, DR 0), data (VR 3268, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func1 (Mode func1 Corner func1)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.46     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 7: startup 
Mgr Thread-server 7: Ctor 
rtapi Thread-server 0: startup 
rtapi Thread-server 1: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 4: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 6: startup 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 6: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: vsdbabysoc; type: design; tot_drc_vio: 20; buf_ct: 113; buf_area: 424.156800; cell_area: 920.184600
start cto; name: func1:clk; type: clock; latency: 2.791214; gskew: 1.474438; tot_drc_vio: 20; wtran: 0.000000; wcap: 0.011191; buf_ct: 113; buf_area: 424.156800; cell_area: 920.184600
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func1 root: pll/CLK
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.4744; ID = 2.7912; NetsWithDRC = 20; Worst Tran/Cap cost = 0.0000/0.0112; ClockBufCount = 113; ClockBufArea = 424.1568; ClockCellArea = 920.1846; ClockWireLen = 7773.5400; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         42
        # Skipped during isValid and estimate          =         20
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =         21
        # Subgraph evaluation success rate in percent =     0.9545
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =         21

        # Accepted        cloning moves =       14
        # Accepted      buffering moves =        7

        # Total CPU time                  = 00h:00m:02s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     1.6898
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     2.6274
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0186
        # Sg CPU time                     = 00h:00m:02s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     1.6225
        # The rest of flow speed up       =     1.5767

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:03.33u 00:00:00.04s 00:00:02.27e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.3360; ID = 2.7378; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 134; ClockBufArea = 510.4896; ClockCellArea = 1006.5174; ClockWireLen = 8123.1450; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.29 sec, cpu time is 0 hr : 0 min : 3.47 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 2.30 sec, cpu time is 0 hr : 0 min : 3.49 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode func1 corner:  func1   
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: func1 root: pll/CLK
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Pre Optimization: GlobalSkew = 1.3360; ID = 2.7378; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 134; ClockBufArea = 510.4896; ClockCellArea = 1006.5174; ClockWireLen = 8123.1450; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        278
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =        164
        # Failed main graph committ          =          0
        # Successful main graph commit      =        114
        # Subgraph evaluation success rate in percent =     0.4101
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted         sizing moves =       96
        # Accepted     relocation moves =        1
        # Accepted        removal moves =        8
        # Accepted      buffering moves =        9

        # Total CPU time                  = 00h:00m:15s
        # Total elapsed time              = 00h:00m:08s
        # Flow total speed up             =     1.8838
        # Commit CPU time                 = 00h:00m:02s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     3.6940
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     3.6474
        # Sg CPU time                     = 00h:00m:12s
        # Sg elapsed time                 = 00h:00m:07s
        # Sg speed up                     =     1.6869
        # The rest of flow speed up       =     1.7556

-------------------------------------------------

Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.7052

-------------------------------------------------

Global latency and skew opt cpu time 00:00:15.25u 00:00:00.65s 00:00:08.45e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.6103; ID = 1.4989; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 135; ClockBufArea = 860.8256; ClockCellArea = 1356.8534; ClockWireLen = 8337.7150; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
Longest path:
  (0) 0.0005            0.0000          core/ZCTSBUF_30582_1148/A
  (1) 0.1305            0.1300          core/ZCTSBUF_30582_1148/X
  (2) 0.1334            0.0029          core/ctosc_drc_inst_1597/A
  (3) 0.2786            0.1452          core/ctosc_drc_inst_1597/X
  (4) 0.2839            0.0053          core/ctosc_drc_inst_1598/A
  (5) 0.4327            0.1488          core/ctosc_drc_inst_1598/X
  (6) 0.4359            0.0032          core/ZCTSBUF_30234_1147/A
  (7) 0.5793            0.1434          core/ZCTSBUF_30234_1147/X
  (8) 0.5851            0.0058          core/ZCTSBUF_29861_1146/A
  (9) 0.7113            0.1262          core/ZCTSBUF_29861_1146/X
  (10) 0.7163           0.0050          core/ctosc_gls_inst_1720/A
  (11) 0.8612           0.1449          core/ctosc_gls_inst_1720/X
  (12) 0.8646           0.0035          core/ZCTSBUF_16698_1079/A
  (13) 0.9939           0.1292          core/ZCTSBUF_16698_1079/X
  (14) 1.0000           0.0061          core/ctosc_drc_inst_1695/A
  (15) 1.1182           0.1182          core/ctosc_drc_inst_1695/X
  (16) 1.1251           0.0070          core/ZCTSBUF_16185_1077/A
  (17) 1.2358           0.1106          core/ZCTSBUF_16185_1077/X
  (18) 1.2419           0.0061          core/ctosc_drc_inst_1712/A
  (19) 1.4158           0.1739          core/ctosc_drc_inst_1712/X
  (20) 1.4189           0.0031          core/CPU_src1_value_a3_reg[9]/CLK
  (21) 1.4989           0.0800          core/CPU_src1_value_a3_reg[9]/CLK
Shortest path:
  (0) 0.0005            0.0000          core/ZCTSBUF_30582_1148/A
  (1) 0.1305            0.1300          core/ZCTSBUF_30582_1148/X
  (2) 0.1334            0.0029          core/ctosc_drc_inst_1597/A
  (3) 0.2786            0.1452          core/ctosc_drc_inst_1597/X
  (4) 0.2839            0.0053          core/ctosc_drc_inst_1598/A
  (5) 0.4327            0.1488          core/ctosc_drc_inst_1598/X
  (6) 0.4359            0.0032          core/ZCTSBUF_30234_1147/A
  (7) 0.5793            0.1434          core/ZCTSBUF_30234_1147/X
  (8) 0.5851            0.0058          core/ZCTSBUF_29861_1146/A
  (9) 0.7113            0.1262          core/ZCTSBUF_29861_1146/X
  (10) 0.7169           0.0056          core/ZCTSBUF_21403_1101/A
  (11) 0.8414           0.1246          core/ZCTSBUF_21403_1101/X
  (12) 0.8438           0.0023          core/ctosc_drc_inst_1690/A
  (13) 0.9630           0.1192          core/ctosc_drc_inst_1690/X
  (14) 0.9686           0.0056          core/CPU_rd_a2_reg[0]/CLK
  (15) 0.8886           -0.0800         core/CPU_rd_a2_reg[0]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 8.48 sec, cpu time is 0 hr : 0 min : 16.01 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 8.48 sec, cpu time is 0 hr : 0 min : 16.01 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode func1 corner:  func1   
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: func1 root: pll/CLK

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 4 times, with 4 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 7 problems, with 7 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        134
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =        127
        # Failed main graph committ          =          0
        # Successful main graph commit      =          7
        # Subgraph evaluation success rate in percent =     0.0522
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =         -7

        # Accepted        removal moves =        7

        # Total CPU time                  = 00h:00m:02s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     3.3616
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     2.6076
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0108
        # Sg CPU time                     = 00h:00m:02s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     3.4818
        # The rest of flow speed up       =     3.3967

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:02.68u 00:00:00.03s 00:00:00.80e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.6103; ID = 1.4989; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 128; ClockBufArea = 819.5360; ClockCellArea = 1315.5638; ClockWireLen = 8301.7350; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 6 times, with 6 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 21 problems, with 21 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         67
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         46
        # Failed main graph committ          =          0
        # Successful main graph commit      =         21
        # Subgraph evaluation success rate in percent =     0.3134
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =       21

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     4.1508
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     4.0014
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0036
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     5.2086
        # The rest of flow speed up       =     4.1951

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:03.50u 00:00:00.04s 00:00:01.00e: 
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.6097; ID = 1.4982; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 128; ClockBufArea = 724.4448; ClockCellArea = 1220.4727; ClockWireLen = 8301.7350; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        127
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =        127
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:02s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     3.1811

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:06.16u 00:00:00.05s 00:00:01.85e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.6097; ID = 1.4982; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 128; ClockBufArea = 724.4448; ClockCellArea = 1220.4727; ClockWireLen = 8301.7350; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 1 times, with 1 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 1 problems, with 1 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         62
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         61
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.0161
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     4.1611
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     3.4482
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9921
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     4.6157
        # The rest of flow speed up       =     4.1868

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:06.75u 00:00:00.06s 00:00:02.00e: 
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.6097; ID = 1.4982; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 128; ClockBufArea = 719.4400; ClockCellArea = 1215.4678; ClockWireLen = 8301.7350; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.01 sec, cpu time is 0 hr : 0 min : 6.84 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 2.01 sec, cpu time is 0 hr : 0 min : 6.84 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: func1 root: pll/CLK
Clock QoR Before DRC Optimization:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.6097; ID = 1.4982; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 128; ClockBufArea = 719.4400; ClockCellArea = 1215.4678; ClockWireLen = 8301.7350; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.5489

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.09u 00:00:00.00s 00:00:00.06e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.6097; ID = 1.4982; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 128; ClockBufArea = 719.4400; ClockCellArea = 1215.4678; ClockWireLen = 8301.7350; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.20 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3397, routed nets = 129, across physical hierarchy nets = 0, parasitics cached nets = 129, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)

Mode:func1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     1.3605  1.3605  1.3605  1.3605   func1

Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3397, routed nets = 129, across physical hierarchy nets = 0, parasitics cached nets = 3397, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 128; ClockBufArea = 719.4400; ClockCellArea = 1215.4678; ClockWireLen = 8301.7350; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8

ICG reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4


register reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputisolatch_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_4

Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.250190, elapsed 0.092001, speed up 2.719427.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 1633, DR 0), data (VR 3268, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func1.
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 4 ****
Total power = 4.390357, Leakage = 0.000009, Internal = 3.112322, Switching = 1.278026

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.439957, TNS = -3.885783, NVP = 25
 Design (hold) WNHS = -0.172670, TNHS = -0.274859, NHVP = 3

    Scenario func1  WNS = -0.439957, TNS = -3.885783, NVP = 25
    Scenario func1  WNHS = -0.172670, TNHS = -0.274859, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.440, TNS = -3.886, NVP = 25, UNWEIGHTED_TNS = -3.886, WNHS = -0.173, TNHS = -0.275, NHVP = 3, UNWEIGHTED_TNHS = -0.275, R2R(wns=-0.439957, tns=-3.885783, nvp=25)
CCD-QoR: Area: Clock Repeater Area (count) = 719.44 (128), Clock std Cell Area (count) = 1215.47 (129), Flop Area (count) = 15855.21 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.390357, Leakage = 0.000009, Internal = 3.112322, Switching = 1.278026
 All scenarios used by CCD
    scenario 0: func1 , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func1, id = 1
          corner: func1, id = 1
          isSetup: wns = -0.439957, unweighted tns = -3.885783
          isHold: wns = -0.172670, unweighted tns = -0.274859

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              2
  # Valid linear regressions                     2
  # Seeds with valid budget                      2
  # Seeds with accepted implementation           2
  # NumCTCells changed                           0

  # Number of cells sized                        2
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0
  # Number of cells reparented                   1

  # Total CPU time                               00h:00m:01s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.249151
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       4.215874
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.588946
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.965199
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           2.869056
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 91.86%
     Prepare moo/get initial QOR:                1.76%
     Commit/annotate budget:                     0.00%
     Solve runtime: 6.11% of which 4.19% is incremental-LP runtime
     Other:                                      0.27%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  2.305344
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              6.490027

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.334270, TNS = -1.564645, NVP = 13
 Design (hold) WNHS = -0.148426, TNHS = -0.277535, NHVP = 4

    Scenario func1  WNS = -0.334270, TNS = -1.564645, NVP = 13
    Scenario func1  WNHS = -0.148426, TNHS = -0.277535, NHVP = 4
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.334, TNS = -1.565, NVP = 13, UNWEIGHTED_TNS = -1.565, WNHS = -0.148, TNHS = -0.278, NHVP = 4, UNWEIGHTED_TNHS = -0.278, R2R(wns=-0.334270, tns=-1.564645, nvp=13)
CCD-QoR: Area: Clock Repeater Area (count) = 723.19 (128), Clock std Cell Area (count) = 1219.22 (129), Flop Area (count) = 15855.21 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.387899, Leakage = 0.000009, Internal = 3.112300, Switching = 1.275590

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              3
  # Valid linear regressions                     3
  # Seeds with valid budget                      3
  # Seeds with accepted implementation           3
  # NumCTCells changed                           1

  # Number of cells sized                        2
  # Number of cells added                        1
  # Number of cells removed                      0
  # Number of cells relocated                    1
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.504352
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       5.015451
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     2.241756
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   2.166676
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           3.139689
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 48.24%
     Prepare moo/get initial QOR:                13.83%
     Commit/annotate budget:                     0.00%
     Solve runtime: 36.31% of which 25.60% is incremental-LP runtime
     Other:                                      1.63%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.983512
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              5.945014

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.307777, TNS = -1.333021, NVP = 8
 Design (hold) WNHS = -0.036422, TNHS = -0.064276, NHVP = 3

    Scenario func1  WNS = -0.307777, TNS = -1.333021, NVP = 8
    Scenario func1  WNHS = -0.036422, TNHS = -0.064276, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.308, TNS = -1.333, NVP = 8, UNWEIGHTED_TNS = -1.333, WNHS = -0.036, TNHS = -0.064, NHVP = 3, UNWEIGHTED_TNHS = -0.064, R2R(wns=-0.307777, tns=-1.333021, nvp=8)
CCD-QoR: Area: Clock Repeater Area (count) = 746.97 (129), Clock std Cell Area (count) = 1242.99 (130), Flop Area (count) = 15855.21 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.407634, Leakage = 0.000009, Internal = 3.127875, Switching = 1.279750

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              4
  # Valid linear regressions                     4
  # Seeds with valid budget                      4
  # Seeds with accepted implementation           4
  # NumCTCells changed                           1

  # Number of cells sized                        4
  # Number of cells added                        1
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.668049
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       5.134641
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.740985
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   2.493905
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           2.469641
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 62.36%
     Prepare moo/get initial QOR:                7.65%
     Commit/annotate budget:                     0.00%
     Solve runtime: 29.05% of which 18.26% is incremental-LP runtime
     Other:                                      0.94%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.877277
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              6.120903

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.073103, TNS = -0.161455, NVP = 3
 Design (hold) WNHS = -0.026484, TNHS = -0.048356, NHVP = 3

    Scenario func1  WNS = -0.073103, TNS = -0.161455, NVP = 3
    Scenario func1  WNHS = -0.026484, TNHS = -0.048356, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.073, TNS = -0.161, NVP = 3, UNWEIGHTED_TNS = -0.161, WNHS = -0.026, TNHS = -0.048, NHVP = 3, UNWEIGHTED_TNHS = -0.048, R2R(wns=-0.073103, tns=-0.161455, nvp=3)
CCD-QoR: Area: Clock Repeater Area (count) = 750.72 (130), Clock std Cell Area (count) = 1246.75 (131), Flop Area (count) = 15855.21 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.407032, Leakage = 0.000009, Internal = 3.128760, Switching = 1.278263

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              25
  # Valid linear regressions                     23
  # Seeds with valid budget                      22
  # Seeds with accepted implementation           22
  # NumCTCells changed                           0

  # Number of cells sized                        23
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:03s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          4.429172
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       5.136153
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.775209
  # Linear regression CPU time                   00h:00m:01s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   6.024873
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.470593
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 78.25%
     Prepare moo/get initial QOR:                10.88%
     Commit/annotate budget:                     0.00%
     Solve runtime: 10.17% of which 6.68% is incremental-LP runtime
     Other:                                      0.70%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  5.212956
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              5.632683

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.047391, TNS = -0.107330, NVP = 3
 Design (hold) WNHS = -0.018845, TNHS = -0.018845, NHVP = 1

    Scenario func1  WNS = -0.047391, TNS = -0.107330, NVP = 3
    Scenario func1  WNHS = -0.018845, TNHS = -0.018845, NHVP = 1
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.047, TNS = -0.107, NVP = 3, UNWEIGHTED_TNS = -0.107, WNHS = -0.019, TNHS = -0.019, NHVP = 1, UNWEIGHTED_TNHS = -0.019, R2R(wns=-0.047391, tns=-0.107330, nvp=3)
CCD-QoR: Area: Clock Repeater Area (count) = 665.64 (130), Clock std Cell Area (count) = 1161.67 (131), Flop Area (count) = 15855.21 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.327866, Leakage = 0.000009, Internal = 3.060332, Switching = 1.267524
 CCD flow runtime: cpu 11.950350, elapsed 3.058597, speed up 3.907134.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 130; ClockBufArea = 665.6384; ClockCellArea = 1161.6663; ClockWireLen = 8313.3650; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 3.45 sec, cpu time is 0 hr : 0 min : 13.50 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 1: shutdown 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 6: shutdown 
Mgr Thread-server 1: Dtor 
rtapi Thread-server 2: shutdown 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 2: Dtor 

No. startProblems      =   759 

No. doRoutes           =  1446 
No. doUnroutes         =  1743 
No. redoRoutes         =   107 
No. redoUnroutes       =    63 
No. undoRoutes         =  1474 
No. undoUnroutes       =  1753 
No. commitRoutes       =    97 
No. commitUnroutes     =    80 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Tue Aug 27 10:56:04 2024] Command 'route_group' requires licenses
[icc2-lic Tue Aug 27 10:56:04 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:56:04 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:04 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:56:04 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:56:04 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:56:04 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:04 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:56:04 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:04 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:56:04 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:04 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:56:04 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:56:04 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:56:04 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:04 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:56:04 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:04 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:56:04 2024] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
6 masters (6 pins) have donut holes
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   23  Alloctr   27  Proc 8123 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        true                
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1739.70um,989.28um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   34  Proc 8123 
Net statistics:
Total number of nets     = 3401
Number of nets to route  = 131
68 nets are partially connected,
 of which 0 are detail routed and 68 are global routed.
65 nets are fully connected,
 of which 2 are detail routed and 63 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 68, Total Half Perimeter Wire Length (HPWL) 3898 microns
HPWL   0 ~   50 microns: Net Count       28     Total HPWL         1090 microns
HPWL  50 ~  100 microns: Net Count       36     Total HPWL         2314 microns
HPWL 100 ~  200 microns: Net Count        4     Total HPWL          494 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   36  Proc 8123 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.46     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   19  Proc    0 
[End of Build Congestion Map] Total (MB): Used   51  Alloctr   56  Proc 8123 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   51  Alloctr   56  Proc 8123 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Build Data] Total (MB): Used   51  Alloctr   56  Proc 8123 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  119  Alloctr  124  Proc 8123 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  119  Alloctr  124  Proc 8123 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    33 Max = 4 GRCs =    26 (0.01%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =    33 Max = 4 (GRCs =  1) GRCs =    26 (0.01%)
Initial. Both Dirs: Overflow =    80 Max = 3 GRCs =   120 (0.03%)
Initial. H routing: Overflow =    34 Max = 1 (GRCs = 54) GRCs =    54 (0.02%)
Initial. V routing: Overflow =    45 Max = 3 (GRCs =  1) GRCs =    66 (0.03%)
Initial. li1        Overflow =    36 Max = 2 (GRCs =  5) GRCs =    32 (0.01%)
Initial. met1       Overflow =     4 Max = 1 (GRCs = 22) GRCs =    22 (0.01%)
Initial. met2       Overflow =     6 Max = 3 (GRCs =  1) GRCs =    32 (0.01%)
Initial. met3       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. met4       Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
Initial. met5       Overflow =    29 Max = 1 (GRCs = 29) GRCs =    29 (0.01%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8179.02
Initial. Layer li1 wire length = 8.10
Initial. Layer met1 wire length = 496.85
Initial. Layer met2 wire length = 3366.79
Initial. Layer met3 wire length = 2925.37
Initial. Layer met4 wire length = 926.87
Initial. Layer met5 wire length = 455.03
Initial. Total Number of Contacts = 2737
Initial. Via L1M1_PR count = 930
Initial. Via M1M2_PR count = 935
Initial. Via M2M3_PR count = 785
Initial. Via M3M4_PR count = 66
Initial. Via M4M5_PR count = 21
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   92  Alloctr   93  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  119  Alloctr  124  Proc 8123 

Congestion utilization per direction:
Average vertical track utilization   =  0.32 %
Peak    vertical track utilization   = 500.00 %
Average horizontal track utilization =  4.93 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   77  Alloctr   77  Proc    0 
[End of Global Routing] Total (MB): Used  104  Alloctr  108  Proc 8123 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -6  Alloctr   -6  Proc    0 
[End of dbOut] Total (MB): Used   56  Alloctr   60  Proc 8123 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3401 nets, 131 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3399, routed nets = 131, across physical hierarchy nets = 0, parasitics cached nets = 131, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)
There are 17 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 131 flat clock tree nets.
There are 130 non-sink instances (total area 665.64) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 130 buffers and 0 inverters (total area 665.64).
130 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:52.21u 00:00:01.78s 00:00:27.10e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3399, routed nets = 131, across physical hierarchy nets = 0, parasitics cached nets = 131, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)

Mode:func1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     1.4328  1.4328  1.4328  1.4328   func1

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3399, routed nets = 131, across physical hierarchy nets = 0, parasitics cached nets = 3399, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-08-27 10:56:06 / Session: 0.13 hr / Command: 0.01 hr / Memory: 1480 MB (FLW-8100)

Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3401 nets, 131 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3399, routed nets = 131, across physical hierarchy nets = 0, parasitics cached nets = 3399, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Clock-opt command begin                   CPU:   878 s (  0.24 hr )  ELAPSE:   481 s (  0.13 hr )  MEM-PEAK:  1479 MB
Info: update em.

Clock-opt timing update complete          CPU:   878 s (  0.24 hr )  ELAPSE:   481 s (  0.13 hr )  MEM-PEAK:  1479 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func1.
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0475     0.1053      3   0.0166     0.0166      1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0475     0.1053   0.1053      3   0.0166     0.0166      1        0     0.0000       16      9.341
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0475     0.1053   0.1053      3   0.0166     0.0166      1        0     0.0000       16      9.341    701918.88       3379        660        557
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0475     0.1053   0.1053      3   0.0166     0.0166      1        0       16      9.341    701918.88       3379
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt initialization complete         CPU:   887 s (  0.25 hr )  ELAPSE:   483 s (  0.13 hr )  MEM-PEAK:  1479 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func1  WNS = 0.047548, TNS = 0.105306, NVP = 3
    Scenario func1  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:08:02     0.048     0.105 7.019e+05     0.000     0.629       660       557         0     0.000      1479 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
Total 0.0800 seconds to load 3377 cell instances into cellmap
Moveable cells: 3247; Application fixed cells: 130; Macro cells: 0; User fixed cells: 0
Average cell width 3.2951, cell height 2.7200, cell area 8.9625 for total 3377 placed and application fixed cells
Clock-opt optimization Phase 4 Iter  1          0.11        0.11      0.02        15     701918.88        9.34        3379              0.13      1479

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 5 Iter  1          0.11        0.11      0.02        15     700397.44        9.15        3379              0.13      1479
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
Core Area = 50 X 29 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 5 Iter  2          0.11        0.11      0.02        15     700397.44        9.15        3379              0.13      1479
Clock-opt optimization Phase 5 Iter  3          0.11        0.11      0.02        15     700397.44        9.15        3379              0.13      1479
Clock-opt optimization Phase 5 Iter  4          0.11        0.11      0.02        15     700397.44        9.15        3379              0.13      1479

Layer name: met1, Mask name: metal2, Layer number: 4
Layer name: met2, Mask name: metal3, Layer number: 6
Layer name: met3, Mask name: metal4, Layer number: 8
Layer name: met4, Mask name: metal5, Layer number: 10
Layer name: met5, Mask name: metal6, Layer number: 12
CCL: Total Usage Adjustment : 1
INFO: Derive row count 90 from GR congestion map (363/4)
INFO: Derive col count 159 from GR congestion map (639/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter  2          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter  3          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter  4          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter  5          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
Core Area = 50 X 29 ()
Clock-opt optimization Phase 6 Iter  6          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter  7          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter  8          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter  9          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter 10          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter 11          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 12          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter 13          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter 14          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter 15          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter 16          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter 17          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter 18          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter 19          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479
Clock-opt optimization Phase 6 Iter 20          0.11        0.11      0.02         5     700452.50        9.19        3400              0.13      1479

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.02         5     700455.00        9.19        3400              0.13      1479

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-08-27 10:56:11 / Session: 0.13 hr / Command: 0.01 hr / Memory: 1480 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.02         5     700455.00        9.19        3400              0.13      1479
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   func1        (Mode: func1; Corner: func1)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8

ICG reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4

Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Clock: clk (mode func1); Net Type: sink;     Rule: default rule; Min Layer: None; Max Layer: None (use all available layers)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.30 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 356 total shapes.
Layer met1: cached 207 shapes out of 685 total shapes.
Layer met2: cached 0 shapes out of 718 total shapes.
Cached 16162 vias out of 26385 total vias.
Total 0.1800 seconds to build cellmap data
INFO: creating 73(r) x 100(c) GridCells YDim 13.6 XDim 17.397
INFO: creating 73(r) x 100(c) GridCells YDim 13.6 XDim 17.397
Total 0.1100 seconds to load 3398 cell instances into cellmap
Moveable cells: 3268; Application fixed cells: 130; Macro cells: 0; User fixed cells: 0
Average cell width 3.1163, cell height 2.7200, cell area 8.4763 for total 3398 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.32 sec, cpu time is 0 hr : 0 min : 0.32 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3420, routed nets = 131, across physical hierarchy nets = 0, parasitics cached nets = 131, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 1. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
6 masters (6 pins) have donut holes
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: func1 root: pll/CLK

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.8007; ID = 1.7986; NetsWithDRC = 4; Worst Tran/Cap cost = 0.0000/0.0055; ClockBufCount = 130; ClockBufArea = 665.6384; ClockCellArea = 1161.6663; ClockWireLen = 8488.8450; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)

Starting fixing clock tree DRC Violation ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Resized 0 cell(s), relocated 1 cell(s), cloned 1 repeater(s) and inserted 3 buffer(s)/inverter(s)
Cloned 1 repeater gate(s)
Ran incremental ZGR 7 time(s) for 17 net(s) and restored ZGR 5 time(s) for 11 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: func1, Root: pll/CLK
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.8593; ID = 1.9625; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 134; ClockBufArea = 681.9040; ClockCellArea = 1177.9318; ClockWireLen = 8545.0650; Clock = clk; Mode = func1; Corner = func1; ClockRoot = pll/CLK. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 2.32 sec, cpu time is 0 hr : 0 min : 3.58 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 2.32 sec, cpu time is 0 hr : 0 min : 3.58 sec. (CTS-104)
All together, ran incremental ZGR 7 time(s) for 17 net(s) and restoring ZGR invoked 5 time(s) for 11 net(s)
There are 134 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3424, routed nets = 135, across physical hierarchy nets = 0, parasitics cached nets = 3424, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func1 pathgroup **clock_gating_default**
Information: CCD will use corner func1 for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 1768, DR 0), data (VR 3289, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func1 (Mode func1 Corner func1)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.47     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 7: startup 
rtapi Thread-server 2: startup 
Mgr Thread-server 7: Ctor 
rtapi Thread-server 1: startup 
rtapi Thread-server 6: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 0: startup 
rtapi Thread-server 3: startup 
rtapi Thread-server 4: startup 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 3: Ctor 
Mgr Thread-server 4: Ctor 
Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.218494, elapsed 0.078989, speed up 2.766132.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 1768, DR 0), data (VR 3289, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 4.497011, Leakage = 0.000009, Internal = 3.216977, Switching = 1.280025

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.005868, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.042727, TNHS = -0.053437, NHVP = 2

    Scenario func1  WNS = 0.005868, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = -0.042727, TNHS = -0.053437, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.006, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.043, TNHS = -0.053, NHVP = 2, UNWEIGHTED_TNHS = -0.053, R2R(wns=0.005868, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 681.90 (134), Clock std Cell Area (count) = 1177.93 (135), Flop Area (count) = 14361.27 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.497011, Leakage = 0.000009, Internal = 3.216977, Switching = 1.280025
 All scenarios used by CCD
    scenario 0: func1 , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func1, id = 1
          corner: func1, id = 1
          isSetup: wns = 0.005868, unweighted tns = 0.000000
          isHold: wns = -0.042727, unweighted tns = -0.053437

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          2.962501
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.215745
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.991614

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.005868, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.042727, TNHS = -0.053437, NHVP = 2

    Scenario func1  WNS = 0.005868, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = -0.042727, TNHS = -0.053437, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.006, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.043, TNHS = -0.053, NHVP = 2, UNWEIGHTED_TNHS = -0.053, R2R(wns=0.005868, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 681.90 (134), Clock std Cell Area (count) = 1177.93 (135), Flop Area (count) = 14361.27 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.497011, Leakage = 0.000009, Internal = 3.216977, Switching = 1.280025

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          4.220793
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       4.957343
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.993228

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.005868, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.042727, TNHS = -0.053437, NHVP = 2

    Scenario func1  WNS = 0.005868, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = -0.042727, TNHS = -0.053437, NHVP = 2
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.006, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.043, TNHS = -0.053, NHVP = 2, UNWEIGHTED_TNHS = -0.053, R2R(wns=0.005868, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 681.90 (134), Clock std Cell Area (count) = 1177.93 (135), Flop Area (count) = 14361.27 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.497011, Leakage = 0.000009, Internal = 3.216977, Switching = 1.280025
 CCD flow runtime: cpu 1.780402, elapsed 0.471896, speed up 3.772869.
CCD unblasted path groups
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 7: shutdown 
Mgr Thread-server 7: Dtor 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 5: Dtor 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
rtapi Thread-server 3: shutdown 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 1: Dtor 
rtapi Thread-server 4: shutdown 
Mgr Thread-server 4: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
[icc2-lic Tue Aug 27 10:56:17 2024] Command 'route_group' requires licenses
[icc2-lic Tue Aug 27 10:56:17 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:56:17 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:17 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:56:17 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:56:17 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:56:17 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:17 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:56:17 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:17 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:56:17 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:17 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:56:17 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:56:17 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:56:17 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:17 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:56:17 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:17 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:56:17 2024] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
6 masters (6 pins) have donut holes
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   23  Alloctr   27  Proc 8123 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        true                
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1739.70um,989.28um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   34  Proc 8123 
Net statistics:
Total number of nets     = 3426
Number of nets to route  = 135
140 nets are fully connected,
 of which 5 are detail routed and 135 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   36  Proc 8123 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.47     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   19  Proc    0 
[End of Build Congestion Map] Total (MB): Used   51  Alloctr   55  Proc 8123 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   51  Alloctr   55  Proc 8123 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Build Data] Total (MB): Used   51  Alloctr   55  Proc 8123 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   51  Alloctr   55  Proc 8123 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  119  Alloctr  123  Proc 8123 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    27 Max = 3 GRCs =    22 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =    27 Max = 3 (GRCs =  1) GRCs =    22 (0.01%)
Initial. Both Dirs: Overflow =    44 Max = 3 GRCs =    69 (0.01%)
Initial. H routing: Overflow =    30 Max = 1 (GRCs = 33) GRCs =    33 (0.01%)
Initial. V routing: Overflow =    14 Max = 3 (GRCs =  1) GRCs =    36 (0.02%)
Initial. li1        Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. met1       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. met2       Overflow =     9 Max = 3 (GRCs =  1) GRCs =    31 (0.01%)
Initial. met3       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. met4       Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
Initial. met5       Overflow =    29 Max = 1 (GRCs = 29) GRCs =    29 (0.01%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8236.46
Initial. Layer li1 wire length = 8.10
Initial. Layer met1 wire length = 455.67
Initial. Layer met2 wire length = 3333.17
Initial. Layer met3 wire length = 2987.07
Initial. Layer met4 wire length = 997.41
Initial. Layer met5 wire length = 455.03
Initial. Total Number of Contacts = 2780
Initial. Via L1M1_PR count = 931
Initial. Via M1M2_PR count = 942
Initial. Via M2M3_PR count = 814
Initial. Via M3M4_PR count = 72
Initial. Via M4M5_PR count = 21
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   92  Alloctr   93  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  119  Alloctr  123  Proc 8123 

Congestion utilization per direction:
Average vertical track utilization   =  0.32 %
Peak    vertical track utilization   = 400.00 %
Average horizontal track utilization =  4.93 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used   77  Alloctr   77  Proc    0 
[End of Global Routing] Total (MB): Used  104  Alloctr  108  Proc 8123 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -6  Alloctr   -6  Proc    0 
[End of dbOut] Total (MB): Used   56  Alloctr   59  Proc 8123 
Skip track assign
Skip detail route
Updating the database ...
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3426 nets, 135 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3424, routed nets = 135, across physical hierarchy nets = 0, parasitics cached nets = 3424, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 4.60 sec, cpu time is 0 hr : 0 min : 9.78 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 354 total shapes.
Layer met1: cached 207 shapes out of 675 total shapes.
Layer met2: cached 0 shapes out of 728 total shapes.
Cached 16162 vias out of 26428 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 62 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.61349e+06         3402        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3402
number of references:                62
number of site rows:                349
number of locations attempted:    64368
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3268 (22488 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.280 um ( 0.10 row height)
rms weighted cell displacement:   0.280 um ( 0.10 row height)
max cell displacement:            3.284 um ( 1.21 row height)
avg cell displacement:            0.053 um ( 0.02 row height)
avg weighted cell displacement:   0.053 um ( 0.02 row height)
number of cells moved:              221
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/ZBUF_12_inst_1768 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (798.78,659.2)
  Legal location: (800.62,656.48)
  Displacement:   3.284 um ( 1.21 row height)
Cell: core/U296 (sky130_fd_sc_hd__clkinvlp_2)
  Input location: (656.18,612.96)
  Legal location: (657.56,615.68)
  Displacement:   3.050 um ( 1.12 row height)
Cell: core/U1880 (sky130_fd_sc_hd__o22ai_1)
  Input location: (737.6,661.92)
  Legal location: (738.52,664.64)
  Displacement:   2.871 um ( 1.06 row height)
Cell: core/U1993 (sky130_fd_sc_hd__o22ai_1)
  Input location: (603.74,697.28)
  Legal location: (604.66,694.56)
  Displacement:   2.871 um ( 1.06 row height)
Cell: core/U1557 (sky130_fd_sc_hd__o22ai_1)
  Input location: (652.04,708.16)
  Legal location: (651.12,705.44)
  Displacement:   2.871 um ( 1.06 row height)
Cell: core/ZBUF_142_inst_948 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (652.5,705.44)
  Legal location: (653.42,702.72)
  Displacement:   2.871 um ( 1.06 row height)
Cell: core/U48 (sky130_fd_sc_hd__nand2_2)
  Input location: (688.84,632)
  Legal location: (687.92,634.72)
  Displacement:   2.871 um ( 1.06 row height)
Cell: core/U1343 (sky130_fd_sc_hd__o22ai_1)
  Input location: (774.4,729.92)
  Legal location: (773.48,732.64)
  Displacement:   2.871 um ( 1.06 row height)
Cell: core/U686 (sky130_fd_sc_hd__o22ai_1)
  Input location: (781.76,667.36)
  Legal location: (782.68,664.64)
  Displacement:   2.871 um ( 1.06 row height)
Cell: core/U390 (sky130_fd_sc_hd__o22ai_1)
  Input location: (653.88,626.56)
  Legal location: (654.34,623.84)
  Displacement:   2.759 um ( 1.01 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 1.10 sec, cpu time is 0 hr : 0 min : 1.09 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 135 flat clock tree nets.
There are 134 non-sink instances (total area 681.90) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 134 buffers and 0 inverters (total area 681.90).
134 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:15.43u 00:00:00.25s 00:00:08.72e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 73(r) x 100(c) GridCells YDim 13.6 XDim 17.397
INFO: creating 73(r) x 100(c) GridCells YDim 13.6 XDim 17.397
Total 0.0600 seconds to load 3402 cell instances into cellmap
Moveable cells: 3268; Application fixed cells: 134; Macro cells: 0; User fixed cells: 0
Average cell width 3.1144, cell height 2.7200, cell area 8.4712 for total 3402 placed and application fixed cells
Information: Current block utilization is '0.03080', effective utilization is '0.03075'. (OPT-055)

    Scenario func1  WNS = 0.001969, TNS = 0.001969, NVP = 1

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:08:14     0.002     0.002 7.005e+05     0.000     0.622       677       565         0     0.000      1479 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-08-27 10:56:20 / Session: 0.14 hr / Command: 0.01 hr / Memory: 1480 MB (FLW-8100)

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.02         8     700471.25        9.19        3404              0.14      1479

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.02         8     700471.25        9.19        3404              0.14      1479
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937205874  3.104670697572  9.833554824851  6.078447864085  2.744251341123  8.318160304907
9.699225020738  2.464623960595  1.382370231757  9.387184329619  3.142429407229  0.968752780524  6.613180823294  4.146578793224  7.876358918112  2.191136703696  0.963734075126  2.770239220381  3.840787964440  3.750262053169  7.663403542299
6.212201161634  7.759678483445  7.862243066295  0.402387277150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183726790997  3.334436313500  5.837638474372  7.173121285364  9.669875999761  7.591432047087
7.632106397940  7.679078073804  9.831314298118  1.878805117928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210666110  1.274718497551  4.540781803063  5.624118808820  7.826814553678  4.759189918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675965776  7.486041730767  9.554507969756  2.041067387119  3.921127167338  0.650434182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690655883  4.607193173884  8.214408294567  3.504110705451  1.682773312888  7.173489218510
9.939562708460  3.617852772770  8.946772637749  1.169969632707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947317690  0.649322118779  1.087078168513  5.811859066269  5.826797583342  4.349339792435
0.216216918404  9.612142422614  7.311156782291  0.823519241628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563351201  2.804123386916  1.235347177200  0.417000713533  1.833839165081  6.448503237188
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3426 nets, 135 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3424, routed nets = 135, across physical hierarchy nets = 0, parasitics cached nets = 3424, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0020     0.0020      1   0.0427     0.0536      2
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0020     0.0020   0.0020      1   0.0427     0.0536      2        0     0.0000        9      9.194
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0020     0.0020   0.0020      1   0.0427     0.0536      2        0     0.0000        9      9.194    700471.25       3404        677        565
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0020     0.0020   0.0020      1   0.0427     0.0536      2        0        9      9.194    700471.25       3404

Clock-opt command complete                CPU:   913 s (  0.25 hr )  ELAPSE:   496 s (  0.14 hr )  MEM-PEAK:  1479 MB
Clock-opt command statistics  CPU=34 sec (0.01 hr) ELAPSED=15 sec (0.00 hr) MEM-PEAK=1.444 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2024-08-27 10:56:21 / Session: 0.14 hr / Command: 0.01 hr / Memory: 1480 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-08-27 10:56:21 / Session: 0.14 hr / Command: 0.01 hr / Memory: 1480 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-08-27 10:56:21 / Session: 0.14 hr / Command: 0.01 hr / Memory: 1480 MB (FLW-8100)
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.02         8     700471.25        9.19        3404              0.14      1479
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Tue Aug 27 10:56:21 2024] Command 'route_group' requires licenses
[icc2-lic Tue Aug 27 10:56:21 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:56:21 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:21 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:56:21 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:56:21 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:56:21 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:21 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:56:21 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:21 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:56:21 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:21 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:56:21 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:56:21 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:56:21 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:21 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:56:21 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:21 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:56:21 2024] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
6 masters (6 pins) have donut holes
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   23  Alloctr   25  Proc 7099 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        true                
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1739.70um,989.28um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   32  Proc 7099 
Net statistics:
Total number of nets     = 3426
Number of nets to route  = 135
19 nets are partially connected,
 of which 0 are detail routed and 19 are global routed.
118 nets are fully connected,
 of which 2 are detail routed and 116 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 19, Total Half Perimeter Wire Length (HPWL) 904 microns
HPWL   0 ~   50 microns: Net Count       12     Total HPWL          464 microns
HPWL  50 ~  100 microns: Net Count        7     Total HPWL          440 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   34  Proc 7099 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.47     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   19  Proc    0 
[End of Build Congestion Map] Total (MB): Used   51  Alloctr   53  Proc 7099 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   51  Alloctr   53  Proc 7099 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Build Data] Total (MB): Used   51  Alloctr   53  Proc 7099 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  227  Alloctr  229  Proc 7099 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  227  Alloctr  230  Proc 7099 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    28 Max = 3 GRCs =    23 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =    28 Max = 3 (GRCs =  1) GRCs =    23 (0.01%)
Initial. Both Dirs: Overflow =    52 Max = 3 GRCs =    78 (0.02%)
Initial. H routing: Overflow =    30 Max = 1 (GRCs = 34) GRCs =    34 (0.01%)
Initial. V routing: Overflow =    22 Max = 3 (GRCs =  1) GRCs =    44 (0.02%)
Initial. li1        Overflow =    10 Max = 1 (GRCs = 11) GRCs =    11 (0.00%)
Initial. met1       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. met2       Overflow =     9 Max = 3 (GRCs =  1) GRCs =    31 (0.01%)
Initial. met3       Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. met4       Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
Initial. met5       Overflow =    29 Max = 1 (GRCs = 29) GRCs =    29 (0.01%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8232.99
Initial. Layer li1 wire length = 8.10
Initial. Layer met1 wire length = 459.83
Initial. Layer met2 wire length = 3325.54
Initial. Layer met3 wire length = 2987.07
Initial. Layer met4 wire length = 997.41
Initial. Layer met5 wire length = 455.03
Initial. Total Number of Contacts = 2781
Initial. Via L1M1_PR count = 932
Initial. Via M1M2_PR count = 942
Initial. Via M2M3_PR count = 814
Initial. Via M3M4_PR count = 72
Initial. Via M4M5_PR count = 21
Initial. completed.

Start GR phase 1
Tue Aug 27 10:56:22 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  227  Alloctr  230  Proc 7099 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    19 Max = 2 GRCs =    17 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =    19 Max = 2 (GRCs =  2) GRCs =    17 (0.01%)
phase1. Both Dirs: Overflow =    13 Max = 2 GRCs =    32 (0.01%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. V routing: Overflow =    12 Max = 2 (GRCs =  3) GRCs =    30 (0.01%)
phase1. li1        Overflow =     6 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
phase1. met1       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. met2       Overflow =     3 Max = 2 (GRCs =  2) GRCs =    22 (0.01%)
phase1. met3       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. met4       Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 8213.48
phase1. Layer li1 wire length = 5.48
phase1. Layer met1 wire length = 488.25
phase1. Layer met2 wire length = 3329.57
phase1. Layer met3 wire length = 2945.27
phase1. Layer met4 wire length = 990.98
phase1. Layer met5 wire length = 453.93
phase1. Total Number of Contacts = 2754
phase1. Via L1M1_PR count = 927
phase1. Via M1M2_PR count = 939
phase1. Via M2M3_PR count = 795
phase1. Via M3M4_PR count = 72
phase1. Via M4M5_PR count = 21
phase1. completed.

Start GR phase 2
Tue Aug 27 10:56:22 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  227  Alloctr  229  Proc 7099 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. Both Dirs: Overflow =     5 Max = 2 GRCs =     5 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase2. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. met3       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. met4       Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 8213.66
phase2. Layer li1 wire length = 5.48
phase2. Layer met1 wire length = 490.41
phase2. Layer met2 wire length = 3329.57
phase2. Layer met3 wire length = 2943.28
phase2. Layer met4 wire length = 990.98
phase2. Layer met5 wire length = 453.93
phase2. Total Number of Contacts = 2754
phase2. Via L1M1_PR count = 927
phase2. Via M1M2_PR count = 939
phase2. Via M2M3_PR count = 795
phase2. Via M3M4_PR count = 72
phase2. Via M4M5_PR count = 21
phase2. completed.

Start GR phase 3
Tue Aug 27 10:56:23 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  227  Alloctr  229  Proc 7099 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. Both Dirs: Overflow =     5 Max = 2 GRCs =     5 (0.00%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase3. li1        Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met2       Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. met3       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. met4       Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase3. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 8213.66
phase3. Layer li1 wire length = 5.48
phase3. Layer met1 wire length = 490.41
phase3. Layer met2 wire length = 3329.57
phase3. Layer met3 wire length = 2943.28
phase3. Layer met4 wire length = 990.98
phase3. Layer met5 wire length = 453.93
phase3. Total Number of Contacts = 2754
phase3. Via L1M1_PR count = 927
phase3. Via M1M2_PR count = 939
phase3. Via M2M3_PR count = 795
phase3. Via M3M4_PR count = 72
phase3. Via M4M5_PR count = 21
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  200  Alloctr  200  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  227  Alloctr  229  Proc 7099 

Congestion utilization per direction:
Average vertical track utilization   =  0.12 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  0.17 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  185  Alloctr  185  Proc    0 
[End of Global Routing] Total (MB): Used  212  Alloctr  214  Proc 7099 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -6  Alloctr   -6  Proc    0 
[End of dbOut] Total (MB): Used   56  Alloctr   57  Proc 7099 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   21  Alloctr   23  Proc 7099 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Assign Vertical partitions, iteration 0
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Number of wires with overlap after iteration 0 = 926 of 3480


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   24  Proc 7099 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Assign Vertical partitions, iteration 1
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   24  Proc 7099 

Number of wires with overlap after iteration 1 = 108 of 2632


Wire length and via report:
---------------------------
Number of li1 wires: 51                   : 0
Number of met1 wires: 1024               L1M1_PR: 949
Number of met2 wires: 966                M1M2_PR: 971
Number of met3 wires: 538                M2M3_PR: 819
Number of met4 wires: 43                 M3M4_PR: 70
Number of met5 wires: 10                 M4M5_PR: 19
Total number of wires: 2632              vias: 2828

Total li1 wire length: 12.2
Total met1 wire length: 784.2
Total met2 wire length: 3393.8
Total met3 wire length: 2822.5
Total met4 wire length: 989.9
Total met5 wire length: 453.1
Total wire length: 8455.8

Longest li1 wire length: 0.7
Longest met1 wire length: 21.2
Longest met2 wire length: 50.7
Longest met3 wire length: 42.3
Longest met4 wire length: 182.9
Longest met5 wire length: 84.6

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   20  Alloctr   22  Proc 7099 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   32  Alloctr   32  Proc    0 
[Dr init] Total (MB): Used   53  Alloctr   55  Proc 7099 
Total number of nets = 3426, of which 0 are not extracted
Total number of open nets = 3289, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Region based early termination has 2368 candidate regions.
Start DR iteration 0: uniform partition
Routed  2245/2368 Partitions, Violations =      0
Routed  2246/2368 Partitions, Violations =      0
Routed  2247/2368 Partitions, Violations =      0
Routed  2248/2368 Partitions, Violations =      0
Routed  2249/2368 Partitions, Violations =      0
Routed  2250/2368 Partitions, Violations =      0
Routed  2251/2368 Partitions, Violations =      0
Routed  2252/2368 Partitions, Violations =      0
Routed  2253/2368 Partitions, Violations =      0
Routed  2254/2368 Partitions, Violations =      0
Routed  2255/2368 Partitions, Violations =      4
Routed  2256/2368 Partitions, Violations =      4
Routed  2257/2368 Partitions, Violations =      13
Routed  2258/2368 Partitions, Violations =      13
Routed  2259/2368 Partitions, Violations =      13
Routed  2260/2368 Partitions, Violations =      13
Routed  2261/2368 Partitions, Violations =      13
Routed  2262/2368 Partitions, Violations =      13
Routed  2263/2368 Partitions, Violations =      13
Routed  2264/2368 Partitions, Violations =      13
Routed  2265/2368 Partitions, Violations =      13
Routed  2266/2368 Partitions, Violations =      13
Routed  2267/2368 Partitions, Violations =      13
Routed  2268/2368 Partitions, Violations =      13
Routed  2269/2368 Partitions, Violations =      13
Routed  2270/2368 Partitions, Violations =      13
Routed  2271/2368 Partitions, Violations =      13
Routed  2272/2368 Partitions, Violations =      13
Routed  2273/2368 Partitions, Violations =      13
Routed  2274/2368 Partitions, Violations =      13
Routed  2275/2368 Partitions, Violations =      13
Routed  2276/2368 Partitions, Violations =      12
Routed  2277/2368 Partitions, Violations =      12
Routed  2278/2368 Partitions, Violations =      13
Routed  2279/2368 Partitions, Violations =      13
Routed  2280/2368 Partitions, Violations =      13
Routed  2281/2368 Partitions, Violations =      13
Routed  2282/2368 Partitions, Violations =      17
Routed  2283/2368 Partitions, Violations =      17
Routed  2284/2368 Partitions, Violations =      17
Routed  2285/2368 Partitions, Violations =      17
Routed  2286/2368 Partitions, Violations =      17
Routed  2287/2368 Partitions, Violations =      13
Routed  2288/2368 Partitions, Violations =      13
Routed  2289/2368 Partitions, Violations =      13
Routed  2290/2368 Partitions, Violations =      13
Routed  2291/2368 Partitions, Violations =      13
Routed  2292/2368 Partitions, Violations =      22
Routed  2293/2368 Partitions, Violations =      21
Routed  2294/2368 Partitions, Violations =      21
Routed  2295/2368 Partitions, Violations =      23
Routed  2296/2368 Partitions, Violations =      23
Routed  2297/2368 Partitions, Violations =      23
Routed  2298/2368 Partitions, Violations =      23
Routed  2299/2368 Partitions, Violations =      23
Routed  2300/2368 Partitions, Violations =      23
Routed  2301/2368 Partitions, Violations =      23
Routed  2302/2368 Partitions, Violations =      23
Routed  2303/2368 Partitions, Violations =      23
Routed  2304/2368 Partitions, Violations =      23
Routed  2305/2368 Partitions, Violations =      23
Routed  2306/2368 Partitions, Violations =      25
Routed  2307/2368 Partitions, Violations =      25
Routed  2308/2368 Partitions, Violations =      26
Routed  2309/2368 Partitions, Violations =      26
Routed  2310/2368 Partitions, Violations =      30
Routed  2311/2368 Partitions, Violations =      29
Routed  2312/2368 Partitions, Violations =      29
Routed  2313/2368 Partitions, Violations =      30
Routed  2314/2368 Partitions, Violations =      31
Routed  2315/2368 Partitions, Violations =      33
Routed  2316/2368 Partitions, Violations =      33
Routed  2317/2368 Partitions, Violations =      33
Routed  2318/2368 Partitions, Violations =      29
Routed  2319/2368 Partitions, Violations =      33
Routed  2320/2368 Partitions, Violations =      33
Routed  2321/2368 Partitions, Violations =      24
Routed  2322/2368 Partitions, Violations =      24
Routed  2323/2368 Partitions, Violations =      24
Routed  2324/2368 Partitions, Violations =      24
Routed  2325/2368 Partitions, Violations =      24
Routed  2326/2368 Partitions, Violations =      26
Routed  2327/2368 Partitions, Violations =      26
Routed  2328/2368 Partitions, Violations =      26
Routed  2329/2368 Partitions, Violations =      26
Routed  2330/2368 Partitions, Violations =      26
Routed  2331/2368 Partitions, Violations =      26
Routed  2332/2368 Partitions, Violations =      26
Routed  2333/2368 Partitions, Violations =      22
Routed  2334/2368 Partitions, Violations =      26
Routed  2335/2368 Partitions, Violations =      26
Routed  2336/2368 Partitions, Violations =      27
Routed  2337/2368 Partitions, Violations =      27
Routed  2338/2368 Partitions, Violations =      26
Routed  2339/2368 Partitions, Violations =      26
Routed  2340/2368 Partitions, Violations =      26
Routed  2341/2368 Partitions, Violations =      26
Routed  2342/2368 Partitions, Violations =      26
Routed  2343/2368 Partitions, Violations =      26
Routed  2344/2368 Partitions, Violations =      26
Routed  2345/2368 Partitions, Violations =      25
Routed  2346/2368 Partitions, Violations =      25
Routed  2347/2368 Partitions, Violations =      26
Routed  2348/2368 Partitions, Violations =      25
Routed  2349/2368 Partitions, Violations =      25
Routed  2350/2368 Partitions, Violations =      25
Routed  2351/2368 Partitions, Violations =      25
Routed  2352/2368 Partitions, Violations =      34
Routed  2353/2368 Partitions, Violations =      34
Routed  2354/2368 Partitions, Violations =      35
Routed  2355/2368 Partitions, Violations =      35
Routed  2356/2368 Partitions, Violations =      35
Routed  2357/2368 Partitions, Violations =      35
Routed  2358/2368 Partitions, Violations =      35
Routed  2359/2368 Partitions, Violations =      35
Routed  2360/2368 Partitions, Violations =      35
Routed  2361/2368 Partitions, Violations =      35
Routed  2362/2368 Partitions, Violations =      35
Routed  2363/2368 Partitions, Violations =      35
Routed  2364/2368 Partitions, Violations =      35
Routed  2365/2368 Partitions, Violations =      35
Routed  2366/2368 Partitions, Violations =      35
Routed  2367/2368 Partitions, Violations =      35
Routed  2368/2368 Partitions, Violations =      35

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      35
        Diff net spacing : 30
        Less than minimum width : 3
        Same net spacing : 2

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   88  Alloctr   88  Proc    0 
[Iter 0] Total (MB): Used  109  Alloctr  111  Proc 7099 

End DR iteration 0 with 2368 parts

Start DR iteration 1: non-uniform partition
Routed  1/12 Partitions, Violations =   33
Routed  2/12 Partitions, Violations =   31
Routed  3/12 Partitions, Violations =   26
Routed  4/12 Partitions, Violations =   25
Routed  5/12 Partitions, Violations =   22
Routed  6/12 Partitions, Violations =   8
Routed  7/12 Partitions, Violations =   8
Routed  8/12 Partitions, Violations =   7
Routed  9/12 Partitions, Violations =   3
Routed  10/12 Partitions, Violations =  2
Routed  11/12 Partitions, Violations =  1
Routed  12/12 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Iter 1] Stage (MB): Used   88  Alloctr   88  Proc    0 
[Iter 1] Total (MB): Used  109  Alloctr  111  Proc 7099 

End DR iteration 1 with 12 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   21  Alloctr   23  Proc 7099 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   21  Alloctr   23  Proc 7099 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    8283 micron
Total Number of Contacts =             2763
Total Number of Wires =                1965
Total Number of PtConns =              17
Total Number of Routed Wires =       1965
Total Routed Wire Length =           8274 micron
Total Number of Routed Contacts =       2763
        Layer          li1 :          1 micron
        Layer         met1 :        616 micron
        Layer         met2 :       3486 micron
        Layer         met3 :       2771 micron
        Layer         met4 :        959 micron
        Layer         met5 :        450 micron
        Via        M4M5_PR :         19
        Via        M3M4_PR :         65
        Via        M2M3_PR :        765
        Via        M1M2_PR :        972
        Via        L1M1_PR :        935
        Via   L1M1_PR(rot) :          6
        Via      L1M1_PR_C :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2763 vias)
 
    Layer mcon       =  0.00% (0      / 942     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (942     vias)
    Layer via        =  0.00% (0      / 972     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (972     vias)
    Layer via2       =  0.00% (0      / 765     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (765     vias)
    Layer via3       =  0.00% (0      / 65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65      vias)
    Layer via4       =  0.00% (0      / 19      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2763 vias)
 
    Layer mcon       =  0.00% (0      / 942     vias)
    Layer via        =  0.00% (0      / 972     vias)
    Layer via2       =  0.00% (0      / 765     vias)
    Layer via3       =  0.00% (0      / 65      vias)
    Layer via4       =  0.00% (0      / 19      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2763 vias)
 
    Layer mcon       =  0.00% (0      / 942     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (942     vias)
    Layer via        =  0.00% (0      / 972     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (972     vias)
    Layer via2       =  0.00% (0      / 765     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (765     vias)
    Layer via3       =  0.00% (0      / 65      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (65      vias)
    Layer via4       =  0.00% (0      / 19      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (19      vias)
 

Total number of nets = 3426
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-08-27 10:56:26 / Session: 0.14 hr / Command: 0.01 hr / Memory: 1480 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2024-08-27 10:56:26 / Session: 0.14 hr / Command: 0.01 hr / Memory: 1480 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-08-27 10:56:26 / Session: 0.14 hr / Command: 0.01 hr / Memory: 1480 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3426 nets, 0 global routed, 135 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3424, routed nets = 135, across physical hierarchy nets = 0, parasitics cached nets = 3424, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Clock-opt command begin                   CPU:   922 s (  0.26 hr )  ELAPSE:   501 s (  0.14 hr )  MEM-PEAK:  1479 MB
INFO: Removed total 0 routing shapes from 3300 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:   922 s (  0.26 hr )  ELAPSE:   501 s (  0.14 hr )  MEM-PEAK:  1479 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func1.
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0036     0.0071      2   0.0472     0.0648      2
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0036     0.0071   0.0071      2   0.0472     0.0648      2        0     0.0000        9      9.194
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0036     0.0071   0.0071      2   0.0472     0.0648      2        0     0.0000        9      9.194    700471.25       3404        677        565
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0036     0.0071   0.0071      2   0.0472     0.0648      2        0        9      9.194    700471.25       3404
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt initialization complete         CPU:   930 s (  0.26 hr )  ELAPSE:   502 s (  0.14 hr )  MEM-PEAK:  1479 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
Total 0.0600 seconds to load 3402 cell instances into cellmap
Moveable cells: 3268; Application fixed cells: 134; Macro cells: 0; User fixed cells: 0
0 out of 3289 data nets is detail routed, 135 out of 135 clock nets are detail routed and total 3424 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.1144, cell height 2.7200, cell area 8.4712 for total 3402 placed and application fixed cells
Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.02         8     700471.25        9.19        3404              0.14      1479
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.02         8     700471.25        9.19        3404              0.14      1479
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 18 Iter  2         0.00        0.00      0.02         8     700471.25        9.19        3404              0.14      1479
Clock-opt optimization Phase 18 Iter  3         0.00        0.00      0.02         8     700471.25        9.19        3404              0.14      1479
Clock-opt optimization Phase 18 Iter  4         0.00        0.00      0.02         8     700471.25        9.19        3404              0.14      1479

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.02         4     700536.31        9.23        3420              0.14      1479

CCL: Total Usage Adjustment : 1
INFO: Derive row count 90 from GR congestion map (363/4)
INFO: Derive col count 159 from GR congestion map (639/4)
Convert timing mode ...
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 20 Iter  6         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter  7         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter  8         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter  9         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 10         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 11         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 12         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 13         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 14         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 15         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 16         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 17         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 18         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 19         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 20         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 21         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 22         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 23         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 24         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 25         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 26         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 27         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 28         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 29         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 30         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479
Clock-opt optimization Phase 20 Iter 31         0.00        0.00      0.02         4     700533.81        9.22        3420              0.14      1479

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.02         4     700536.31        9.22        3420              0.14      1479
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.02         4     700453.75        9.24        3409              0.14      1479
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.02         4     700316.12        9.19        3373              0.14      1479
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00261938 cumPct:    93.68 estdown: 0.00017667 cumUp:   43 numDown:  326 status= valid
Knee-Processing :  cumEst: 0.00279570 cumPct:    99.99 estdown: 0.00000034 cumUp:  107 numDown:  262 status= valid
Knee-Processing :  cumEst: 0.00279604 cumPct:   100.00 estdown: 0.00000000 cumUp: 2561 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.18295167 cumPct:    57.12 estdown: 0.13734494 cumUp:  107 numDown:  740 status= valid
Knee-Processing :  cumEst: 0.31981999 cumPct:    99.85 estdown: 0.00047706 cumUp:  319 numDown:  528 status= valid
Knee-Processing :  cumEst: 0.32029703 cumPct:   100.00 estdown: 0.00000000 cumUp: 2561 numDown:    0 status= valid
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 23 Iter  2         0.00        0.00      0.02         4     700316.12        9.19        3373              0.14      1479
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00255079 cumPct:    99.78 estdown: 0.00000572 cumUp:   64 numDown:  282 status= valid
Knee-Processing :  cumEst: 0.00255651 cumPct:   100.00 estdown: 0.00000000 cumUp: 2560 numDown:    0 status= valid

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.02         4     700318.62        9.20        3372              0.14      1479
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
bmap: stepx = stepy = 347940
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.02         4     700318.62        9.20        3372              0.14      1479
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.02         4     700318.62        9.20        3372              0.14      1479
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.02         4     700318.62        9.20        3372              0.14      1479

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.06         4     700362.44        9.21        3386              0.14      1479
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.06         4     700362.44        9.21        3386              0.14      1479
Clock-opt optimization Phase 25 Iter  3         0.00        0.00      0.06         4     700362.44        9.21        3386              0.14      1479
Clock-opt optimization Phase 25 Iter  4         0.00        0.00      0.06         4     700362.44        9.21        3386              0.14      1479

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.06         4     700369.94        9.21        3388              0.14      1479
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 73(r) x 100(c) GridCells YDim 13.6 XDim 17.397
INFO: creating 73(r) x 100(c) GridCells YDim 13.6 XDim 17.397
Total 0.0500 seconds to load 3386 cell instances into cellmap
Moveable cells: 3252; Application fixed cells: 134; Macro cells: 0; User fixed cells: 0
0 out of 3334 data nets is detail routed, 135 out of 135 clock nets are detail routed and total 3469 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.1181, cell height 2.7200, cell area 8.4813 for total 3386 placed and application fixed cells
Information: Current block utilization is '0.03060', effective utilization is '0.03064'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Snapped 3252 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 8107 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   19  Alloctr   20  Proc   16 
[End of Read DB] Total (MB): Used   27  Alloctr   29  Proc 8123 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1739.70um,989.28um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   32  Proc 8123 
Net statistics:
Total number of nets     = 3410
Number of nets to route  = 3267
143 nets are fully connected,
 of which 143 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 3267, Total Half Perimeter Wire Length (HPWL) 87413 microns
HPWL   0 ~   50 microns: Net Count     2822     Total HPWL        49543 microns
HPWL  50 ~  100 microns: Net Count      364     Total HPWL        25282 microns
HPWL 100 ~  200 microns: Net Count       70     Total HPWL         8586 microns
HPWL 200 ~  300 microns: Net Count        7     Total HPWL         1644 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        3     Total HPWL         1704 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          653 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   34  Proc 8123 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.47     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   19  Proc    0 
[End of Build Congestion Map] Total (MB): Used   51  Alloctr   53  Proc 8123 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   51  Alloctr   54  Proc 8123 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Build Data] Total (MB): Used   51  Alloctr   54  Proc 8123 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  155  Alloctr  158  Proc 8123 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  157  Alloctr  160  Proc 8123 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =  1083 Max = 5 GRCs =   764 (0.16%)
Initial. H routing: Dmd-Cap  =   749 Max = 5 (GRCs =  2) GRCs =   496 (0.21%)
Initial. V routing: Dmd-Cap  =   334 Max = 5 (GRCs =  1) GRCs =   268 (0.12%)
Initial. Both Dirs: Overflow =  1565 Max = 7 GRCs =  2269 (0.49%)
Initial. H routing: Overflow =  1029 Max = 7 (GRCs =  1) GRCs =  1334 (0.58%)
Initial. V routing: Overflow =   535 Max = 6 (GRCs =  1) GRCs =   935 (0.40%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   950 Max = 7 (GRCs =  1) GRCs =  1004 (0.43%)
Initial. met2       Overflow =   533 Max = 6 (GRCs =  1) GRCs =   933 (0.40%)
Initial. met3       Overflow =    78 Max = 2 (GRCs = 23) GRCs =   330 (0.14%)
Initial. met4       Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     1 Max =  1 GRCs =     6 (0.00%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 88427.42
Initial. Layer li1 wire length = 5.48
Initial. Layer met1 wire length = 20277.65
Initial. Layer met2 wire length = 36448.56
Initial. Layer met3 wire length = 24987.91
Initial. Layer met4 wire length = 6562.43
Initial. Layer met5 wire length = 145.39
Initial. Total Number of Contacts = 23849
Initial. Via L1M1_PR count = 9904
Initial. Via M1M2_PR count = 9912
Initial. Via M2M3_PR count = 3347
Initial. Via M3M4_PR count = 680
Initial. Via M4M5_PR count = 6
Initial. completed.

Start GR phase 1
Tue Aug 27 10:56:41 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  157  Alloctr  160  Proc 8123 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   177 Max = 4 GRCs =   141 (0.03%)
phase1. H routing: Dmd-Cap  =   103 Max = 4 (GRCs =  1) GRCs =    82 (0.04%)
phase1. V routing: Dmd-Cap  =    74 Max = 3 (GRCs =  3) GRCs =    59 (0.03%)
phase1. Both Dirs: Overflow =   407 Max = 5 GRCs =   447 (0.10%)
phase1. H routing: Overflow =   260 Max = 5 (GRCs =  1) GRCs =   329 (0.14%)
phase1. V routing: Overflow =   147 Max = 4 (GRCs =  1) GRCs =   118 (0.05%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =   255 Max = 5 (GRCs =  1) GRCs =   324 (0.14%)
phase1. met2       Overflow =   146 Max = 4 (GRCs =  1) GRCs =   117 (0.05%)
phase1. met3       Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. met4       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 91731.48
phase1. Layer li1 wire length = 5.48
phase1. Layer met1 wire length = 20845.43
phase1. Layer met2 wire length = 35156.81
phase1. Layer met3 wire length = 25725.18
phase1. Layer met4 wire length = 9544.24
phase1. Layer met5 wire length = 454.34
phase1. Total Number of Contacts = 24871
phase1. Via L1M1_PR count = 9891
phase1. Via M1M2_PR count = 10096
phase1. Via M2M3_PR count = 3634
phase1. Via M3M4_PR count = 1220
phase1. Via M4M5_PR count = 30
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  130  Alloctr  131  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  157  Alloctr  160  Proc 8123 

Congestion utilization per direction:
Average vertical track utilization   =  1.35 %
Peak    vertical track utilization   = 400.00 %
Average horizontal track utilization =  1.97 %
Peak    horizontal track utilization = 150.00 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used  115  Alloctr  116  Proc    0 
[End of Global Routing] Total (MB): Used  142  Alloctr  145  Proc 8123 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8123 
Using per-layer congestion maps for congestion reduction.
Information: 40.29% of design has horizontal routing density above target_routing_density of 0.80.
Information: 40.75% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.82 instead. (PLACE-029)
Information: Reducing cell density for 47.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.03 to 0.03. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func1 timingCorner func1
INFO: Using corner func1 for worst leakage corner
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
ORB: Nominal = 0.0986554  Design MT = 5.000000  Target = 0.5638292 (5.715 nominal)  MaxRC = 0.147602
nplLib: default vr hor dist = 3000
nplLib: default vr ver dist = 3000
nplLib: default vr buf size = 9
nplLib: default vr buf size = 3

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.cong_restruct_iterations                   :        10                  
place.coarse.congestion_expansion_direction             :        both                
place.coarse.congestion_layer_aware                     :        true                
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.increased_cell_expansion                   :        true                

Information: Activity propagation will be performed for scenario func1.
Information: Turn on parallel simulation of generator nets.
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 6 ****

Warning: a large fraction of the nets have zero toggle rate (66.1092%)

****** eLpp weights (with caps)
Number of nets: 3408, of which 3273 non-clock nets
Number of nets with 0 toggle rate: 2253
Max toggle rate = 0.2, average toggle rate = 0.011381
Max non-clock toggle rate = 0.0462036
eLpp weight range = (0, 8.73082)
*** 63 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 3408
Amt power = 0.1
Non-default weight range: (0.9, 5.77308)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func1
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 63% done.
coarse place 75% done.
coarse place 88% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.15206e+09
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 7 
Moved 2576 out of 3388 cells, ratio = 0.760331
Total displacement = 9874.736328(um)
Max displacement = 29.245199(um), core/U1784 (715.979980, 713.599976, 6) => (724.596802, 732.848389, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      1.01(um)
  0 ~  20% cells displacement <=      1.52(um)
  0 ~  30% cells displacement <=      1.99(um)
  0 ~  40% cells displacement <=      2.46(um)
  0 ~  50% cells displacement <=      2.97(um)
  0 ~  60% cells displacement <=      3.61(um)
  0 ~  70% cells displacement <=      4.40(um)
  0 ~  80% cells displacement <=      5.61(um)
  0 ~  90% cells displacement <=      7.94(um)
  0 ~ 100% cells displacement <=     29.25(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3410 nets, 0 global routed, 135 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3408, routed nets = 135, across physical hierarchy nets = 0, parasitics cached nets = 3408, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 26 Iter  2         0.00        0.00      0.06         5     700369.94        9.21        3388              0.14      1479
Clock-opt optimization Phase 26 Iter  3         0.00        0.00      0.06         5     700369.94        9.21        3388              0.14      1479
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
Total 0.0800 seconds to load 3386 cell instances into cellmap, 2576 cells are off site row
Moveable cells: 3252; Application fixed cells: 134; Macro cells: 0; User fixed cells: 0
0 out of 3334 data nets is detail routed, 135 out of 135 clock nets are detail routed and total 3469 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.1181, cell height 2.7200, cell area 8.4813 for total 3386 placed and application fixed cells
Clock-opt optimization Phase 26 Iter  4         0.00        0.00      0.06         5     700369.94        9.21        3388              0.14      1479
Number of Site types in the design = 1
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 26 Iter  5         0.00        0.00      0.06         5     700369.94        9.21        3388              0.14      1479
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 73(r) x 100(c) GridCells YDim 13.6 XDim 17.397
INFO: creating 73(r) x 100(c) GridCells YDim 13.6 XDim 17.397
Total 0.0500 seconds to load 3386 cell instances into cellmap, 2576 cells are off site row
Moveable cells: 3252; Application fixed cells: 134; Macro cells: 0; User fixed cells: 0
0 out of 3334 data nets is detail routed, 135 out of 135 clock nets are detail routed and total 3469 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.1181, cell height 2.7200, cell area 8.4813 for total 3386 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 3 total shapes.
Layer met1: cached 207 shapes out of 930 total shapes.
Layer met2: cached 0 shapes out of 1028 total shapes.
Cached 16162 vias out of 26411 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 64 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.61349e+06         3386        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3386
number of references:                64
number of site rows:                349
number of locations attempted:    70512
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3252 (22407 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.584 um ( 0.21 row height)
rms weighted cell displacement:   0.584 um ( 0.21 row height)
max cell displacement:            2.663 um ( 0.98 row height)
avg cell displacement:            0.355 um ( 0.13 row height)
avg weighted cell displacement:   0.355 um ( 0.13 row height)
number of cells moved:             2592
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/U1835 (sky130_fd_sc_hd__clkinv_1)
  Input location: (786.424,743.462)
  Legal location: (786.36,740.8)
  Displacement:   2.663 um ( 0.98 row height)
Cell: core/ZBUF_59_inst_941 (sky130_fd_sc_hd__buf_1)
  Input location: (672.864,678.333)
  Legal location: (672.74,680.96)
  Displacement:   2.630 um ( 0.97 row height)
Cell: core/HFSBUF_654_262 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (797.769,705.816)
  Legal location: (798.32,708.16)
  Displacement:   2.408 um ( 0.89 row height)
Cell: core/U276 (sky130_fd_sc_hd__clkinv_1)
  Input location: (659.91,650.718)
  Legal location: (659.86,648.32)
  Displacement:   2.399 um ( 0.88 row height)
Cell: core/U1157 (sky130_fd_sc_hd__clkinvlp_2)
  Input location: (734.948,684.006)
  Legal location: (734.84,686.4)
  Displacement:   2.396 um ( 0.88 row height)
Cell: core/U1995 (sky130_fd_sc_hd__o22ai_1)
  Input location: (603.58,672.454)
  Legal location: (603.74,670.08)
  Displacement:   2.379 um ( 0.87 row height)
Cell: core/U606 (sky130_fd_sc_hd__xor2_1)
  Input location: (731.951,618.051)
  Legal location: (732.08,615.68)
  Displacement:   2.375 um ( 0.87 row height)
Cell: core/ctmTdsLR_3_4515 (sky130_fd_sc_hd__nand2_1)
  Input location: (663.178,607.165)
  Legal location: (663.08,604.8)
  Displacement:   2.368 um ( 0.87 row height)
Cell: core/HFSBUF_562_482 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (692.413,658.839)
  Legal location: (692.52,656.48)
  Displacement:   2.362 um ( 0.87 row height)
Cell: core/U438 (sky130_fd_sc_hd__nor2_1)
  Input location: (673.988,634.299)
  Legal location: (674.12,632)
  Displacement:   2.303 um ( 0.85 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 1 
Moved 2592 out of 3388 cells, ratio = 0.765053
Total displacement = 2208.109131(um)
Max displacement = 2.895100(um), core/HFSBUF_654_262 (799.149414, 705.815491, 6) => (799.700012, 708.159973, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.23(um)
  0 ~  20% cells displacement <=      0.38(um)
  0 ~  30% cells displacement <=      0.52(um)
  0 ~  40% cells displacement <=      0.66(um)
  0 ~  50% cells displacement <=      0.80(um)
  0 ~  60% cells displacement <=      0.95(um)
  0 ~  70% cells displacement <=      1.12(um)
  0 ~  80% cells displacement <=      1.29(um)
  0 ~  90% cells displacement <=      1.49(um)
  0 ~ 100% cells displacement <=      2.90(um)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3410 nets, 0 global routed, 135 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'vsdbabysoc'. (NEX-022)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3408, routed nets = 135, across physical hierarchy nets = 0, parasitics cached nets = 3408, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
Total 0.0800 seconds to load 3386 cell instances into cellmap
Moveable cells: 3252; Application fixed cells: 134; Macro cells: 0; User fixed cells: 0
0 out of 3334 data nets is detail routed, 135 out of 135 clock nets are detail routed and total 3469 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.1181, cell height 2.7200, cell area 8.4813 for total 3386 placed and application fixed cells
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.06        32     700369.94        9.21        3388              0.15      1479

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.06        32     700369.94        9.21        3388              0.15      1479

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2024-08-27 10:56:48 / Session: 0.15 hr / Command: 0.02 hr / Memory: 1480 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.06        32     700369.94        9.21        3388              0.15      1479
Co-efficient Ratio Summary:
4.193421605244  6.578038173829  2.479639287366  7.744187640401  0.485050004511  3.179565838030  5.567214954587  2.894454387461  6.565921217863  9.017937405874  3.104670719331  9.833476624851  6.078463364085  2.744265041123  8.318161104907
9.699225026172  2.464623950153  1.382370221315  9.387184129619  3.142429400827  0.968752784210  6.613180923294  4.146578793224  7.876358918112  2.191135003696  0.963734050492  2.770185568881  3.840790464440  3.750263753169  7.663404342299
6.212201167049  7.759678473056  7.862243056806  0.402387077150  0.032845099055  0.596111517627  4.701287596892  7.205135512169  8.278351398268  1.183725090997  3.334436317642  5.837646856622  7.173134785364  9.669876699761  7.591433847087
7.632106393355  7.679078063415  9.831314288729  1.878805917928  3.230072347797  1.226270032672  7.050450694780  2.403928173631  6.139852544054  4.100210966110  1.274718498053  4.540783778063  5.624118208820  7.826814953678  4.759189918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041731505  9.554509584756  2.041067787119  3.921127567338  0.650434182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193174622  8.214400819567  3.504110105451  1.682773712888  7.173489218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322118779  1.087078168513  5.811859066269  5.826797583342  4.349339792435
0.216216918677  9.612142422230  7.311156782817  0.823519341628  0.356161280302  8.022019565653  2.603132785844  5.024802551363  1.359359521353  5.407563351201  2.804123386916  1.235347177200  0.417000713533  1.833839165081  6.448503237188
4.848373112808  2.936801055746  8.671494124938  4.212305516610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216838770  1.551199898395  2.370545327625  0.754925430179  1.961488111696  2.781359841418
3.355375155910  9.437909893315  9.136702642258  9.020209408464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524484361  3.309910010124  7.422741837353  1.902169924529  5.623465759547  7.269310308696
3.367403103030  7.093641515400  7.411336156174  6.944246176650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730747963  9.287277696894  7.510454329755  0.000695317956  5.833742056721  4.754534589445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064638237  0.221226850958  4.099662945492  9.406901096875  2.789922161318  0.723241714657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967686224  3.056717963151  7.947195378284  5.095137959611  1.512341470128  7.396846720513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622711098  4.385364962350  9.999761959148  7.347087763210  6.393266767907  8.063326883131  4.288630096901  5.887959935507  2.343866422627  0.037382105045  0.494734240392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834962614  2.538674547721  6.622940770247  4.022722251365  6.796687802757  0.618516611981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994089711  1.549020507084  9.214488443760  4.051929509534  5.907646719704  1.709566291590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567354196  0.705451164640  6.012888917343  3.718510993956  2.708373361785  2.772683494677  2.637652037966  9.502733695644  6.656590909097  9.409752058072  6.136947313139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527331115  6.782104903657  9.111654928366  1.286921602201  9.569241960313  2.585898702480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055036167149  4.124225342412  5.386646893412  7.270440130810  7.178419260747  1.109939051474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893605213670  2.642545823202  9.278490880597  1.495445546745  7.734004017127  4.721475181592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515705041133  6.156476515606  6.946686416606  5.921315280218  9.647349089440  1.463886653161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901796050587  4.310467901275  3.956379843635  1.607140196408  5.274487534112  3.831865760490

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       33      9.213
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       33      9.213    700369.94       3388        677        542
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0       33      9.213    700369.94       3388

Clock-opt command complete                CPU:   991 s (  0.28 hr )  ELAPSE:   523 s (  0.15 hr )  MEM-PEAK:  1479 MB
Clock-opt command statistics  CPU=69 sec (0.02 hr) ELAPSED=22 sec (0.01 hr) MEM-PEAK=1.444 GB
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Global-route-opt command begin                   CPU:   992 s (  0.28 hr )  ELAPSE:   523 s (  0.15 hr )  MEM-PEAK:  1479 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Info: update em.

Global-route-opt timing update complete          CPU:   992 s (  0.28 hr )  ELAPSE:   523 s (  0.15 hr )  MEM-PEAK:  1479 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       33      9.213
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000       33      9.213    700369.94       3388        677        542
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0       33      9.213    700369.94       3388
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Global-route-opt initialization complete         CPU:   996 s (  0.28 hr )  ELAPSE:   524 s (  0.15 hr )  MEM-PEAK:  1479 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
Total 0.0600 seconds to load 3386 cell instances into cellmap
Moveable cells: 3252; Application fixed cells: 134; Macro cells: 0; User fixed cells: 0
0 out of 3273 data nets is detail routed, 135 out of 135 clock nets are detail routed and total 3408 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.1181, cell height 2.7200, cell area 8.4813 for total 3386 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Global-route-opt optimization Phase 1 Iter  1          0.00        0.00      0.00       226     700369.94        9.21        3388              0.15      1479
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
[icc2-lic Tue Aug 27 10:56:49 2024] Command 'route_global' requires licenses
[icc2-lic Tue Aug 27 10:56:49 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:56:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:56:49 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:56:49 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:56:49 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:49 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:56:49 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:56:49 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:56:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:56:49 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:56:49 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:56:49 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:49 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:56:49 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:56:49 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:56:49 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 7595 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.export_soft_congestion_maps                      :        true                
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   19  Alloctr   20  Proc   16 
[End of Read DB] Total (MB): Used   27  Alloctr   29  Proc 7611 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1739.70um,989.28um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 7611 
Net statistics:
Total number of nets     = 3410
Number of nets to route  = 3289
16 nets are partially connected,
 of which 16 are detail routed and 0 are global routed.
121 nets are fully connected,
 of which 121 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 3289, Total Half Perimeter Wire Length (HPWL) 87270 microns
HPWL   0 ~   50 microns: Net Count     2823     Total HPWL        47893 microns
HPWL  50 ~  100 microns: Net Count      381     Total HPWL        26382 microns
HPWL 100 ~  200 microns: Net Count       74     Total HPWL         8987 microns
HPWL 200 ~  300 microns: Net Count        7     Total HPWL         1640 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        3     Total HPWL         1713 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          655 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   35  Proc 7611 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.46     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   19  Proc    0 
[End of Build Congestion Map] Total (MB): Used   52  Alloctr   54  Proc 7611 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   52  Alloctr   54  Proc 7611 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   25  Proc    0 
[End of Build Data] Total (MB): Used   52  Alloctr   54  Proc 7611 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  228  Alloctr  230  Proc 7611 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  230  Alloctr  232  Proc 7611 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   706 Max = 5 GRCs =   542 (0.12%)
Initial. H routing: Dmd-Cap  =   485 Max = 5 (GRCs =  2) GRCs =   351 (0.15%)
Initial. V routing: Dmd-Cap  =   221 Max = 5 (GRCs =  1) GRCs =   191 (0.08%)
Initial. Both Dirs: Overflow =  1127 Max = 6 GRCs =  1966 (0.42%)
Initial. H routing: Overflow =   744 Max = 6 (GRCs =  1) GRCs =  1106 (0.48%)
Initial. V routing: Overflow =   382 Max = 5 (GRCs =  2) GRCs =   860 (0.37%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   692 Max = 6 (GRCs =  1) GRCs =   846 (0.36%)
Initial. met2       Overflow =   381 Max = 5 (GRCs =  2) GRCs =   859 (0.37%)
Initial. met3       Overflow =    52 Max = 2 (GRCs = 11) GRCs =   260 (0.11%)
Initial. met4       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     1 Max =  1 GRCs =     6 (0.00%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 86609.93
Initial. Layer li1 wire length = 5.48
Initial. Layer met1 wire length = 19172.94
Initial. Layer met2 wire length = 36808.15
Initial. Layer met3 wire length = 24879.46
Initial. Layer met4 wire length = 5649.92
Initial. Layer met5 wire length = 93.99
Initial. Total Number of Contacts = 23606
Initial. Via L1M1_PR count = 10036
Initial. Via M1M2_PR count = 9923
Initial. Via M2M3_PR count = 3094
Initial. Via M3M4_PR count = 549
Initial. Via M4M5_PR count = 4
Initial. completed.

Start GR phase 1
Tue Aug 27 10:56:51 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  230  Alloctr  233  Proc 7611 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =   606 Max = 6 GRCs =   467 (0.10%)
phase1. H routing: Dmd-Cap  =   481 Max = 6 (GRCs =   1) GRCs =   348 (0.15%)
phase1. V routing: Dmd-Cap  =   125 Max = 3 (GRCs =   2) GRCs =   119 (0.05%)
phase1. Both Dirs: Overflow =   727 Max = 7 GRCs =  1242 (0.27%)
phase1. H routing: Overflow =   641 Max = 7 (GRCs =   1) GRCs =   883 (0.38%)
phase1. V routing: Overflow =    85 Max = 4 (GRCs =   1) GRCs =   359 (0.15%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. met1       Overflow =   633 Max = 7 (GRCs =   1) GRCs =   731 (0.32%)
phase1. met2       Overflow =    84 Max = 4 (GRCs =   1) GRCs =   358 (0.15%)
phase1. met3       Overflow =     8 Max = 1 (GRCs = 152) GRCs =   152 (0.07%)
phase1. met4       Overflow =     1 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     1 Max =  1 GRCs =     6 (0.00%)
phase1. H routing: Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     1 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 89005.19
phase1. Layer li1 wire length = 5.48
phase1. Layer met1 wire length = 19349.87
phase1. Layer met2 wire length = 35172.15
phase1. Layer met3 wire length = 25550.11
phase1. Layer met4 wire length = 8556.32
phase1. Layer met5 wire length = 371.27
phase1. Total Number of Contacts = 24497
phase1. Via L1M1_PR count = 10019
phase1. Via M1M2_PR count = 10074
phase1. Via M2M3_PR count = 3385
phase1. Via M3M4_PR count = 997
phase1. Via M4M5_PR count = 22
phase1. completed.

Start GR phase 2
Tue Aug 27 10:56:52 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  230  Alloctr  233  Proc 7611 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    44 Max = 3 GRCs =    40 (0.01%)
phase2. H routing: Dmd-Cap  =    18 Max = 3 (GRCs =  1) GRCs =    15 (0.01%)
phase2. V routing: Dmd-Cap  =    26 Max = 2 (GRCs =  1) GRCs =    25 (0.01%)
phase2. Both Dirs: Overflow =   118 Max = 3 GRCs =   176 (0.04%)
phase2. H routing: Overflow =    59 Max = 3 (GRCs =  2) GRCs =   123 (0.05%)
phase2. V routing: Overflow =    59 Max = 2 (GRCs =  6) GRCs =    53 (0.02%)
phase2. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =    59 Max = 3 (GRCs =  2) GRCs =   123 (0.05%)
phase2. met2       Overflow =    58 Max = 2 (GRCs =  6) GRCs =    52 (0.02%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 90767.80
phase2. Layer li1 wire length = 5.48
phase2. Layer met1 wire length = 18985.56
phase2. Layer met2 wire length = 35314.28
phase2. Layer met3 wire length = 26391.65
phase2. Layer met4 wire length = 9599.19
phase2. Layer met5 wire length = 471.65
phase2. Total Number of Contacts = 24997
phase2. Via L1M1_PR count = 10015
phase2. Via M1M2_PR count = 10151
phase2. Via M2M3_PR count = 3617
phase2. Via M3M4_PR count = 1182
phase2. Via M4M5_PR count = 32
phase2. completed.

Start GR phase 3
Tue Aug 27 10:56:53 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  230  Alloctr  233  Proc 7611 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    26 Max = 3 GRCs =    23 (0.00%)
phase3. H routing: Dmd-Cap  =    15 Max = 3 (GRCs =  1) GRCs =    13 (0.01%)
phase3. V routing: Dmd-Cap  =    11 Max = 2 (GRCs =  1) GRCs =    10 (0.00%)
phase3. Both Dirs: Overflow =    79 Max = 3 GRCs =   132 (0.03%)
phase3. H routing: Overflow =    55 Max = 3 (GRCs =  2) GRCs =   110 (0.05%)
phase3. V routing: Overflow =    24 Max = 2 (GRCs =  2) GRCs =    22 (0.01%)
phase3. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =    55 Max = 3 (GRCs =  2) GRCs =   110 (0.05%)
phase3. met2       Overflow =    23 Max = 2 (GRCs =  2) GRCs =    21 (0.01%)
phase3. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 91033.46
phase3. Layer li1 wire length = 5.48
phase3. Layer met1 wire length = 19082.60
phase3. Layer met2 wire length = 35352.66
phase3. Layer met3 wire length = 26475.10
phase3. Layer met4 wire length = 9645.97
phase3. Layer met5 wire length = 471.65
phase3. Total Number of Contacts = 25034
phase3. Via L1M1_PR count = 10015
phase3. Via M1M2_PR count = 10153
phase3. Via M2M3_PR count = 3641
phase3. Via M3M4_PR count = 1193
phase3. Via M4M5_PR count = 32
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  202  Alloctr  203  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  230  Alloctr  233  Proc 7611 

Congestion utilization per direction:
Average vertical track utilization   =  1.35 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  1.96 %
Peak    horizontal track utilization = 160.00 %

[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used  187  Alloctr  188  Proc    0 
[End of Global Routing] Total (MB): Used  215  Alloctr  218  Proc 7611 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7611 
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3410 nets, 3289 global routed, 119 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3408, routed nets = 3408, across physical hierarchy nets = 0, parasitics cached nets = 3408, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1623     0.4821      6   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1623     0.4821   0.4821      6   0.0000     0.0000      0        3     0.6775      166      9.213
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1623     0.4821   0.4821      6   0.0000     0.0000      0        3     0.6775      166      9.213    700369.94       3388        677        542
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.1623     0.4821   0.4821      6   0.0000     0.0000      0        3      166      9.213    700369.94       3388

Global-route-opt Global-routing complete         CPU:  1003 s (  0.28 hr )  ELAPSE:   529 s (  0.15 hr )  MEM-PEAK:  1479 MB

Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func1 (Mode func1 Corner func1)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.46     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 7: startup 
rtapi Thread-server 2: startup 
Mgr Thread-server 7: Ctor 
rtapi Thread-server 0: startup 
rtapi Thread-server 4: startup 
rtapi Thread-server 1: startup 
rtapi Thread-server 6: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 3: startup 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 4: Ctor 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 3: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 3 Iter  1          0.69        0.69      0.00      1237     700369.94        9.21        3388              0.15      1479

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 4 Iter  1          0.69        0.69      0.00      1237     700369.94        9.21        3388              0.15      1479
Global-route-opt optimization Phase 4 Iter  2          0.69        0.69      0.00      1237     700369.94        9.21        3388              0.15      1479
Global-route-opt optimization Phase 4 Iter  3          0.69        0.69      0.00       587     700960.50        9.43        3388              0.15      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 4 Iter  4          0.69        0.69      0.00       587     700960.50        9.43        3388              0.15      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 4 Iter  5          0.69        0.69      0.00       587     700960.50        9.43        3388              0.15      1479
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 4 Iter  6          0.69        0.69      0.00       587     700960.50        9.43        3388              0.15      1479

Global-route-opt optimization Phase 5 Iter  1          0.69        0.69      0.00       537     700960.50        9.43        3534              0.15      1479
Global-route-opt optimization Phase 5 Iter  2          0.69        0.69      0.00       537     700976.75        9.43        3534              0.15      1479
Global-route-opt optimization Phase 5 Iter  3          0.69        0.69      0.00       537     700976.75        9.43        3534              0.15      1479
Global-route-opt optimization Phase 5 Iter  4          0.69        0.69      0.00       537     700976.75        9.43        3534              0.15      1479
Global-route-opt optimization Phase 5 Iter  5          0.69        0.69      0.00       537     700976.75        9.43        3534              0.15      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 5 Iter  6          0.69        0.69      0.00       537     700976.75        9.43        3534              0.15      1479
Global-route-opt optimization Phase 5 Iter  7          0.69        0.69      0.00       537     700976.75        9.43        3534              0.15      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 5 Iter  8          0.69        0.69      0.00       537     700976.75        9.43        3534              0.15      1479

Global-route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00       537     700976.75        9.43        3534              0.15      1479
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func1        (Mode: func1; Corner: func1)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8

ICG reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4


register reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputisolatch_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_4

Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Clock: clk (mode func1); Net Type: sink;     Rule: default rule; Min Layer: None; Max Layer: None (use all available layers)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.127731, elapsed 0.047786, speed up 2.672979.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 32, DR 1987), data (VR 0, GR 17561, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 2343 total shapes.
Layer met1: cached 207 shapes out of 6256 total shapes.
Layer met2: cached 0 shapes out of 7849 total shapes.
Cached 16162 vias out of 52375 total vias.
Number of Site types in the design = 1
Total power = 4.532360, Leakage = 0.000009, Internal = 3.223787, Switching = 1.308564

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.072685, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.003247, TNHS = 0.000000, NHVP = 0

    Scenario func1  WNS = 0.072685, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = 0.003247, TNHS = 0.000000, NHVP = 0
    Scenario func1
       Path Group clk  WNS = 0.072685, TNS = 0.000000, NVP = 0
    Scenario func1
       Path Group clk  WNHS = 0.003247, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.073, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.003, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 681.90 (134), Clock std Cell Area (count) = 1177.93 (135), Flop Area (count) = 14358.77 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.532360, Leakage = 0.000009, Internal = 3.223787, Switching = 1.308564

CCD: Before drc optimization
    Clock clk, NetsWithDRC = 6, worst Tran/Cap cost = 0.0000/0.0041, total Tran/Cap cost = 0.0000/0.0101, Scenario func1

|1, 1||4, 4|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          9
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          4
        # Failed main graph committ          =          0
        # Successful main graph commit      =          5
        # Subgraph evaluation success rate in percent =     0.5556
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          4

        # Number of cells sized                =          1
        # Number of cells added                =          4
        # Number of cells removed                =          0
        # Accepted      buffering moves =        4
        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.7609
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     5.0797
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9271
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     1.7361
        # The rest of flow speed up       =     1.6577

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.013835, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.003247, TNHS = 0.000000, NHVP = 0

    Scenario func1  WNS = 0.013835, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = 0.003247, TNHS = 0.000000, NHVP = 0
    Scenario func1
       Path Group clk  WNS = 0.013835, TNS = 0.000000, NVP = 0
    Scenario func1
       Path Group clk  WNHS = 0.003247, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.014, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.003, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 708.18 (138), Clock std Cell Area (count) = 1204.21 (139), Flop Area (count) = 14358.77 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.552451, Leakage = 0.000009, Internal = 3.240716, Switching = 1.311726
    Clock clk, NetsWithDRC = 2, worst Tran/Cap cost = 0.0000/0.0041, total Tran/Cap cost = 0.0000/0.0042, Scenario func1


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9952

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.013835, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.003247, TNHS = 0.000000, NHVP = 0

    Scenario func1  WNS = 0.013835, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = 0.003247, TNHS = 0.000000, NHVP = 0
    Scenario func1
       Path Group clk  WNS = 0.013835, TNS = 0.000000, NVP = 0
    Scenario func1
       Path Group clk  WNHS = 0.003247, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.014, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.003, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 708.18 (138), Clock std Cell Area (count) = 1204.21 (139), Flop Area (count) = 14358.77 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.552451, Leakage = 0.000009, Internal = 3.240716, Switching = 1.311726
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 2.618035, elapsed 0.995223, speed up 2.630601.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Global-route-opt optimization Phase 8 Iter  2          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Global-route-opt optimization Phase 8 Iter  3          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Global-route-opt optimization Phase 8 Iter  4          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Global-route-opt optimization Phase 8 Iter  5          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Global-route-opt optimization Phase 8 Iter  6          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Global-route-opt optimization Phase 8 Iter  7          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Global-route-opt optimization Phase 8 Iter  8          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Global-route-opt optimization Phase 8 Iter  9          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Global-route-opt optimization Phase 8 Iter 10          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 8 Iter 11          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Global-route-opt optimization Phase 8 Iter 12          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 8 Iter 13          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 8 Iter 14          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 8 Iter 15          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479

Global-route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Global-route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479

Global-route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00       537     701003.00        9.45        3538              0.15      1479
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func1        (Mode: func1; Corner: func1)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00kOhm
   Capacitance : 1.00pF
   Power       : 1.00nW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__buf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkbuf_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s15_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s18_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s25_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkdlybuf4s50_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd1_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd2_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlygate4sd3_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s2s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s4s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlymetal6s6s_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probe_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__probec_p_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkbufkapwr_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__bufinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__clkinvlp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_12
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_6
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__inv_8
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_16
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_clkinvkapwr_8

ICG reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlclkp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdlclkp_4


register reference list:
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtn_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__dlxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__edfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__lpflow_inputisolatch_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbn_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfbbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtn_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfrtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfsbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfstp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sdfxtp_4
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxbp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_1
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_2
   sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__sedfxtp_4

Information: 'func1' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Clock: clk (mode func1); Net Type: sink;     Rule: default rule; Min Layer: None; Max Layer: None (use all available layers)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.068643, elapsed 0.049530, speed up 1.385887.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 8 threads
CTSSC route status detected: clock (VR 0, GR 52, DR 1991), data (VR 0, GR 17561, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 4.552451, Leakage = 0.000009, Internal = 3.240716, Switching = 1.311726

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.013835, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.003247, TNHS = 0.000000, NHVP = 0

    Scenario func1  WNS = 0.013835, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = 0.003247, TNHS = 0.000000, NHVP = 0
    Scenario func1
       Path Group clk  WNS = 0.013835, TNS = 0.000000, NVP = 0
    Scenario func1
       Path Group clk  WNHS = 0.003247, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.014, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.003, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 708.18 (138), Clock std Cell Area (count) = 1204.21 (139), Flop Area (count) = 14358.77 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.552451, Leakage = 0.000009, Internal = 3.240716, Switching = 1.311726
93,93|93,93|93,93|90,90|73,73|62,62|54,54|40,40|27,27|22,22|15,15|12,12|7,7|5,5|5,5|3,3|4,4|1,1|1,1|1,1|1,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        703
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =        703
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =        703
        # Number of cells added                =          0
        # Number of cells removed                =          0
        # Accepted         sizing moves =      651
        # Accepted         sizing moves =       52

        # Total CPU time                  = 00h:00m:12s
        # Total elapsed time              = 00h:00m:02s
        # Flow total speed up             =     4.7996
        # Commit CPU time                 = 00h:00m:05s
        # Commit elapsed time             = 00h:00m:01s
        # Commit speed up                 =     4.5279
        # Generator CPU time              = 00h:00m:01s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     3.2801
        # Filter CPU time                 = 00h:00m:01s
        # Filter elapsed time             = 00h:00m:00s
        # Filter speed up                 =     5.1740
        # Sg CPU time                     = 00h:00m:04s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     6.3051
        # The rest of flow speed up       =     5.0499

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.097698, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.001739, TNHS = -0.001739, NHVP = 1

    Scenario func1  WNS = 0.097698, TNS = 0.000000, NVP = 0
    Scenario func1  WNHS = -0.001739, TNHS = -0.001739, NHVP = 1
    Scenario func1
       Path Group clk  WNS = 0.097698, TNS = 0.000000, NVP = 0
    Scenario func1
       Path Group clk  WNHS = -0.001739, TNHS = -0.001739, NHVP = 1
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.098, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.002, TNHS = -0.002, NHVP = 1, UNWEIGHTED_TNHS = -0.002, R2R(wns=nan, tns=0.000000, nvp=0)
CCD-QoR: Area: Clock Repeater Area (count) = 586.81 (138), Clock std Cell Area (count) = 1082.84 (139), Flop Area (count) = 15954.05 (676), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 4.278947, Leakage = 0.000009, Internal = 2.978386, Switching = 1.300552
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 13.931020, elapsed 3.121558, speed up 4.462842.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00       537     702476.94        9.50        3538              0.15      1479
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00       537     702480.69        9.50        3538              0.15      1479
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.19524883 cumPct:    53.55 estdown: 0.16938168 cumUp:  119 numDown:  874 status= valid
Knee-Processing :  cumEst: 0.36421824 cumPct:    99.89 estdown: 0.00041282 cumUp:  392 numDown:  601 status= valid
Knee-Processing :  cumEst: 0.36463106 cumPct:   100.00 estdown: 0.00000000 cumUp: 2722 numDown:    0 status= valid
Global-route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00       537     702140.38        9.36        3538              0.15      1479
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00222984 cumPct:    96.44 estdown: 0.00008239 cumUp:   40 numDown:  294 status= valid
Knee-Processing :  cumEst: 0.00231189 cumPct:    99.99 estdown: 0.00000034 cumUp:   74 numDown:  260 status= valid
Knee-Processing :  cumEst: 0.00231223 cumPct:   100.00 estdown: 0.00000000 cumUp: 2639 numDown:    0 status= valid

Global-route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00       537     702137.88        9.37        3455              0.15      1479
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00       537     702137.88        9.37        3455              0.15      1479
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)

Global-route-opt optimization Phase 15 Iter  1         0.00        0.00      0.00       537     702147.88        9.37        3460              0.15      1479

Global-route-opt optimization Phase 16 Iter  1         0.00        0.00      0.00       537     702147.88        9.37        3460              0.15      1479
Global-route-opt optimization Phase 16 Iter  2         0.00        0.00      0.00       537     702124.12        9.35        3460              0.15      1479


Global-route-opt route preserve complete         CPU:  1064 s (  0.30 hr )  ELAPSE:   548 s (  0.15 hr )  MEM-PEAK:  1479 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Tue Aug 27 10:57:13 2024] Command 'legalize_placement' requires licenses
[icc2-lic Tue Aug 27 10:57:13 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:57:13 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:13 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:13 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:57:13 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:13 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:13 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:57:13 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:13 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:13 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:13 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:13 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:57:13 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:13 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:13 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:57:13 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:13 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:13 2024] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 2787 total shapes.
Layer met1: cached 207 shapes out of 6473 total shapes.
Layer met2: cached 0 shapes out of 8108 total shapes.
Cached 16162 vias out of 53257 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 59 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.61349e+06         3453        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3453
number of references:                59
number of site rows:                349
number of locations attempted:    67258
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3315 (23885 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.260 um ( 0.10 row height)
rms weighted cell displacement:   0.260 um ( 0.10 row height)
max cell displacement:            3.050 um ( 1.12 row height)
avg cell displacement:            0.067 um ( 0.02 row height)
avg weighted cell displacement:   0.067 um ( 0.02 row height)
number of cells moved:              397
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/gre_a_BUF_2641_inst_4944 (sky130_fd_sc_hd__buf_1)
  Input location: (781.76,697.28)
  Legal location: (780.38,700)
  Displacement:   3.050 um ( 1.12 row height)
Cell: core/gre_mt_inst_4647 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (745.88,642.88)
  Legal location: (744.5,640.16)
  Displacement:   3.050 um ( 1.12 row height)
Cell: core/gre_mt_inst_4624 (sky130_fd_sc_hd__buf_1)
  Input location: (742.66,645.6)
  Legal location: (741.74,648.32)
  Displacement:   2.871 um ( 1.06 row height)
Cell: core/gre_mt_inst_4612 (sky130_fd_sc_hd__buf_1)
  Input location: (796.48,705.44)
  Legal location: (797.4,708.16)
  Displacement:   2.871 um ( 1.06 row height)
Cell: core/gre_a_BUF_2477_inst_4943 (sky130_fd_sc_hd__buf_1)
  Input location: (781.76,697.28)
  Legal location: (781.3,694.56)
  Displacement:   2.759 um ( 1.01 row height)
Cell: core/gre_mt_inst_4597 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (638.7,702.72)
  Legal location: (638.24,700)
  Displacement:   2.759 um ( 1.01 row height)
Cell: core/gre_mt_inst_4622 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (672.74,724.48)
  Legal location: (672.28,727.2)
  Displacement:   2.759 um ( 1.01 row height)
Cell: core/gre_a_BUF_2950_inst_4940 (sky130_fd_sc_hd__buf_1)
  Input location: (787.74,691.84)
  Legal location: (787.28,694.56)
  Displacement:   2.759 um ( 1.01 row height)
Cell: core/gre_a_BUF_2693_inst_4939 (sky130_fd_sc_hd__buf_1)
  Input location: (681.48,637.44)
  Legal location: (681.94,640.16)
  Displacement:   2.759 um ( 1.01 row height)
Cell: core/gre_h_inst_4959 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (679.18,623.84)
  Legal location: (679.64,621.12)
  Displacement:   2.759 um ( 1.01 row height)

Legalization succeeded.
Total Legalizer CPU: 1.392
Total Legalizer Wall Time: 1.393
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  1065 s (  0.30 hr )  ELAPSE:   550 s (  0.15 hr )  MEM-PEAK:  1479 MB
rtapi Thread-server 4: shutdown 
Mgr Thread-server 4: Dtor 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 1: shutdown 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 3: Dtor 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 5: shutdown 
Mgr Thread-server 1: Dtor 
rtapi Thread-server 6: shutdown 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 6: Dtor 

No. startProblems      =  2384 

No. doRoutes           =     1 
No. doUnroutes         =     1 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     1 
No. undoUnroutes       =     1 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: Extraction observers are detached as design net change threshold is reached.
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: Extraction observers are detached as design net change threshold is reached.
INFO: Running refresh_via_ladders
[icc2-lic Tue Aug 27 10:57:16 2024] Command 'route_global' requires licenses
[icc2-lic Tue Aug 27 10:57:16 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:57:16 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:16 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:16 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:57:16 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:16 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:16 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:57:16 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:16 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:16 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:16 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:16 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:57:16 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:16 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:16 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:57:16 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:16 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:16 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr   10  Proc 7595 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.export_soft_congestion_maps                      :        true                
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   23  Proc   16 
[End of Read DB] Total (MB): Used   29  Alloctr   33  Proc 7611 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1739.70um,989.28um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   33  Alloctr   37  Proc 7611 
Net statistics:
Total number of nets     = 3477
Number of nets to route  = 3431
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
3284 nets are fully connected,
 of which 46 are detail routed and 3143 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1961, Total Half Perimeter Wire Length (HPWL) 61433 microns
HPWL   0 ~   50 microns: Net Count     1594     Total HPWL        29311 microns
HPWL  50 ~  100 microns: Net Count      308     Total HPWL        21844 microns
HPWL 100 ~  200 microns: Net Count       54     Total HPWL         7038 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        1     Total HPWL          312 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        1     Total HPWL          544 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        1     Total HPWL          752 microns
HPWL 800 ~  900 microns: Net Count        2     Total HPWL         1632 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   39  Proc 7611 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.46     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   58  Proc 7611 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   58  Proc 7611 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   58  Proc 7611 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  229  Alloctr  234  Proc 7611 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:02 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:02 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  230  Alloctr  235  Proc 7611 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   142 Max = 3 GRCs =   127 (0.03%)
Initial. H routing: Dmd-Cap  =   103 Max = 3 (GRCs =  2) GRCs =    93 (0.04%)
Initial. V routing: Dmd-Cap  =    39 Max = 3 (GRCs =  1) GRCs =    34 (0.01%)
Initial. Both Dirs: Overflow =   482 Max = 3 GRCs =   563 (0.12%)
Initial. H routing: Overflow =   367 Max = 3 (GRCs =  5) GRCs =   459 (0.20%)
Initial. V routing: Overflow =   115 Max = 2 (GRCs = 11) GRCs =   104 (0.04%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   330 Max = 3 (GRCs =  5) GRCs =   423 (0.18%)
Initial. met2       Overflow =   111 Max = 2 (GRCs = 10) GRCs =   101 (0.04%)
Initial. met3       Overflow =    37 Max = 2 (GRCs =  1) GRCs =    36 (0.02%)
Initial. met4       Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 91679.18
Initial. Layer li1 wire length = 5.48
Initial. Layer met1 wire length = 19169.33
Initial. Layer met2 wire length = 35952.46
Initial. Layer met3 wire length = 26570.53
Initial. Layer met4 wire length = 9506.84
Initial. Layer met5 wire length = 474.54
Initial. Total Number of Contacts = 26000
Initial. Via L1M1_PR count = 10250
Initial. Via M1M2_PR count = 10522
Initial. Via M2M3_PR count = 3986
Initial. Via M3M4_PR count = 1208
Initial. Via M4M5_PR count = 34
Initial. completed.

Start GR phase 1
Tue Aug 27 10:57:20 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  230  Alloctr  235  Proc 7611 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    50 Max = 3 GRCs =    44 (0.01%)
phase1. H routing: Dmd-Cap  =    30 Max = 3 (GRCs =  1) GRCs =    26 (0.01%)
phase1. V routing: Dmd-Cap  =    20 Max = 2 (GRCs =  2) GRCs =    18 (0.01%)
phase1. Both Dirs: Overflow =   145 Max = 3 GRCs =   229 (0.05%)
phase1. H routing: Overflow =   109 Max = 3 (GRCs =  2) GRCs =   196 (0.08%)
phase1. V routing: Overflow =    36 Max = 2 (GRCs =  3) GRCs =    33 (0.01%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =   108 Max = 3 (GRCs =  2) GRCs =   195 (0.08%)
phase1. met2       Overflow =    34 Max = 2 (GRCs =  3) GRCs =    31 (0.01%)
phase1. met3       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. met4       Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 91670.82
phase1. Layer li1 wire length = 5.48
phase1. Layer met1 wire length = 18816.89
phase1. Layer met2 wire length = 36096.45
phase1. Layer met3 wire length = 26810.45
phase1. Layer met4 wire length = 9449.43
phase1. Layer met5 wire length = 492.13
phase1. Total Number of Contacts = 26048
phase1. Via L1M1_PR count = 10249
phase1. Via M1M2_PR count = 10521
phase1. Via M2M3_PR count = 4031
phase1. Via M3M4_PR count = 1211
phase1. Via M4M5_PR count = 36
phase1. completed.

Start GR phase 2
Tue Aug 27 10:57:21 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  230  Alloctr  235  Proc 7611 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    42 Max = 3 GRCs =    39 (0.01%)
phase2. H routing: Dmd-Cap  =    29 Max = 3 (GRCs =  1) GRCs =    26 (0.01%)
phase2. V routing: Dmd-Cap  =    13 Max = 1 (GRCs = 13) GRCs =    13 (0.01%)
phase2. Both Dirs: Overflow =   115 Max = 3 GRCs =   195 (0.04%)
phase2. H routing: Overflow =    92 Max = 3 (GRCs =  2) GRCs =   172 (0.07%)
phase2. V routing: Overflow =    23 Max = 1 (GRCs = 23) GRCs =    23 (0.01%)
phase2. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =    92 Max = 3 (GRCs =  2) GRCs =   172 (0.07%)
phase2. met2       Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.01%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 92011.48
phase2. Layer li1 wire length = 5.48
phase2. Layer met1 wire length = 18808.81
phase2. Layer met2 wire length = 36126.43
phase2. Layer met3 wire length = 27021.30
phase2. Layer met4 wire length = 9550.05
phase2. Layer met5 wire length = 499.42
phase2. Total Number of Contacts = 26121
phase2. Via L1M1_PR count = 10250
phase2. Via M1M2_PR count = 10538
phase2. Via M2M3_PR count = 4060
phase2. Via M3M4_PR count = 1235
phase2. Via M4M5_PR count = 38
phase2. completed.

Start GR phase 3
Tue Aug 27 10:57:22 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  230  Alloctr  235  Proc 7611 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    44 Max = 2 GRCs =    41 (0.01%)
phase3. H routing: Dmd-Cap  =    32 Max = 2 (GRCs =  3) GRCs =    29 (0.01%)
phase3. V routing: Dmd-Cap  =    12 Max = 1 (GRCs = 12) GRCs =    12 (0.01%)
phase3. Both Dirs: Overflow =   110 Max = 3 GRCs =   186 (0.04%)
phase3. H routing: Overflow =    89 Max = 3 (GRCs =  1) GRCs =   165 (0.07%)
phase3. V routing: Overflow =    21 Max = 1 (GRCs = 21) GRCs =    21 (0.01%)
phase3. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =    89 Max = 3 (GRCs =  1) GRCs =   165 (0.07%)
phase3. met2       Overflow =    20 Max = 1 (GRCs = 20) GRCs =    20 (0.01%)
phase3. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 92133.69
phase3. Layer li1 wire length = 5.48
phase3. Layer met1 wire length = 18808.34
phase3. Layer met2 wire length = 36167.78
phase3. Layer met3 wire length = 27059.54
phase3. Layer met4 wire length = 9576.82
phase3. Layer met5 wire length = 515.74
phase3. Total Number of Contacts = 26155
phase3. Via L1M1_PR count = 10250
phase3. Via M1M2_PR count = 10549
phase3. Via M2M3_PR count = 4074
phase3. Via M3M4_PR count = 1242
phase3. Via M4M5_PR count = 40
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  200  Alloctr  201  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  230  Alloctr  235  Proc 7611 

Congestion utilization per direction:
Average vertical track utilization   =  1.38 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  1.97 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used  185  Alloctr  186  Proc    0 
[End of Global Routing] Total (MB): Used  215  Alloctr  220  Proc 7611 
Updating the database ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -29  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   39  Proc 7611 

Global-route-opt Incremental Global-routing complete  CPU:  1076 s (  0.30 hr )  ELAPSE:   557 s (  0.15 hr )  MEM-PEAK:  1479 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3477 nets, 3391 global routed, 84 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3475, routed nets = 3475, across physical hierarchy nets = 0, parasitics cached nets = 3475, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0200 seconds to build cellmap data
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
INFO: creating 122(r) x 214(c) GridCells YDim 8.16 XDim 8.16
Total 0.0700 seconds to load 3453 cell instances into cellmap
Moveable cells: 3315; Application fixed cells: 138; Macro cells: 0; User fixed cells: 0
0 out of 3336 data nets is detail routed, 137 out of 139 clock nets are detail routed and total 3475 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.2444, cell height 2.7200, cell area 8.8247 for total 3453 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (200000 200000) (17197000 9692800)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func1 (Mode func1 Corner func1)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.46     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 3: startup 
rtapi Thread-server 1: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 0: startup 
rtapi Thread-server 2: startup 
rtapi Thread-server 7: startup 
rtapi Thread-server 5: startup 
rtapi Thread-server 6: startup 
rtapi Thread-server 4: startup 
Mgr Thread-server 1: Ctor 
Mgr Thread-server 0: Ctor 
Mgr Thread-server 2: Ctor 
Mgr Thread-server 7: Ctor 
Mgr Thread-server 5: Ctor 
Mgr Thread-server 6: Ctor 
Mgr Thread-server 4: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Global-route-opt optimization Phase 19 Iter  1         0.00        0.00      0.01       771     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 19 Iter  2         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 19 Iter  3         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 19 Iter  4         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 19 Iter  5         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479

Global-route-opt optimization Phase 20 Iter  1         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 20 Iter  2         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 20 Iter  3         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 20 Iter  4         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 20 Iter  5         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 20 Iter  6         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 20 Iter  7         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 20 Iter  8         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 20 Iter  9         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 20 Iter 10         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 20 Iter 11         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Information: Design Average RC for design vsdbabysoc  (NEX-011)
Information: r = 0.491817 ohm/um, via_r = 3.386302 ohm/cut, c = 0.160271 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.761355 ohm/um, via_r = 3.588623 ohm/cut, c = 0.140662 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Global-route-opt optimization Phase 21 Iter  1         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization Phase 21 Iter  2         0.00        0.00      0.01       735     702124.12        9.35        3455              0.16      1479
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 21 Iter  3         0.00        0.00      0.01       686     702231.69        9.39        3455              0.16      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 21 Iter  4         0.00        0.00      0.01       686     702231.69        9.39        3455              0.16      1479
Corner Scaling is off, multiplier is 1.000000
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Using default layer met4
nplLib: sample lib cell area 32.531200
nplLib: sample lib cell leakage 1.94565e-08
new cutoff lpd: 3.80732e-08
maxCornerId = 1
corner=func1, tran factor=1.0000 (0.5638 / 0.5638)
Global-route-opt optimization Phase 21 Iter  5         0.00        0.00      0.01       686     702231.69        9.39        3455              0.16      1479
Global-route-opt optimization Phase 21 Iter  6         0.00        0.00      0.01       686     702231.69        9.39        3455              0.16      1479

Global-route-opt optimization Phase 22 Iter  1         0.00        0.00      0.01       650     702231.69        9.39        3484              0.16      1479
Global-route-opt optimization Phase 22 Iter  2         0.00        0.00      0.01       650     702231.69        9.39        3484              0.16      1479

Global-route-opt optimization complete                 0.00        0.00      0.01       650     702231.69        9.39        3484              0.16      1479

Global-route-opt route preserve complete         CPU:  1087 s (  0.30 hr )  ELAPSE:   562 s (  0.16 hr )  MEM-PEAK:  1479 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Tue Aug 27 10:57:27 2024] Command 'legalize_placement' requires licenses
[icc2-lic Tue Aug 27 10:57:27 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:57:27 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:27 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:27 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:57:27 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:27 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:27 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:57:27 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:27 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:27 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:27 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:27 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:57:27 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:27 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:27 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:57:27 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:27 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:27 2024] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 3353 total shapes.
Layer met1: cached 207 shapes out of 6002 total shapes.
Layer met2: cached 0 shapes out of 7743 total shapes.
Cached 16162 vias out of 52425 total vias.

Legalizing Top Level Design vsdbabysoc ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 59 ref cells (4 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
 1.61349e+06         3482        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   3482
number of references:                59
number of site rows:                349
number of locations attempted:    65983
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        3344 (23971 total sites)
avg row height over cells:        2.720 um
rms cell displacement:            0.079 um ( 0.03 row height)
rms weighted cell displacement:   0.079 um ( 0.03 row height)
max cell displacement:            2.871 um ( 1.06 row height)
avg cell displacement:            0.005 um ( 0.00 row height)
avg weighted cell displacement:   0.005 um ( 0.00 row height)
number of cells moved:               37
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core/gre_mt_inst_4977 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (747.72,642.88)
  Legal location: (746.8,640.16)
  Displacement:   2.871 um ( 1.06 row height)
Cell: core/gre_mt_inst_4647 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (744.5,640.16)
  Legal location: (744.5,637.44)
  Displacement:   2.720 um ( 1.00 row height)
Cell: core/gre_mt_inst_4969 (sky130_fd_sc_hd__buf_1)
  Input location: (761.06,691.84)
  Legal location: (761.06,689.12)
  Displacement:   2.720 um ( 1.00 row height)
Cell: core/gre_mt_inst_4973 (sky130_fd_sc_hd__buf_1)
  Input location: (687,762.56)
  Legal location: (685.62,762.56)
  Displacement:   1.380 um ( 0.51 row height)
Cell: core/ZBUF_5_inst_807 (sky130_fd_sc_hd__buf_1)
  Input location: (742.2,683.68)
  Legal location: (743.58,683.68)
  Displacement:   1.380 um ( 0.51 row height)
Cell: core/HFSBUF_666_474 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (662.62,710.88)
  Legal location: (664,710.88)
  Displacement:   1.380 um ( 0.51 row height)
Cell: core/gre_mt_inst_4987 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (698.5,640.16)
  Legal location: (699.88,640.16)
  Displacement:   1.380 um ( 0.51 row height)
Cell: core/gre_mt_inst_4965 (sky130_fd_sc_hd__buf_1)
  Input location: (637.78,672.8)
  Legal location: (636.86,672.8)
  Displacement:   0.920 um ( 0.34 row height)
Cell: core/gre_mt_inst_4981 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (676.88,653.76)
  Legal location: (675.96,653.76)
  Displacement:   0.920 um ( 0.34 row height)
Cell: core/gre_mt_inst_4961 (sky130_fd_sc_hd__clkbuf_1)
  Input location: (658.02,656.48)
  Legal location: (658.94,656.48)
  Displacement:   0.920 um ( 0.34 row height)

Legalization succeeded.
Total Legalizer CPU: 1.036
Total Legalizer Wall Time: 1.039
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:  1088 s (  0.30 hr )  ELAPSE:   563 s (  0.16 hr )  MEM-PEAK:  1479 MB
rtapi Thread-server 2: shutdown 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 6: shutdown 
Mgr Thread-server 2: Dtor 
rtapi Thread-server 5: shutdown 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 3: Dtor 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 7: shutdown 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 7: Dtor 
Mgr Thread-server 1: Dtor 

No. startProblems      =   308 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Tue Aug 27 10:57:29 2024] Command 'route_global' requires licenses
[icc2-lic Tue Aug 27 10:57:29 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:57:29 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:29 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:29 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:57:29 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:29 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:29 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:57:29 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:29 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:29 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:29 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:29 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:57:29 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:29 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:29 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:57:29 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:29 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:29 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 7083 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.export_soft_congestion_maps                      :        true                
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   21  Alloctr   22  Proc   16 
[End of Read DB] Total (MB): Used   29  Alloctr   31  Proc 7099 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1739.70um,989.28um)
Number of routing layers = 6
layer li1, dir Ver, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Hor, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Tech Data] Total (MB): Used   33  Alloctr   34  Proc 7099 
Net statistics:
Total number of nets     = 3506
Number of nets to route  = 3457
3475 nets are fully connected,
 of which 49 are detail routed and 3336 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 102, Total Half Perimeter Wire Length (HPWL) 4442 microns
HPWL   0 ~   50 microns: Net Count       65     Total HPWL         1089 microns
HPWL  50 ~  100 microns: Net Count       25     Total HPWL         1936 microns
HPWL 100 ~  200 microns: Net Count       12     Total HPWL         1417 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   37  Proc 7099 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Average gCell capacity  3.46     on layer (1)    li1
Average gCell capacity  4.25     on layer (2)    met1
Average gCell capacity  3.42     on layer (3)    met2
Average gCell capacity  1.73     on layer (4)    met3
Average gCell capacity  1.33     on layer (5)    met4
Average gCell capacity  0.80     on layer (6)    met5
Average number of tracks per gCell 5.92  on layer (1)    li1
Average number of tracks per gCell 8.02  on layer (2)    met1
Average number of tracks per gCell 5.92  on layer (3)    met2
Average number of tracks per gCell 4.01  on layer (4)    met3
Average number of tracks per gCell 2.96  on layer (5)    met4
Average number of tracks per gCell 0.80  on layer (6)    met5
Number of gCells = 1391742
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   56  Proc 7099 
Number of partitions: 2 (2 x 1)
Size of partitions: 384 gCells x 363 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   54  Alloctr   56  Proc 7099 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   24  Alloctr   25  Proc    0 
[End of Build Data] Total (MB): Used   54  Alloctr   56  Proc 7099 
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  230  Alloctr  232  Proc 7099 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (1711 gCells)

Start GR phase 0
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 15 (5 x 3)
Size of partitions: 128 gCells x 128 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  230  Alloctr  232  Proc 7099 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    57 Max = 2 GRCs =    51 (0.01%)
Initial. H routing: Dmd-Cap  =    43 Max = 2 (GRCs =  6) GRCs =    37 (0.02%)
Initial. V routing: Dmd-Cap  =    14 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
Initial. Both Dirs: Overflow =   135 Max = 3 GRCs =   209 (0.05%)
Initial. H routing: Overflow =   104 Max = 3 (GRCs =  1) GRCs =   179 (0.08%)
Initial. V routing: Overflow =    31 Max = 2 (GRCs =  1) GRCs =    30 (0.01%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   104 Max = 3 (GRCs =  1) GRCs =   179 (0.08%)
Initial. met2       Overflow =    30 Max = 2 (GRCs =  1) GRCs =    29 (0.01%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 92173.91
Initial. Layer li1 wire length = 5.48
Initial. Layer met1 wire length = 18861.73
Initial. Layer met2 wire length = 36187.24
Initial. Layer met3 wire length = 27039.28
Initial. Layer met4 wire length = 9563.21
Initial. Layer met5 wire length = 516.98
Initial. Total Number of Contacts = 26206
Initial. Via L1M1_PR count = 10296
Initial. Via M1M2_PR count = 10570
Initial. Via M2M3_PR count = 4060
Initial. Via M3M4_PR count = 1240
Initial. Via M4M5_PR count = 40
Initial. completed.

Start GR phase 1
Tue Aug 27 10:57:31 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  230  Alloctr  232  Proc 7099 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    46 Max = 3 GRCs =    42 (0.01%)
phase1. H routing: Dmd-Cap  =    33 Max = 3 (GRCs =  1) GRCs =    30 (0.01%)
phase1. V routing: Dmd-Cap  =    13 Max = 2 (GRCs =  1) GRCs =    12 (0.01%)
phase1. Both Dirs: Overflow =   112 Max = 3 GRCs =   190 (0.04%)
phase1. H routing: Overflow =    91 Max = 3 (GRCs =  2) GRCs =   170 (0.07%)
phase1. V routing: Overflow =    21 Max = 2 (GRCs =  1) GRCs =    20 (0.01%)
phase1. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =    91 Max = 3 (GRCs =  2) GRCs =   170 (0.07%)
phase1. met2       Overflow =    20 Max = 2 (GRCs =  1) GRCs =    19 (0.01%)
phase1. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 92097.18
phase1. Layer li1 wire length = 5.48
phase1. Layer met1 wire length = 18836.35
phase1. Layer met2 wire length = 36114.50
phase1. Layer met3 wire length = 27043.03
phase1. Layer met4 wire length = 9597.16
phase1. Layer met5 wire length = 500.66
phase1. Total Number of Contacts = 26189
phase1. Via L1M1_PR count = 10295
phase1. Via M1M2_PR count = 10554
phase1. Via M2M3_PR count = 4057
phase1. Via M3M4_PR count = 1245
phase1. Via M4M5_PR count = 38
phase1. completed.

Start GR phase 2
Tue Aug 27 10:57:31 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  230  Alloctr  232  Proc 7099 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    46 Max = 3 GRCs =    43 (0.01%)
phase2. H routing: Dmd-Cap  =    32 Max = 3 (GRCs =  1) GRCs =    29 (0.01%)
phase2. V routing: Dmd-Cap  =    14 Max = 1 (GRCs = 14) GRCs =    14 (0.01%)
phase2. Both Dirs: Overflow =   111 Max = 3 GRCs =   188 (0.04%)
phase2. H routing: Overflow =    89 Max = 3 (GRCs =  2) GRCs =   166 (0.07%)
phase2. V routing: Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.01%)
phase2. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =    89 Max = 3 (GRCs =  2) GRCs =   166 (0.07%)
phase2. met2       Overflow =    21 Max = 1 (GRCs = 21) GRCs =    21 (0.01%)
phase2. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 92182.31
phase2. Layer li1 wire length = 5.48
phase2. Layer met1 wire length = 18833.12
phase2. Layer met2 wire length = 36164.04
phase2. Layer met3 wire length = 27078.65
phase2. Layer met4 wire length = 9589.48
phase2. Layer met5 wire length = 511.54
phase2. Total Number of Contacts = 26211
phase2. Via L1M1_PR count = 10295
phase2. Via M1M2_PR count = 10565
phase2. Via M2M3_PR count = 4065
phase2. Via M3M4_PR count = 1246
phase2. Via M4M5_PR count = 40
phase2. completed.

Start GR phase 3
Tue Aug 27 10:57:31 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 639 gCells x 363 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  230  Alloctr  232  Proc 7099 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =    45 Max = 2 GRCs =    42 (0.01%)
phase3. H routing: Dmd-Cap  =    32 Max = 2 (GRCs =  3) GRCs =    29 (0.01%)
phase3. V routing: Dmd-Cap  =    13 Max = 1 (GRCs = 13) GRCs =    13 (0.01%)
phase3. Both Dirs: Overflow =   110 Max = 3 GRCs =   188 (0.04%)
phase3. H routing: Overflow =    90 Max = 3 (GRCs =  1) GRCs =   168 (0.07%)
phase3. V routing: Overflow =    20 Max = 1 (GRCs = 20) GRCs =    20 (0.01%)
phase3. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =    90 Max = 3 (GRCs =  1) GRCs =   168 (0.07%)
phase3. met2       Overflow =    19 Max = 1 (GRCs = 19) GRCs =    19 (0.01%)
phase3. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. li1        Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met1       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met2       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met3       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met4       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. met5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 92249.27
phase3. Layer li1 wire length = 5.48
phase3. Layer met1 wire length = 18869.94
phase3. Layer met2 wire length = 36184.89
phase3. Layer met3 wire length = 27070.03
phase3. Layer met4 wire length = 9607.39
phase3. Layer met5 wire length = 511.54
phase3. Total Number of Contacts = 26223
phase3. Via L1M1_PR count = 10295
phase3. Via M1M2_PR count = 10574
phase3. Via M2M3_PR count = 4066
phase3. Via M3M4_PR count = 1248
phase3. Via M4M5_PR count = 40
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  200  Alloctr  201  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  230  Alloctr  232  Proc 7099 

Congestion utilization per direction:
Average vertical track utilization   =  1.38 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  1.98 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used  186  Alloctr  186  Proc    0 
[End of Global Routing] Total (MB): Used  215  Alloctr  217  Proc 7099 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7099 

Global-route-opt Incremental Global-routing complete  CPU:  1093 s (  0.30 hr )  ELAPSE:   567 s (  0.16 hr )  MEM-PEAK:  1479 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017930805874  3.104670721115  9.833465492501  6.078451764085  2.744265041123  8.318169804907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191138403696  0.963734062276  2.770174336531  3.840788864440  3.750263753169  7.663402042299
6.212201173185  7.759678411162  7.862243094912  0.402387577150  0.032845095897  0.596111512371  4.701287396892  7.205135812169  8.278351355907  1.183731790997  3.334436329426  5.837635624372  7.173122185364  9.669876699761  7.591431547087
7.632106309491  7.679078001521  9.831314226835  1.878805417928  3.230072343539  1.226270037326  7.050450494780  2.403928473631  6.139852501793  4.100226666110  1.274718400837  4.540772546713  5.624106608820  7.826814953678  4.759187618263
5.409027932502  2.609823690039  0.626142576879  6.381676252919  9.187474022495  0.513656796621  5.027570618562  6.119813746103  6.181472379846  1.581681965776  7.486041743389  9.554598352406  2.041055187119  3.921127567338  0.650432882345
9.472458915812  3.368484331423  4.897111586559  6.860149844452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142697755883  4.607193107874  8.214459744567  3.504123105451  1.682798312888  7.173487918510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515944117690  0.649322142519  1.087028618513  5.811862066269  5.826712183342  4.349337492435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407560151201  2.804123311315  1.235400352200  0.417013113533  1.833854165081  6.448501937188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324213638770  1.551199823794  2.370608502625  0.754938830179  1.961403111696  2.781357541418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413521684361  3.309910032416  7.422898506103  1.902170724529  5.623489959547  7.269317208696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173737947963  9.287277618215  7.510501348505  0.000606117956  5.833766256721  4.754531489445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950061838237  0.221226872515  4.099719614242  9.406912896875  2.789946361318  0.723248614657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384784  0.064440375943  6.053169966345  8.842299621220  1.167950775967  8.473964486224  3.056717989161  7.947397696934  5.095140859611  1.512353170128  7.396846920513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063323683131  4.288630026765  5.887166381757  2.343882922627  0.037308405045  0.494734440392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562126  8.808820782508  7.253678675913  3.418263540902  7.926377260982  3.652831862614  2.538674564652  6.622122695247  4.022730551365  6.796695102757  0.618516611981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204811  7.387119392039  0.867338265048  8.682345947245  8.902409336848  4.394991289711  1.549020512509  9.214665987510  4.051936409534  5.907653819704  1.709566091590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772680594677  2.637652042807  9.502911139494  6.656508309097  9.409760558072  6.136947213139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422524431115  6.782104918262  9.111832712116  1.286939802201  9.569259260313  2.585898602480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041415  0.313533183200  2.465081844855  7.737188484837  3.112548293680  1.055030567149  4.124225357141  5.386824687262  7.270458330810  7.178427560747  1.109939951474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893609613670  2.642545837464  9.278676309347  1.495452246745  7.734011917127  4.721475981592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103191491  7.924529563559  7.259547826936  3.008696336740  3.103784709364  1.515712241133  6.156476529868  6.946862935456  5.921322980218  9.647356989440  1.463886453161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505001244  3.317956584587  4.556721575458  7.289445438746  1.656592121786  3.901703250587  4.310467915437  3.956555362485  1.607157896408  5.274494434112  3.831865560490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242941875  9.096875279105  4.661318172329  4.414657879322  4.787635891811  2.219123010369  6.096373349543  4.240226256888  1.384380506444  0.375094205316  9.766399884229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284500798  7.059611152446  1.470128839689  2.720513551216  9.827835139826  8.118371819099  7.333443578574  4.556983031812  2.717627838536  4.966958499976  1.759192734708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007235562  9.122627004941  6.705045149478  0.240392817363  1.613985254405  4.410020306611  0.127471786615  5.427297723056  3.562725280882  0.782652225367  8.475967341826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747403458  5.051365670871  1.502757161856  2.611981344610  3.618147231210  7.158166836577  6.748604010960  7.928679304625  6.204410138711  9.392183586733  8.065092868234
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3506 nets, 3376 global routed, 128 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'vsdbabysoc'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3504, routed nets = 3504, across physical hierarchy nets = 0, parasitics cached nets = 3504, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: func1

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0117     0.0117      1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0117     0.0117      1        0     0.0000       96      9.387
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0117     0.0117      1        0     0.0000       96      9.387    702231.69       3484        775        540
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0117     0.0117      1        0       96      9.387    702231.69       3484

Global-route-opt command complete                CPU:  1095 s (  0.30 hr )  ELAPSE:   568 s (  0.16 hr )  MEM-PEAK:  1479 MB
Global-route-opt command statistics  CPU=104 sec (0.03 hr) ELAPSED=44 sec (0.01 hr) MEM-PEAK=1.444 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2024-08-27 10:57:33 / Session: 0.16 hr / Command: 0.03 hr / Memory: 1480 MB (FLW-8100)
[icc2-lic Tue Aug 27 10:57:33 2024] Command 'route_auto' requires licenses
[icc2-lic Tue Aug 27 10:57:33 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:57:33 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:33 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:33 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:57:33 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:33 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:33 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:57:33 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:33 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:33 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:33 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:33 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:57:33 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:33 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:33 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:57:33 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:33 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:33 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-08-27 10:57:33 / Session: 0.16 hr / Command: 0.00 hr / Memory: 1480 MB (FLW-8100)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Cell Min-Routing-Layer = met1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 pitch 0.920 may be too small: wire/via-down 0.615, wire/via-up 1.040. (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
6 masters (6 pins) have donut holes
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    4  Alloctr    3  Proc    0 
[Track Assign: TA init] Total (MB): Used   25  Alloctr   27  Proc 7099 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Assign Vertical partitions, iteration 0
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Number of wires with overlap after iteration 0 = 16935 of 33523


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   26  Alloctr   28  Proc 7099 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

Assign Vertical partitions, iteration 1
Routed partition 1/31       
Routed partition 2/31       
Routed partition 3/31       
Routed partition 4/31       
Routed partition 5/31       
Routed partition 6/31       
Routed partition 7/31       
Routed partition 8/31       
Routed partition 9/31       
Routed partition 10/31      
Routed partition 11/31      
Routed partition 12/31      
Routed partition 13/31      
Routed partition 14/31      
Routed partition 15/31      
Routed partition 16/31      
Routed partition 17/31      
Routed partition 18/31      
Routed partition 19/31      
Routed partition 20/31      
Routed partition 21/31      
Routed partition 22/31      
Routed partition 23/31      
Routed partition 24/31      
Routed partition 25/31      
Routed partition 26/31      
Routed partition 27/31      
Routed partition 28/31      
Routed partition 29/31      
Routed partition 30/31      
Routed partition 31/31      

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:02 usr=0:00:07 total=0:00:10
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   26  Alloctr   28  Proc 7099 

Number of wires with overlap after iteration 1 = 9637 of 25754


Wire length and via report:
---------------------------
Number of li1 wires: 1937                 : 0
Number of met1 wires: 12069              L1M1_PR: 10580
Number of met2 wires: 8463               M1M2_PR: 10957
Number of met3 wires: 2643               M2M3_PR: 3857
Number of met4 wires: 621                M3M4_PR: 1107
Number of met5 wires: 21                 M4M5_PR: 40
Total number of wires: 25754             vias: 26541

Total li1 wire length: 423.9
Total met1 wire length: 21334.3
Total met2 wire length: 35530.7
Total met3 wire length: 26583.1
Total met4 wire length: 9072.8
Total met5 wire length: 512.8
Total wire length: 93457.6

Longest li1 wire length: 2.9
Longest met1 wire length: 100.3
Longest met2 wire length: 567.8
Longest met3 wire length: 253.0
Longest met4 wire length: 140.8
Longest met5 wire length: 74.5

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:07 total=0:00:10
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   25  Proc 7099 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   32  Alloctr   32  Proc    0 
[Dr init] Total (MB): Used   55  Alloctr   57  Proc 7099 
Total number of nets = 3506, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Region based early termination has 2368 candidate regions.
Start DR iteration 0: uniform partition
Routed  2076/2368 Partitions, Violations =      0
Routed  2077/2368 Partitions, Violations =      5
Routed  2078/2368 Partitions, Violations =      5
Routed  2079/2368 Partitions, Violations =      5
Routed  2080/2368 Partitions, Violations =      5
Routed  2081/2368 Partitions, Violations =      5
Routed  2082/2368 Partitions, Violations =      1
Routed  2083/2368 Partitions, Violations =      5
Routed  2084/2368 Partitions, Violations =      5
Routed  2085/2368 Partitions, Violations =      5
Routed  2086/2368 Partitions, Violations =      5
Routed  2087/2368 Partitions, Violations =      6
Routed  2088/2368 Partitions, Violations =      6
Routed  2089/2368 Partitions, Violations =      6
Routed  2090/2368 Partitions, Violations =      6
Routed  2091/2368 Partitions, Violations =      5
Routed  2092/2368 Partitions, Violations =      5
Routed  2093/2368 Partitions, Violations =      5
Routed  2094/2368 Partitions, Violations =      5
Routed  2095/2368 Partitions, Violations =      5
Routed  2096/2368 Partitions, Violations =      9
Routed  2097/2368 Partitions, Violations =      9
Routed  2098/2368 Partitions, Violations =      9
Routed  2099/2368 Partitions, Violations =      9
Routed  2100/2368 Partitions, Violations =      9
Routed  2101/2368 Partitions, Violations =      9
Routed  2102/2368 Partitions, Violations =      10
Routed  2103/2368 Partitions, Violations =      11
Routed  2104/2368 Partitions, Violations =      11
Routed  2105/2368 Partitions, Violations =      11
Routed  2106/2368 Partitions, Violations =      11
Routed  2107/2368 Partitions, Violations =      11
Routed  2108/2368 Partitions, Violations =      11
Routed  2109/2368 Partitions, Violations =      11
Routed  2110/2368 Partitions, Violations =      11
Routed  2111/2368 Partitions, Violations =      11
Routed  2112/2368 Partitions, Violations =      11
Routed  2113/2368 Partitions, Violations =      11
Routed  2114/2368 Partitions, Violations =      11
Routed  2115/2368 Partitions, Violations =      11
Routed  2116/2368 Partitions, Violations =      11
Routed  2117/2368 Partitions, Violations =      11
Routed  2118/2368 Partitions, Violations =      11
Routed  2119/2368 Partitions, Violations =      11
Routed  2120/2368 Partitions, Violations =      11
Routed  2121/2368 Partitions, Violations =      13
Routed  2122/2368 Partitions, Violations =      13
Routed  2123/2368 Partitions, Violations =      13
Routed  2124/2368 Partitions, Violations =      13
Routed  2125/2368 Partitions, Violations =      13
Routed  2126/2368 Partitions, Violations =      13
Routed  2127/2368 Partitions, Violations =      13
Routed  2128/2368 Partitions, Violations =      13
Routed  2129/2368 Partitions, Violations =      13
Routed  2130/2368 Partitions, Violations =      13
Routed  2131/2368 Partitions, Violations =      13
Routed  2132/2368 Partitions, Violations =      13
Routed  2133/2368 Partitions, Violations =      13
Routed  2134/2368 Partitions, Violations =      13
Routed  2135/2368 Partitions, Violations =      13
Routed  2136/2368 Partitions, Violations =      13
Routed  2137/2368 Partitions, Violations =      13
Routed  2138/2368 Partitions, Violations =      13
Routed  2139/2368 Partitions, Violations =      13
Routed  2140/2368 Partitions, Violations =      13
Routed  2141/2368 Partitions, Violations =      11
Routed  2142/2368 Partitions, Violations =      11
Routed  2143/2368 Partitions, Violations =      11
Routed  2144/2368 Partitions, Violations =      11
Routed  2145/2368 Partitions, Violations =      10
Routed  2146/2368 Partitions, Violations =      10
Routed  2147/2368 Partitions, Violations =      10
Routed  2148/2368 Partitions, Violations =      10
Routed  2149/2368 Partitions, Violations =      15
Routed  2150/2368 Partitions, Violations =      15
Routed  2151/2368 Partitions, Violations =      10
Routed  2152/2368 Partitions, Violations =      13
Routed  2153/2368 Partitions, Violations =      13
Routed  2154/2368 Partitions, Violations =      13
Routed  2155/2368 Partitions, Violations =      13
Routed  2156/2368 Partitions, Violations =      15
Routed  2157/2368 Partitions, Violations =      15
Routed  2158/2368 Partitions, Violations =      11
Routed  2159/2368 Partitions, Violations =      11
Routed  2160/2368 Partitions, Violations =      11
Routed  2161/2368 Partitions, Violations =      11
Routed  2162/2368 Partitions, Violations =      11
Routed  2163/2368 Partitions, Violations =      11
Routed  2164/2368 Partitions, Violations =      20
Routed  2165/2368 Partitions, Violations =      20
Routed  2166/2368 Partitions, Violations =      20
Routed  2167/2368 Partitions, Violations =      20
Routed  2168/2368 Partitions, Violations =      20
Routed  2169/2368 Partitions, Violations =      20
Routed  2170/2368 Partitions, Violations =      11
Routed  2171/2368 Partitions, Violations =      11
Routed  2172/2368 Partitions, Violations =      6
Routed  2173/2368 Partitions, Violations =      6
Routed  2174/2368 Partitions, Violations =      6
Routed  2175/2368 Partitions, Violations =      6
Routed  2176/2368 Partitions, Violations =      8
Routed  2177/2368 Partitions, Violations =      8
Routed  2178/2368 Partitions, Violations =      8
Routed  2179/2368 Partitions, Violations =      11
Routed  2180/2368 Partitions, Violations =      9
Routed  2181/2368 Partitions, Violations =      8
Routed  2182/2368 Partitions, Violations =      8
Routed  2183/2368 Partitions, Violations =      8
Routed  2184/2368 Partitions, Violations =      8
Routed  2185/2368 Partitions, Violations =      8
Routed  2186/2368 Partitions, Violations =      7
Routed  2187/2368 Partitions, Violations =      164
Routed  2188/2368 Partitions, Violations =      164
Routed  2189/2368 Partitions, Violations =      247
Routed  2190/2368 Partitions, Violations =      247
Routed  2191/2368 Partitions, Violations =      254
Routed  2192/2368 Partitions, Violations =      254
Routed  2193/2368 Partitions, Violations =      254
Routed  2194/2368 Partitions, Violations =      254
Routed  2195/2368 Partitions, Violations =      254
Routed  2196/2368 Partitions, Violations =      254
Routed  2197/2368 Partitions, Violations =      254
Routed  2198/2368 Partitions, Violations =      254
Routed  2199/2368 Partitions, Violations =      254
Routed  2200/2368 Partitions, Violations =      258
Routed  2201/2368 Partitions, Violations =      258
Routed  2202/2368 Partitions, Violations =      258
Routed  2203/2368 Partitions, Violations =      259
Routed  2204/2368 Partitions, Violations =      231
Routed  2205/2368 Partitions, Violations =      231
Routed  2206/2368 Partitions, Violations =      231
Routed  2207/2368 Partitions, Violations =      230
Routed  2208/2368 Partitions, Violations =      321
Routed  2209/2368 Partitions, Violations =      321
Routed  2210/2368 Partitions, Violations =      321
Routed  2211/2368 Partitions, Violations =      345
Routed  2212/2368 Partitions, Violations =      345
Routed  2213/2368 Partitions, Violations =      336
Routed  2214/2368 Partitions, Violations =      346
Routed  2215/2368 Partitions, Violations =      346
Routed  2216/2368 Partitions, Violations =      346
Routed  2217/2368 Partitions, Violations =      346
Routed  2218/2368 Partitions, Violations =      346
Routed  2219/2368 Partitions, Violations =      346
Routed  2220/2368 Partitions, Violations =      317
Routed  2221/2368 Partitions, Violations =      317
Routed  2222/2368 Partitions, Violations =      318
Routed  2223/2368 Partitions, Violations =      319
Routed  2224/2368 Partitions, Violations =      347
Routed  2225/2368 Partitions, Violations =      348
Routed  2226/2368 Partitions, Violations =      348
Routed  2227/2368 Partitions, Violations =      368
Routed  2228/2368 Partitions, Violations =      368
Routed  2229/2368 Partitions, Violations =      368
Routed  2230/2368 Partitions, Violations =      368
Routed  2231/2368 Partitions, Violations =      368
Routed  2232/2368 Partitions, Violations =      368
Routed  2233/2368 Partitions, Violations =      368
Routed  2234/2368 Partitions, Violations =      368
Routed  2235/2368 Partitions, Violations =      368
Routed  2236/2368 Partitions, Violations =      368
Routed  2237/2368 Partitions, Violations =      368
Routed  2238/2368 Partitions, Violations =      368
Routed  2239/2368 Partitions, Violations =      368
Routed  2240/2368 Partitions, Violations =      368
Routed  2241/2368 Partitions, Violations =      368
Routed  2242/2368 Partitions, Violations =      368
Routed  2243/2368 Partitions, Violations =      399
Routed  2244/2368 Partitions, Violations =      399
Routed  2245/2368 Partitions, Violations =      420
Routed  2246/2368 Partitions, Violations =      420
Routed  2247/2368 Partitions, Violations =      420
Routed  2248/2368 Partitions, Violations =      443
Routed  2249/2368 Partitions, Violations =      443
Routed  2250/2368 Partitions, Violations =      443
Routed  2251/2368 Partitions, Violations =      443
Routed  2252/2368 Partitions, Violations =      489
Routed  2253/2368 Partitions, Violations =      490
Routed  2254/2368 Partitions, Violations =      490
Routed  2255/2368 Partitions, Violations =      490
Routed  2256/2368 Partitions, Violations =      490
Routed  2257/2368 Partitions, Violations =      489
Routed  2258/2368 Partitions, Violations =      576
Routed  2259/2368 Partitions, Violations =      576
Routed  2260/2368 Partitions, Violations =      603
Routed  2261/2368 Partitions, Violations =      603
Routed  2262/2368 Partitions, Violations =      603
Routed  2263/2368 Partitions, Violations =      603
Routed  2264/2368 Partitions, Violations =      603
Routed  2265/2368 Partitions, Violations =      603
Routed  2266/2368 Partitions, Violations =      596
Routed  2267/2368 Partitions, Violations =      596
Routed  2268/2368 Partitions, Violations =      597
Routed  2269/2368 Partitions, Violations =      599
Routed  2270/2368 Partitions, Violations =      599
Routed  2271/2368 Partitions, Violations =      599
Routed  2272/2368 Partitions, Violations =      600
Routed  2273/2368 Partitions, Violations =      600
Routed  2274/2368 Partitions, Violations =      660
Routed  2275/2368 Partitions, Violations =      660
Routed  2276/2368 Partitions, Violations =      660
Routed  2277/2368 Partitions, Violations =      660
Routed  2278/2368 Partitions, Violations =      685
Routed  2279/2368 Partitions, Violations =      739
Routed  2280/2368 Partitions, Violations =      739
Routed  2281/2368 Partitions, Violations =      739
Routed  2282/2368 Partitions, Violations =      739
Routed  2283/2368 Partitions, Violations =      739
Routed  2288/2368 Partitions, Violations =      805
Routed  2299/2368 Partitions, Violations =      1113
Routed  2310/2368 Partitions, Violations =      1273
Routed  2321/2368 Partitions, Violations =      1380
Routed  2332/2368 Partitions, Violations =      1524
Routed  2343/2368 Partitions, Violations =      1834
Routed  2354/2368 Partitions, Violations =      1953
Routed  2365/2368 Partitions, Violations =      1874

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1873
        Diff net spacing : 950
        Diff net via-cut spacing : 30
        Less than minimum area : 3
        Less than minimum width : 19
        Same net spacing : 51
        Same net via-cut spacing : 5
        Short : 815

[Iter 0] Elapsed real time: 0:00:17 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:20
[Iter 0] Stage (MB): Used   89  Alloctr   91  Proc    0 
[Iter 0] Total (MB): Used  112  Alloctr  116  Proc 7099 

End DR iteration 0 with 2368 parts

Start DR iteration 1: non-uniform partition
Routed  1/113 Partitions, Violations =  1872
Routed  2/113 Partitions, Violations =  1871
Routed  3/113 Partitions, Violations =  1841
Routed  4/113 Partitions, Violations =  1837
Routed  5/113 Partitions, Violations =  1837
Routed  6/113 Partitions, Violations =  1835
Routed  7/113 Partitions, Violations =  1822
Routed  8/113 Partitions, Violations =  1822
Routed  9/113 Partitions, Violations =  1810
Routed  10/113 Partitions, Violations = 1809
Routed  11/113 Partitions, Violations = 1805
Routed  12/113 Partitions, Violations = 1799
Routed  13/113 Partitions, Violations = 1766
Routed  14/113 Partitions, Violations = 1746
Routed  15/113 Partitions, Violations = 1731
Routed  16/113 Partitions, Violations = 1731
Routed  17/113 Partitions, Violations = 1685
Routed  18/113 Partitions, Violations = 1684
Routed  19/113 Partitions, Violations = 1678
Routed  20/113 Partitions, Violations = 1674
Routed  21/113 Partitions, Violations = 1660
Routed  22/113 Partitions, Violations = 1660
Routed  23/113 Partitions, Violations = 1653
Routed  24/113 Partitions, Violations = 1633
Routed  25/113 Partitions, Violations = 1550
Routed  26/113 Partitions, Violations = 1551
Routed  27/113 Partitions, Violations = 1549
Routed  28/113 Partitions, Violations = 1506
Routed  29/113 Partitions, Violations = 1506
Routed  30/113 Partitions, Violations = 1503
Routed  31/113 Partitions, Violations = 1493
Routed  32/113 Partitions, Violations = 1489
Routed  33/113 Partitions, Violations = 1482
Routed  34/113 Partitions, Violations = 1477
Routed  35/113 Partitions, Violations = 1463
Routed  36/113 Partitions, Violations = 1422
Routed  37/113 Partitions, Violations = 1414
Routed  38/113 Partitions, Violations = 1378
Routed  39/113 Partitions, Violations = 1378
Routed  40/113 Partitions, Violations = 1376
Routed  41/113 Partitions, Violations = 1373
Routed  42/113 Partitions, Violations = 1292
Routed  43/113 Partitions, Violations = 1285
Routed  44/113 Partitions, Violations = 1283
Routed  45/113 Partitions, Violations = 1280
Routed  46/113 Partitions, Violations = 1246
Routed  47/113 Partitions, Violations = 1222
Routed  48/113 Partitions, Violations = 1222
Routed  49/113 Partitions, Violations = 1172
Routed  50/113 Partitions, Violations = 1154
Routed  51/113 Partitions, Violations = 1154
Routed  52/113 Partitions, Violations = 1114
Routed  53/113 Partitions, Violations = 1083
Routed  54/113 Partitions, Violations = 1082
Routed  55/113 Partitions, Violations = 1078
Routed  56/113 Partitions, Violations = 1077
Routed  57/113 Partitions, Violations = 1045
Routed  58/113 Partitions, Violations = 1042
Routed  59/113 Partitions, Violations = 1004
Routed  60/113 Partitions, Violations = 993
Routed  61/113 Partitions, Violations = 994
Routed  62/113 Partitions, Violations = 991
Routed  63/113 Partitions, Violations = 989
Routed  64/113 Partitions, Violations = 982
Routed  65/113 Partitions, Violations = 894
Routed  66/113 Partitions, Violations = 894
Routed  67/113 Partitions, Violations = 848
Routed  68/113 Partitions, Violations = 847
Routed  69/113 Partitions, Violations = 845
Routed  70/113 Partitions, Violations = 844
Routed  71/113 Partitions, Violations = 789
Routed  72/113 Partitions, Violations = 778
Routed  73/113 Partitions, Violations = 769
Routed  74/113 Partitions, Violations = 766
Routed  75/113 Partitions, Violations = 762
Routed  76/113 Partitions, Violations = 746
Routed  77/113 Partitions, Violations = 733
Routed  78/113 Partitions, Violations = 693
Routed  79/113 Partitions, Violations = 655
Routed  80/113 Partitions, Violations = 623
Routed  81/113 Partitions, Violations = 597
Routed  82/113 Partitions, Violations = 583
Routed  83/113 Partitions, Violations = 582
Routed  84/113 Partitions, Violations = 576
Routed  85/113 Partitions, Violations = 575
Routed  86/113 Partitions, Violations = 573
Routed  87/113 Partitions, Violations = 571
Routed  88/113 Partitions, Violations = 568
Routed  89/113 Partitions, Violations = 566
Routed  90/113 Partitions, Violations = 564
Routed  91/113 Partitions, Violations = 557
Routed  92/113 Partitions, Violations = 527
Routed  93/113 Partitions, Violations = 497
Routed  94/113 Partitions, Violations = 477
Routed  95/113 Partitions, Violations = 477
Routed  96/113 Partitions, Violations = 465
Routed  97/113 Partitions, Violations = 407
Routed  98/113 Partitions, Violations = 349
Routed  99/113 Partitions, Violations = 349
Routed  100/113 Partitions, Violations =        342
Routed  101/113 Partitions, Violations =        333
Routed  102/113 Partitions, Violations =        329
Routed  103/113 Partitions, Violations =        324
Routed  104/113 Partitions, Violations =        255
Routed  105/113 Partitions, Violations =        188
Routed  106/113 Partitions, Violations =        163
Routed  107/113 Partitions, Violations =        147
Routed  108/113 Partitions, Violations =        61
Routed  109/113 Partitions, Violations =        56
Routed  110/113 Partitions, Violations =        34
Routed  111/113 Partitions, Violations =        31
Routed  112/113 Partitions, Violations =        11
Routed  113/113 Partitions, Violations =        9

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9
        Short : 9

[Iter 1] Elapsed real time: 0:00:22 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:26
[Iter 1] Stage (MB): Used   89  Alloctr   91  Proc    0 
[Iter 1] Total (MB): Used  112  Alloctr  116  Proc 7099 

End DR iteration 1 with 113 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    6
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:22 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[Iter 2] Stage (MB): Used   89  Alloctr   91  Proc    0 
[Iter 2] Total (MB): Used  112  Alloctr  116  Proc 7099 

End DR iteration 2 with 2 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:22 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[DR] Stage (MB): Used    1  Alloctr    3  Proc    0 
[DR] Total (MB): Used   24  Alloctr   28  Proc 7099 
[DR: Done] Elapsed real time: 0:00:22 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[DR: Done] Stage (MB): Used    1  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   24  Alloctr   28  Proc 7099 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    102033 micron
Total Number of Contacts =             29851
Total Number of Wires =                26472
Total Number of PtConns =              244
Total Number of Routed Wires =       26472
Total Routed Wire Length =           101923 micron
Total Number of Routed Contacts =       29851
        Layer          li1 :         67 micron
        Layer         met1 :      20034 micron
        Layer         met2 :      39968 micron
        Layer         met3 :      30859 micron
        Layer         met4 :      10154 micron
        Layer         met5 :        950 micron
        Via        M4M5_PR :         57
        Via        M3M4_PR :       1225
        Via        M2M3_PR :       5063
        Via        M1M2_PR :      12261
        Via   M1M2_PR(rot) :         12
        Via        L1M1_PR :       9685
        Via   L1M1_PR(rot) :       1516
        Via      L1M1_PR_C :         32

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 29851 vias)
 
    Layer mcon       =  0.00% (0      / 11233   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11233   vias)
    Layer via        =  0.00% (0      / 12273   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12273   vias)
    Layer via2       =  0.00% (0      / 5063    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5063    vias)
    Layer via3       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer via4       =  0.00% (0      / 57      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (57      vias)
 
  Total double via conversion rate    =  0.00% (0 / 29851 vias)
 
    Layer mcon       =  0.00% (0      / 11233   vias)
    Layer via        =  0.00% (0      / 12273   vias)
    Layer via2       =  0.00% (0      / 5063    vias)
    Layer via3       =  0.00% (0      / 1225    vias)
    Layer via4       =  0.00% (0      / 57      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 29851 vias)
 
    Layer mcon       =  0.00% (0      / 11233   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11233   vias)
    Layer via        =  0.00% (0      / 12273   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12273   vias)
    Layer via2       =  0.00% (0      / 5063    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5063    vias)
    Layer via3       =  0.00% (0      / 1225    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1225    vias)
    Layer via4       =  0.00% (0      / 57      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (57      vias)
 

Total number of nets = 3506
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2024-08-27 10:57:58 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1480 MB (FLW-8100)
[icc2-lic Tue Aug 27 10:57:58 2024] Command 'update_timing' requires licenses
[icc2-lic Tue Aug 27 10:57:58 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:57:58 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:58 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:58 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:57:58 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:58 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:58 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:57:58 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:58 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:58 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:58 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:58 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:57:58 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:58 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:58 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:57:58 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:58 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:58 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2024-08-27 10:57:58 / Session: 0.16 hr / Command: 0.00 hr / Memory: 1480 MB (FLW-8100)
Warning: Corner func1:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2 cells affected for early, 2 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3506 nets, 0 global routed, 3504 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'vsdbabysoc'. (NEX-022)
---extraction options---
Corner: func1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: vsdbabysoc 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 3504 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3504, routed nets = 3504, across physical hierarchy nets = 0, parasitics cached nets = 3504, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2024-08-27 10:57:59 / Session: 0.16 hr / Command: 0.00 hr / Memory: 1480 MB (FLW-8100)
[icc2-lic Tue Aug 27 10:57:59 2024] Command 'create_stdcell_fillers' requires licenses
[icc2-lic Tue Aug 27 10:57:59 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:57:59 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:59 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:59 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:57:59 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:59 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:59 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:57:59 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:57:59 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:57:59 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:59 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:59 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:57:59 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:57:59 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:59 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:57:59 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:57:59 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:57:59 2024] Check-out of alternate set of keys directly with queueing was successful
* Disjointed site row process : FALSE
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master sky130_fd_sc_hd__fill_8 has site unit
master sky130_fd_sc_hd__fill_4 has site unit
master sky130_fd_sc_hd__fill_2 has site unit
master sky130_fd_sc_hd__fill_1 has site unit
 Use site unit (4600)
CHF: Multi-threading turned off because variant design not supported. 
Warning: Routing direction of metal layer fieldpoly is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer li1: cached 0 shapes out of 188 total shapes.
Layer met1: cached 207 shapes out of 11686 total shapes.
Layer met2: cached 0 shapes out of 11040 total shapes.
Cached 16162 vias out of 53499 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): sky130_fd_sc_hd__fill_8 (8 x 1), sky130_fd_sc_hd__fill_4 (4 x 1), sky130_fd_sc_hd__fill_2 (2 x 1), sky130_fd_sc_hd__fill_1 (1 x 1), 
        10% complete ...
        20% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
        80% complete ...
        90% complete ...
Regular Filler Insertion Complete
CHF:: Create all new fillers...
... 89235 of regular filler sky130_fd_sc_hd__fill_8 inserted
... 1503 of regular filler sky130_fd_sc_hd__fill_4 inserted
... 1543 of regular filler sky130_fd_sc_hd__fill_2 inserted
... 1602 of regular filler sky130_fd_sc_hd__fill_1 inserted
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Saving all libraries...
[icc2-lic Tue Aug 27 10:58:07 2024] Command 'update_timing' requires licenses
[icc2-lic Tue Aug 27 10:58:07 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:58:07 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:58:07 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:58:07 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:58:07 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:58:07 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:58:07 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:58:07 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:58:07 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:58:07 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:58:07 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:58:07 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:58:07 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:58:07 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:58:07 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:58:07 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:58:07 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:58:07 2024] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2024-08-27 10:58:07 / Session: 0.17 hr / Command: 0.00 hr / Memory: 1480 MB (FLW-8100)
Information: The net parasitics of block vsdbabysoc are cleared. (TIM-123)
Warning: Corner func1:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 2 cells affected for early, 2 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
Information: Design vsdbabysoc has 3506 nets, 0 global routed, 3504 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'vsdbabysoc'. (NEX-022)
---extraction options---
Corner: func1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 8
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: vsdbabysoc 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 3504 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 3504, routed nets = 3504, across physical hierarchy nets = 0, parasitics cached nets = 3504, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 18. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Information: Ending 'update_timing' (FLW-8001)
Information: Time: 2024-08-27 10:58:08 / Session: 0.17 hr / Command: 0.00 hr / Memory: 1480 MB (FLW-8100)
[icc2-lic Tue Aug 27 10:58:08 2024] Command 'write_parasitics' requires licenses
Information: Design vsdbabysoc has 3506 nets, 0 global routed, 3504 detail routed. (NEX-024)
NEX: extract design vsdbabysoc
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'vsdbabysocSkywater:vsdbabysoc/init_dp.design'. (TIM-125)
NEX: write corner ID 0 parasitics to vsdbabysoc_parasitics.temp1_25.spef 
spefName vsdbabysoc_parasitics.temp1_25.spef, corner name func1 
Information: SPEF output -mt with 8 threads (NEX-014)
NEX: write_parasitics command finished
Information: 2739 out of 2744 LGL-003 messages were not printed due to limit 5  (MSG-3913)
Information: 4 out of 5 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
Information: 3 out of 13 POW-005 messages were not printed due to limit 10  (MSG-3913)
Information: 8 out of 18 POW-024 messages were not printed due to limit 10  (MSG-3913)
Information: 8 out of 18 POW-052 messages were not printed due to limit 10  (MSG-3913)
Information: 1390 out of 1400 POW-080 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> start_gui
icc2_shell> report_timing
[icc2-lic Tue Aug 27 10:59:01 2024] Command 'report_timing' requires licenses
[icc2-lic Tue Aug 27 10:59:01 2024] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Tue Aug 27 10:59:01 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:59:01 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:59:01 2024] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Tue Aug 27 10:59:01 2024] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Tue Aug 27 10:59:01 2024] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:59:01 2024] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Tue Aug 27 10:59:01 2024] Sending count request for 'ICCompilerII-8' 
[icc2-lic Tue Aug 27 10:59:01 2024] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Tue Aug 27 10:59:01 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:59:01 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:59:01 2024] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Tue Aug 27 10:59:01 2024] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Tue Aug 27 10:59:01 2024] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:59:01 2024] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Tue Aug 27 10:59:01 2024] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Tue Aug 27 10:59:01 2024] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Tue Aug 27 10:59:01 2024] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : vsdbabysoc
Version: T-2022.03-SP5
Date   : Tue Aug 27 10:59:01 2024
****************************************

  Startpoint: core/CPU_is_sub_a3_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core/CPU_Xreg_value_a4_reg[18][31] (rising edge-triggered flip-flop clocked by clk)
  Mode: func1
  Corner: func1
  Scenario: func1
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 1.50      1.50

  core/CPU_is_sub_a3_reg/CLK (sky130_fd_sc_hd__dfxtp_4)
                                                   0.00      1.50 r
  core/CPU_is_sub_a3_reg/Q (sky130_fd_sc_hd__dfxtp_4)
                                                   0.39      1.90 r
  core/U464/X (sky130_fd_sc_hd__and2_1)            0.26      2.16 r
  core/ctmTdsLR_1_4445/X (sky130_fd_sc_hd__a21o_1)
                                                   0.25      2.42 r
  core/gre_mt_inst_4581/X (sky130_fd_sc_hd__buf_2)
                                                   0.25      2.67 r
  core/ctmTdsLR_1_594/Y (sky130_fd_sc_hd__nand2_1)
                                                   0.09      2.76 f
  core/ctmTdsLR_2_595/Y (sky130_fd_sc_hd__xnor2_1)
                                                   0.14      2.90 f
  core/U41/X (sky130_fd_sc_hd__or2_0)              0.28      3.18 f
  core/ctmTdsLR_1_643/Y (sky130_fd_sc_hd__a21boi_2)
                                                   0.20      3.38 r
  core/U565/Y (sky130_fd_sc_hd__o21ai_1)           0.12      3.50 f
  core/ctmTdsLR_1_648/Y (sky130_fd_sc_hd__a21boi_2)
                                                   0.21      3.71 r
  core/U197/Y (sky130_fd_sc_hd__o21ai_1)           0.14      3.85 f
  core/ctmTdsLR_1_653/Y (sky130_fd_sc_hd__a21boi_2)
                                                   0.20      4.04 r
  core/U195/Y (sky130_fd_sc_hd__o21ai_1)           0.19      4.23 f
  core/ctmTdsLR_1_654/Y (sky130_fd_sc_hd__a21boi_2)
                                                   0.22      4.45 r
  core/U196/Y (sky130_fd_sc_hd__o21ai_1)           0.12      4.58 f
  core/ctmTdsLR_1_655/Y (sky130_fd_sc_hd__a21boi_2)
                                                   0.19      4.76 r
  core/U337/Y (sky130_fd_sc_hd__o21ai_1)           0.13      4.89 f
  core/ctmTdsLR_1_656/Y (sky130_fd_sc_hd__a21boi_2)
                                                   0.19      5.08 r
  core/U336/Y (sky130_fd_sc_hd__o21ai_1)           0.12      5.20 f
  core/ctmTdsLR_1_657/Y (sky130_fd_sc_hd__a21boi_2)
                                                   0.17      5.38 r
  core/U90/Y (sky130_fd_sc_hd__o21ai_0)            0.14      5.51 f
  core/ctmTdsLR_1_658/Y (sky130_fd_sc_hd__nand2_1)
                                                   0.09      5.61 r
  core/ctmTdsLR_2_659/Y (sky130_fd_sc_hd__nand2_1)
                                                   0.07      5.67 f
  core/U934/COUT (sky130_fd_sc_hd__fa_2)           0.35      6.03 f
  core/ctmTdsLR_1_660/Y (sky130_fd_sc_hd__nand2_1)
                                                   0.07      6.10 r
  core/ctmTdsLR_2_661/Y (sky130_fd_sc_hd__nand2_1)
                                                   0.07      6.17 f
  core/U898/COUT (sky130_fd_sc_hd__fa_2)           0.34      6.51 f
  core/U880/COUT (sky130_fd_sc_hd__fa_1)           0.40      6.91 f
  core/U1362/COUT (sky130_fd_sc_hd__fa_1)          0.39      7.30 f
  core/U82/COUT (sky130_fd_sc_hd__fa_1)            0.43      7.73 f
  core/U80/Y (sky130_fd_sc_hd__clkinv_1)           0.07      7.80 r
  core/U600/Y (sky130_fd_sc_hd__o21ai_1)           0.16      7.95 f
  core/U344/COUT (sky130_fd_sc_hd__fa_1)           0.44      8.40 f
  core/U812/COUT (sky130_fd_sc_hd__fa_1)           0.40      8.80 f
  core/U784/COUT (sky130_fd_sc_hd__fa_1)           0.40      9.20 f
  core/U756/COUT (sky130_fd_sc_hd__fa_1)           0.41      9.61 f
  core/ctmTdsLR_1_662/Y (sky130_fd_sc_hd__nand2_1)
                                                   0.09      9.70 r
  core/ctmTdsLR_2_663/Y (sky130_fd_sc_hd__nand2_1)
                                                   0.05      9.75 f
  core/U341/COUT (sky130_fd_sc_hd__fah_1)          0.27     10.03 f
  core/U343/COUT (sky130_fd_sc_hd__fa_1)           0.39     10.42 f
  core/U606/X (sky130_fd_sc_hd__xor2_1)            0.22     10.64 r
  core/U607/Y (sky130_fd_sc_hd__nand2_1)           0.22     10.86 f
  core/HFSBUF_382_82/X (sky130_fd_sc_hd__buf_2)    0.21     11.07 f
  core/gre_mt_inst_4644/X (sky130_fd_sc_hd__buf_2)
                                                   0.17     11.24 f
  core/U645/Y (sky130_fd_sc_hd__o22ai_1)           0.13     11.38 r
  core/CPU_Xreg_value_a4_reg[18][31]/D (sky130_fd_sc_hd__dfxtp_4)
                                                   0.00     11.38 r
  data arrival time                                         11.38

  clock clk (rise edge)                           10.00     10.00
  clock network delay (propagated)                 1.53     11.53
  core/CPU_Xreg_value_a4_reg[18][31]/CLK (sky130_fd_sc_hd__dfxtp_4)
                                                   0.00     11.53 r
  clock uncertainty                               -0.10     11.43
  library setup time                              -0.06     11.37
  data required time                                        11.37
  ------------------------------------------------------------------------
  data required time                                        11.37
  data arrival time                                        -11.38
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00


1
icc2_shell> 