# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DDR_CT.srcs/sources_1/imports/src/DDR_WRAPPER.vhd" \
"../../../../DDR_CT.srcs/sources_1/ip/DDR_CT_CTR/sim/DDR_CT_CTR.vhd" \
"../../../../DDR_CT.srcs/sources_1/new/DDR_CT.vhd" \
"../../../../DDR_CT.ip_user_files/bd/TEST_BD/ip/TEST_BD_DDR_WRAPPER_0_0/sim/TEST_BD_DDR_WRAPPER_0_0.vhd" \
"../../../../DDR_CT.ip_user_files/bd/TEST_BD/ip/TEST_BD_DDR_WRAPPER_0_1/sim/TEST_BD_DDR_WRAPPER_0_1.vhd" \
"../../../../DDR_CT.ip_user_files/bd/TEST_BD/ip/TEST_BD_DDR_CT_0_2/sim/TEST_BD_DDR_CT_0_2.vhd" \
"../../../../DDR_CT.ip_user_files/bd/TEST_BD/sim/TEST_BD.vhd" \
"../../../../DDR_CT.srcs/sources_1/bd/TEST_BD/hdl/TEST_BD_wrapper.vhd" \
"../../../../DDR_CT.srcs/sim_1/new/TEST_BD_TB.vhd" \

# Do not sort compile order
nosort
