Analysis & Synthesis report for FMETER
Thu Mar 16 13:58:52 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for rom2:inst25|altsyncram:altsyncram_component|altsyncram_2ih1:auto_generated
 16. Source assignments for ROM:inst23|altsyncram:altsyncram_component|altsyncram_nc91:auto_generated
 17. Parameter Settings for User Entity Instance: rom2:inst25|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: ROM:inst23|altsyncram:altsyncram_component
 19. altsyncram Parameter Settings by Entity Instance
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 16 13:58:52 2023       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; FMETER                                      ;
; Top-level Entity Name              ; FMETER                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 191                                         ;
;     Total combinational functions  ; 190                                         ;
;     Dedicated logic registers      ; 76                                          ;
; Total registers                    ; 76                                          ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; FMETER             ; FMETER             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; control.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Administrator/Desktop/FMETER/control.vhd                       ;         ;
; CNT10.vhd                        ; yes             ; User VHDL File                         ; C:/Users/Administrator/Desktop/FMETER/CNT10.vhd                         ;         ;
; LATCH4.vhd                       ; yes             ; User VHDL File                         ; C:/Users/Administrator/Desktop/FMETER/LATCH4.vhd                        ;         ;
; LED7S.vhd                        ; yes             ; User VHDL File                         ; C:/Users/Administrator/Desktop/FMETER/LED7S.vhd                         ;         ;
; FMETER.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/Administrator/Desktop/FMETER/FMETER.bdf                        ;         ;
; debounce.vhd                     ; yes             ; User VHDL File                         ; C:/Users/Administrator/Desktop/FMETER/debounce.vhd                      ;         ;
; freq_divider.vhd                 ; yes             ; User VHDL File                         ; C:/Users/Administrator/Desktop/FMETER/freq_divider.vhd                  ;         ;
; four_bit_counter.vhd             ; yes             ; User VHDL File                         ; C:/Users/Administrator/Desktop/FMETER/four_bit_counter.vhd              ;         ;
; four_to_one_mux.vhd              ; yes             ; User VHDL File                         ; C:/Users/Administrator/Desktop/FMETER/four_to_one_mux.vhd               ;         ;
; eight_level_converter.vhd        ; yes             ; User VHDL File                         ; C:/Users/Administrator/Desktop/FMETER/eight_level_converter.vhd         ;         ;
; Divider.vhd                      ; yes             ; User VHDL File                         ; C:/Users/Administrator/Desktop/FMETER/Divider.vhd                       ;         ;
; cnt8.vhd                         ; yes             ; Auto-Found VHDL File                   ; C:/Users/Administrator/Desktop/FMETER/cnt8.vhd                          ;         ;
; rom2.vhd                         ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/Administrator/Desktop/FMETER/rom2.vhd                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera222/13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera222/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera222/13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera222/13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera222/13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera222/13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera222/13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera222/13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera222/13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2ih1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/FMETER/db/altsyncram_2ih1.tdf            ;         ;
; renyi.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/FMETER/renyi.mif                         ;         ;
; rom.vhd                          ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/Administrator/Desktop/FMETER/rom.vhd                           ;         ;
; db/altsyncram_nc91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/FMETER/db/altsyncram_nc91.tdf            ;         ;
; sindat.hex                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/FMETER/sindat.hex                        ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 191      ;
;                                             ;          ;
; Total combinational functions               ; 190      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 105      ;
;     -- 3 input functions                    ; 33       ;
;     -- <=2 input functions                  ; 52       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 152      ;
;     -- arithmetic mode                      ; 38       ;
;                                             ;          ;
; Total registers                             ; 76       ;
;     -- Dedicated logic registers            ; 76       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 47       ;
; Total memory bits                           ; 4096     ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; ry~input ;
; Maximum fan-out                             ; 34       ;
; Total fan-out                               ; 1057     ;
; Average fan-out                             ; 2.81     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; |FMETER                                   ; 190 (4)           ; 76 (0)       ; 4096        ; 0            ; 0       ; 0         ; 47   ; 0            ; |FMETER                                                                            ;              ;
;    |CNT10:inst2|                          ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|CNT10:inst2                                                                ;              ;
;    |CNT10:inst3|                          ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|CNT10:inst3                                                                ;              ;
;    |CNT10:inst4|                          ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|CNT10:inst4                                                                ;              ;
;    |CNT10:inst5|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|CNT10:inst5                                                                ;              ;
;    |CNT8:inst18|                          ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|CNT8:inst18                                                                ;              ;
;    |Divider:inst24|                       ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|Divider:inst24                                                             ;              ;
;    |LATCH4:inst6|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|LATCH4:inst6                                                               ;              ;
;    |LATCH4:inst7|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|LATCH4:inst7                                                               ;              ;
;    |LATCH4:inst8|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|LATCH4:inst8                                                               ;              ;
;    |LATCH4:inst9|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|LATCH4:inst9                                                               ;              ;
;    |LED7S:inst10|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|LED7S:inst10                                                               ;              ;
;    |LED7S:inst11|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|LED7S:inst11                                                               ;              ;
;    |LED7S:inst12|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|LED7S:inst12                                                               ;              ;
;    |LED7S:inst13|                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|LED7S:inst13                                                               ;              ;
;    |ROM:inst23|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|ROM:inst23                                                                 ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|ROM:inst23|altsyncram:altsyncram_component                                 ;              ;
;          |altsyncram_nc91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|ROM:inst23|altsyncram:altsyncram_component|altsyncram_nc91:auto_generated  ;              ;
;    |control:inst|                         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|control:inst                                                               ;              ;
;    |debounce:inst1|                       ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|debounce:inst1                                                             ;              ;
;    |eight_level_converter:inst31|         ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|eight_level_converter:inst31                                               ;              ;
;    |four_bit_counter:inst26|              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|four_bit_counter:inst26                                                    ;              ;
;    |four_to_one_muxz:inst28|              ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|four_to_one_muxz:inst28                                                    ;              ;
;    |freq_divider:inst17|                  ; 45 (45)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|freq_divider:inst17                                                        ;              ;
;    |rom2:inst25|                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|rom2:inst25                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|rom2:inst25|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_2ih1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FMETER|rom2:inst25|altsyncram:altsyncram_component|altsyncram_2ih1:auto_generated ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; ROM:inst23|altsyncram:altsyncram_component|altsyncram_nc91:auto_generated|ALTSYNCRAM  ; AUTO ; ROM         ; 256          ; 8            ; --           ; --           ; 2048 ; ../sindat.hex ;
; rom2:inst25|altsyncram:altsyncram_component|altsyncram_2ih1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; ../renyi.mif  ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File                                ;
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |FMETER|ROM:inst23  ; C:/Users/Administrator/Desktop/FMETER/rom.vhd  ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |FMETER|rom2:inst25 ; C:/Users/Administrator/Desktop/FMETER/rom2.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; LATCH4:inst6|q[0]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst6|q[1]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst6|q[2]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst6|q[3]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst7|q[0]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst7|q[1]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst7|q[2]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst7|q[3]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst8|q[0]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst8|q[1]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst8|q[2]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst8|q[3]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst9|q[0]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst9|q[1]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst9|q[2]                                   ; control:inst|Mux6   ; yes                    ;
; LATCH4:inst9|q[3]                                   ; control:inst|Mux6   ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------+
; Registers Removed During Synthesis                                   ;
+---------------------------------------+------------------------------+
; Register name                         ; Reason for Removal           ;
+---------------------------------------+------------------------------+
; Divider:inst24|counter[0]             ; Merged with CNT8:inst18|Q[0] ;
; Divider:inst24|counter[1]             ; Merged with CNT8:inst18|Q[1] ;
; Total Number of Removed Registers = 2 ;                              ;
+---------------------------------------+------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 76    ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; freq_divider:inst17|divider[0]         ; 4       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FMETER|debounce:inst1|counter[0]         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |FMETER|four_to_one_muxz:inst28|Mux5      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |FMETER|eight_level_converter:inst31|Mux4 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |FMETER|eight_level_converter:inst31|Mux6 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for rom2:inst25|altsyncram:altsyncram_component|altsyncram_2ih1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for ROM:inst23|altsyncram:altsyncram_component|altsyncram_nc91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom2:inst25|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Signed Integer               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ../renyi.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_2ih1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst23|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ../sindat.hex        ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_nc91      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; rom2:inst25|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 256                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; ROM:inst23|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 256                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu Mar 16 13:58:49 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FMETER -c FMETER
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-behav
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file cnt10.vhd
    Info (12022): Found design unit 1: CNT10-one
    Info (12023): Found entity 1: CNT10
Info (12021): Found 2 design units, including 1 entities, in source file latch4.vhd
    Info (12022): Found design unit 1: LATCH4-one
    Info (12023): Found entity 1: LATCH4
Info (12021): Found 2 design units, including 1 entities, in source file led7s.vhd
    Info (12022): Found design unit 1: LED7S-one
    Info (12023): Found entity 1: LED7S
Info (12021): Found 1 design units, including 1 entities, in source file fmeter.bdf
    Info (12023): Found entity 1: FMETER
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-Behavioral
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file freq_divider.vhd
    Info (12022): Found design unit 1: freq_divider-Behavioral
    Info (12023): Found entity 1: freq_divider
Info (12021): Found 2 design units, including 1 entities, in source file four_bit_counter.vhd
    Info (12022): Found design unit 1: four_bit_counter-Behavioral
    Info (12023): Found entity 1: four_bit_counter
Info (12021): Found 2 design units, including 1 entities, in source file four_to_one_mux.vhd
    Info (12022): Found design unit 1: four_to_one_muxz-Behavioral
    Info (12023): Found entity 1: four_to_one_muxz
Info (12021): Found 2 design units, including 1 entities, in source file freq_divider1.vhd
    Info (12022): Found design unit 1: freq_divider1-Behavioral
    Info (12023): Found entity 1: freq_divider1
Info (12021): Found 2 design units, including 1 entities, in source file eight_level_adjustable_divider.vhd
    Info (12022): Found design unit 1: Eight_Level_Adjustable_Divider-rtl
    Info (12023): Found entity 1: Eight_Level_Adjustable_Divider
Info (12021): Found 2 design units, including 1 entities, in source file eight_level_converter.vhd
    Info (12022): Found design unit 1: eight_level_converter-Behavioral
    Info (12023): Found entity 1: eight_level_converter
Info (12021): Found 2 design units, including 1 entities, in source file rom11.vhd
    Info (12022): Found design unit 1: rom11-SYN
    Info (12023): Found entity 1: rom11
Info (12021): Found 2 design units, including 1 entities, in source file divider.vhd
    Info (12022): Found design unit 1: Divider-Behavioral
    Info (12023): Found entity 1: Divider
Info (12127): Elaborating entity "FMETER" for the top level hierarchy
Warning (275011): Block or symbol "LED7S" of instance "inst10" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst19" overlaps another block or symbol
Warning (275011): Block or symbol "four_to_one_muxz" of instance "inst28" overlaps another block or symbol
Warning (275080): Converted elements in bus name "sel" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "sel[3..0]" to "sel3..0"
    Warning (275081): Converted element name(s) from "sel[3..0]" to "sel3..0"
Warning (275080): Converted elements in bus name "sel2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "sel2[2..0]" to "sel22..0"
Info (12128): Elaborating entity "freq_divider" for hierarchy "freq_divider:inst17"
Info (12128): Elaborating entity "four_bit_counter" for hierarchy "four_bit_counter:inst26"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:inst1"
Info (12128): Elaborating entity "LED7S" for hierarchy "LED7S:inst10"
Info (12128): Elaborating entity "LATCH4" for hierarchy "LATCH4:inst6"
Warning (10631): VHDL Process Statement warning at LATCH4.vhd(15): inferring latch(es) for signal or variable "q", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "q[0]" at LATCH4.vhd(15)
Info (10041): Inferred latch for "q[1]" at LATCH4.vhd(15)
Info (10041): Inferred latch for "q[2]" at LATCH4.vhd(15)
Info (10041): Inferred latch for "q[3]" at LATCH4.vhd(15)
Info (12128): Elaborating entity "control" for hierarchy "control:inst"
Info (12128): Elaborating entity "CNT10" for hierarchy "CNT10:inst2"
Info (12128): Elaborating entity "Divider" for hierarchy "Divider:inst24"
Info (12128): Elaborating entity "eight_level_converter" for hierarchy "eight_level_converter:inst31"
Info (12128): Elaborating entity "four_to_one_muxz" for hierarchy "four_to_one_muxz:inst28"
Warning (12125): Using design file cnt8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: CNT8-one
    Info (12023): Found entity 1: CNT8
Info (12128): Elaborating entity "CNT8" for hierarchy "CNT8:inst18"
Warning (12125): Using design file rom2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: rom2-SYN
    Info (12023): Found entity 1: rom2
Info (12128): Elaborating entity "rom2" for hierarchy "rom2:inst25"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom2:inst25|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom2:inst25|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom2:inst25|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../renyi.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ih1.tdf
    Info (12023): Found entity 1: altsyncram_2ih1
Info (12128): Elaborating entity "altsyncram_2ih1" for hierarchy "rom2:inst25|altsyncram:altsyncram_component|altsyncram_2ih1:auto_generated"
Warning (12125): Using design file rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: rom-SYN
    Info (12023): Found entity 1: ROM
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst23"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:inst23|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM:inst23|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM:inst23|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sindat.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nc91.tdf
    Info (12023): Found entity 1: altsyncram_nc91
Info (12128): Elaborating entity "altsyncram_nc91" for hierarchy "ROM:inst23|altsyncram:altsyncram_component|altsyncram_nc91:auto_generated"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 255 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 192 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 482 megabytes
    Info: Processing ended: Thu Mar 16 13:58:52 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


