# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.2.srcs/sources_1/imports/new/Instruction_Dec.vhd" \
"../../../../project_1.2.srcs/sim_1/imports/new/Sim_Ins_Dec.vhd" \

# Do not sort compile order
nosort
