(pcb P:\ISA_IO\DUALESP\HARDWARE\DUALESP.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "8.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  213230 -34612.7  213541 -34647.3  213846 -34720  214139 -34829.7
            214417 -34974.7  214674 -35152.8  214908 -35361.4  215114 -35597.2
            215290 -35856.5  215432 -36135.6  215539 -36430  215608 -36735.4
            215640 -37047  215639 -37203.7  215639 -136264  215637 -136429
            215594 -136757  215510 -137077  215385 -137383  215220 -137670
            215020 -137934  214788 -138169  214526 -138371  214241 -138538
            213936 -138667  213617 -138754  213289 -138800  213124 -138804
            213124 -138804  192804 -138791  192779 -145865  192776 -145948
            192733 -146109  192650 -146253  192532 -146371  192388 -146454
            192227 -146497  192144 -146500  112024 -146508  111941 -146505
            111780 -146462  111636 -146379  111518 -146261  111435 -146117
            111392 -145956  111389 -145873  111372 -138727  106546 -138727
            41554.4 -138760  41400.9 -138758  41096.1 -138721  40798.1 -138647
            40511 -138539  40239.2 -138396  39986.5 -138221  39756.7 -138018
            39553.1 -137788  39378.7 -137535  39236.1 -137264  39127.2 -136977
            39053.7 -136678  39016.7 -136374  39014.4 -136220  38963.2 -37279.9
            38965.8 -37115.8  39008.2 -36790.5  39092.2 -36473.3  39216.4 -36169.7
            39378.8 -35884.7  39576.7 -35622.9  39806.7 -35389  40064.9 -35186.7
            40347.2 -35019.4  40648.6 -34890  40964.3 -34800.5  41288.8 -34752.6
            41452.8 -34747.2  213073 -34612.4  213230 -34612.7)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200)
      (clearance 200 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Custom:STD_DDW_DIP20
      (place U9 156336.000000 -121184.000000 front 90.000000 (PN 74LS688))
      (place U2 186256.000000 -121184.000000 front 90.000000 (PN 74LS245))
      (place U1 123636.000000 -121184.000000 front 90.000000 (PN 74LS244))
    )
    (component Custom:ESP32_Module
      (place U16 76999.400000 -66095.800000 front 90.000000 (PN ESP32_MODULE))
      (place U15 77990.000000 -110368.000000 front 90.000000 (PN ESP32_MODULE))
    )
    (component Custom:STD_DDW_RESISTOR
      (place R6 104123.200000 -100963.600000 front 180.000000 (PN 2KΩ))
      (place R7 104157.200000 -104061.000000 front 180.000000 (PN 1KΩ))
      (place R1 145322.000000 -43712.000000 front 180.000000 (PN 470Ω))
      (place R9 104174.000000 -110260.000000 front 180.000000 (PN 120Ω))
      (place R8 104157.200000 -107159.800000 front 180.000000 (PN 120Ω))
    )
    (component Custom:STD_DDW_RESISTOR::1
      (place R20 72864.000000 -88114.000000 front 0.000000 (PN 120Ω))
      (place R13 190212.000000 -135104.000000 front 0.000000 (PN 800Ω))
      (place R15 190212.000000 -129008.000000 front 0.000000 (PN 800Ω))
      (place R14 190246.000000 -132080.000000 front 0.000000 (PN 400Ω))
      (place R10 193768.000000 -107418.000000 front 0.000000 (PN 270Ω))
      (place R16 193768.000000 -113514.000000 front 0.000000 (PN 400Ω))
      (place R17 193768.000000 -110466.000000 front 0.000000 (PN 800Ω))
      (place R12 193802.000000 -101346.000000 front 0.000000 (PN 400Ω))
      (place R18 55626.000000 -87884.000000 front 0.000000 (PN 2KΩ))
      (place R21 72864.000000 -84558.000000 front 0.000000 (PN 120Ω))
      (place R19 55592.000000 -84558.000000 front 0.000000 (PN 1KΩ))
      (place R11 193768.000000 -104370.000000 front 0.000000 (PN 150Ω))
    )
    (component Custom:STD_DDW_DIP20::1
      (place U12 118816.000000 -61416.000000 front 0.000000 (PN 74LS244))
      (place U3 118816.000000 -98796.000000 front 0.000000 (PN 74LS244))
    )
    (component Custom:STD_DDW_DIP14
      (place U7 178816.000000 -84926.000000 front 0.000000 (PN 74LS32))
      (place U17 148816.000000 -95006.000000 front 0.000000 (PN 74LS08))
      (place U5 133816.000000 -57626.000000 front 0.000000 (PN 74LS32))
      (place U6 163816.000000 -57626.000000 front 0.000000 (PN 74LS07))
      (place U8 163816.000000 -84926.000000 front 0.000000 (PN 74LS32))
      (place U4 133816.000000 -95006.000000 front 0.000000 (PN 74LS04))
    )
    (component Custom:STD_DDW_DIP16
      (place U14 148816.000000 -58906.000000 front 0.000000 (PN 74HC165))
      (place U13 178816.000000 -58906.000000 front 0.000000 (PN 74HC595))
      (place U11 193816.000000 -86206.000000 front 0.000000 (PN 74HC165))
      (place SW1 193816.000000 -58906.000000 front 0.000000 (PN "IO PORT ADDR"))
    )
    (component Custom:STD_DDW_PCAP
      (place C14 104771.000000 -130309.000000 front 0.000000 (PN 10µF))
      (place C16 198457.000000 -41409.000000 front 0.000000 (PN 10µF))
      (place C13 206502.000000 -132842.000000 front 0.000000 (PN 10µF))
    )
    (component Custom:STD_DDW_PINHEAD_V_1x03
      (place J4 158250.000000 -38376.000000 front -90.000000 (PN ESP_SERIAL_0))
      (place J3 131064.000000 -38354.000000 front -90.000000 (PN ESP_SERIAL_1))
    )
    (component Custom:STD_DDW_CAP
      (place C4 146004.000000 -110212.000000 front 0.000000 (PN 0.1µF))
      (place C3 158242.000000 -70866.000000 front 0.000000 (PN 0.1µF))
      (place C7 142020.000000 -71604.000000 front 0.000000 (PN 0.1µF))
      (place C15 205994.000000 -38354.000000 front 0.000000 (PN 100nf))
      (place C10 184438.000000 -97258.000000 front 0.000000 (PN 0.1µF))
      (place C12 171484.000000 -130278.000000 front 0.000000 (PN 0.1µF))
      (place C6 169452.000000 -70842.000000 front 0.000000 (PN 0.1µF))
      (place C8 110778.000000 -83542.000000 front 0.000000 (PN 0.1µF))
      (place C2 134112.000000 -71628.000000 front 0.000000 (PN 0.1µF))
      (place C5 129032.000000 -109982.000000 front 0.000000 (PN 0.1µF))
      (place C9 162086.000000 -98020.000000 front 0.000000 (PN 0.1µF))
      (place C11 185708.000000 -72620.000000 front 0.000000 (PN 0.1µF))
    )
    (component "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (place D3 84582.000000 -86106.000000 front 0.000000 (PN 1N4001))
      (place D2 83820.000000 -130810.000000 front 0.000000 (PN 1N4001))
    )
    (component Custom:STD_DDW_RCA
      (place J9 215844.000000 -38782.000000 front 0.000000 (PN "AUDIO OUT"))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RR1 169164.000000 -42418.000000 front 0.000000 (PN 10KΩ))
      (place RR2 132334.000000 -77724.000000 front 0.000000 (PN 1KΩ))
    )
    (component Custom:STD_DDW_VGA
      (place J5 201600.000000 -110497.000000 front 90.000000 (PN VGA))
    )
    (component Custom:STD_DDW_DIP16::1
      (place U10 169260.000000 -105912.000000 front 90.000000 (PN 74HC595))
    )
    (component Custom:PS2_DIN
      (place J7 210830.580000 -63479.180000 front -90.000000 (PN MOUSE))
      (place J8 210830.580000 -82776.220000 front -90.000000 (PN KEYBOARD))
    )
    (component Custom:BUSEDGE_XT
      (place J6 150592.600000 -132025.200000 front 0.000000 (PN Bus_ISA_8bit_CUSTOM))
    )
    (component Custom:STD_DDW_CAP::1
      (place C1 111022.000000 -70566.000000 front -90.000000 (PN 0.1µF))
    )
    (component Custom:STD_DDW_LED5
      (place D1 145495.400000 -33933.200000 front 0.000000 (PN LED))
    )
  )
  (library
    (image Custom:STD_DDW_DIP20
      (outline (path signal 120  5244 12886  -5256 12886))
      (outline (path signal 120  -5256 12886  -5256 -12754))
      (outline (path signal 120  2244 12826  994 12826))
      (outline (path signal 120  -1006 12826  -2256 12826))
      (outline (path signal 120  -2256 12826  -2256 -12694))
      (outline (path signal 120  2244 -12694  2244 12826))
      (outline (path signal 120  -2256 -12694  2244 -12694))
      (outline (path signal 120  5244 -12754  5244 12886))
      (outline (path signal 120  -5256 -12754  5244 -12754))
      (outline (path signal 0  1035.95 12631.2  982.421 12443.1  895.23 12268  777.349 12111.9
            632.793 11980.1  466.483 11877.1  284.083 11806.5  91.804 11770.5
            -103.804 11770.5  -296.083 11806.5  -478.483 11877.1  -644.793 11980.1
            -789.349 12111.9  -907.23 12268  -994.421 12443.1  -1047.95 12631.2
            -1066 12826  -1048.43 12868.4  -1006 12886  -963.574 12868.4
            -946 12826  -927.938 12642.6  -874.447 12466.3  -787.581 12303.8
            -670.68 12161.3  -528.236 12044.4  -365.722 11957.6  -189.385 11904.1
            -6 11886  177.385 11904.1  353.722 11957.6  516.236 12044.4
            658.68 12161.3  775.581 12303.8  862.447 12466.3  915.938 12642.6
            934 12826  951.574 12868.4  994 12886  1036.43 12868.4  1054 12826))
      (outline (path signal 50  5334 13096  -5366 13096))
      (outline (path signal 50  -5366 13096  -5366 -12954))
      (outline (path signal 50  5334 -12954  5334 13096))
      (outline (path signal 50  -5366 -12954  5334 -12954))
      (outline (path signal 100  5074 12826  -5086 12826))
      (outline (path signal 100  -5086 12826  -5086 -12694))
      (outline (path signal 100  3169 12766  3169 -12634))
      (outline (path signal 100  -2181 12766  3169 12766))
      (outline (path signal 100  -3181 11766  -2181 12766))
      (outline (path signal 100  3169 -12634  -3181 -12634))
      (outline (path signal 100  -3181 -12634  -3181 11766))
      (outline (path signal 100  5074 -12694  5074 12826))
      (outline (path signal 100  -5086 -12694  5074 -12694))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 11496)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 8956)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 6416)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 3876)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 1336)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -1204)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -3744)
      (pin Oval[A]Pad_2400x1600_um 8 -3816 -6284)
      (pin Oval[A]Pad_2400x1600_um 9 -3816 -8824)
      (pin Oval[A]Pad_2400x1600_um 10 -3816 -11364)
      (pin Oval[A]Pad_2400x1600_um 11 3804 -11364)
      (pin Oval[A]Pad_2400x1600_um 12 3804 -8824)
      (pin Oval[A]Pad_2400x1600_um 13 3804 -6284)
      (pin Oval[A]Pad_2400x1600_um 14 3804 -3744)
      (pin Oval[A]Pad_2400x1600_um 15 3804 -1204)
      (pin Oval[A]Pad_2400x1600_um 16 3804 1336)
      (pin Oval[A]Pad_2400x1600_um 17 3804 3876)
      (pin Oval[A]Pad_2400x1600_um 18 3804 6416)
      (pin Oval[A]Pad_2400x1600_um 19 3804 8956)
      (pin Oval[A]Pad_2400x1600_um 20 3804 11496)
    )
    (image Custom:ESP32_Module
      (outline (path signal 120  -13390 19630  -12060 19630))
      (outline (path signal 120  -13390 18300  -13390 19630))
      (outline (path signal 120  14740 17030  14740 -18590))
      (outline (path signal 120  -13390 17030  14740 17030))
      (outline (path signal 120  -13390 17030  -13390 -18590))
      (outline (path signal 120  -13390 -18590  14740 -18590))
      (outline (path signal 50  15240 20100  -13860 20100))
      (outline (path signal 50  -13860 20100  -13860 -19050))
      (outline (path signal 50  15240 -19050  15240 20100))
      (outline (path signal 50  -13860 -19050  15240 -19050))
      (outline (path signal 100  14740 19570  14740 -18530))
      (outline (path signal 100  -12695 19570  14740 19570))
      (outline (path signal 100  -13330 18935  -12695 19570))
      (outline (path signal 100  14740 -18530  -13330 -18530))
      (outline (path signal 100  -13330 -18530  -13330 18935))
      (pin Rect[A]Pad_1700x1700_um 1 -12060 18300)
      (pin Oval[A]Pad_1700x1700_um 2 -12060 15760)
      (pin Oval[A]Pad_1700x1700_um 3 -12060 13220)
      (pin Oval[A]Pad_1700x1700_um 4 -12060 10680)
      (pin Oval[A]Pad_1700x1700_um 5 -12060 8140)
      (pin Oval[A]Pad_1700x1700_um 6 -12060 5600)
      (pin Oval[A]Pad_1700x1700_um 7 -12060 3060)
      (pin Oval[A]Pad_1700x1700_um 8 -12060 520)
      (pin Oval[A]Pad_1700x1700_um 9 -12060 -2020)
      (pin Oval[A]Pad_1700x1700_um 10 -12060 -4560)
      (pin Oval[A]Pad_1700x1700_um 11 -12060 -7100)
      (pin Oval[A]Pad_1700x1700_um 12 -12060 -9640)
      (pin Oval[A]Pad_1700x1700_um 13 -12060 -12180)
      (pin Oval[A]Pad_1700x1700_um 14 -12060 -14720)
      (pin Oval[A]Pad_1700x1700_um 15 -12060 -17260)
      (pin Oval[A]Pad_1700x1700_um 16 13380 -17260)
      (pin Oval[A]Pad_1700x1700_um 17 13380 -14720)
      (pin Oval[A]Pad_1700x1700_um 18 13380 -12180)
      (pin Oval[A]Pad_1700x1700_um 19 13380 -9640)
      (pin Oval[A]Pad_1700x1700_um 20 13380 -7100)
      (pin Oval[A]Pad_1700x1700_um 21 13380 -4560)
      (pin Oval[A]Pad_1700x1700_um 22 13380 -2020)
      (pin Oval[A]Pad_1700x1700_um 23 13380 520)
      (pin Oval[A]Pad_1700x1700_um 24 13380 3060)
      (pin Oval[A]Pad_1700x1700_um 25 13380 5600)
      (pin Oval[A]Pad_1700x1700_um 26 13380 8140)
      (pin Oval[A]Pad_1700x1700_um 27 13380 10680)
      (pin Oval[A]Pad_1700x1700_um 28 13380 13220)
      (pin Oval[A]Pad_1700x1700_um 29 13380 15760)
      (pin Oval[A]Pad_1700x1700_um 30 13380 18300)
    )
    (image Custom:STD_DDW_RESISTOR
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 100  3844 230  3184 230))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  -3776 230  -3116 230))
      (pin Round[A]Pad_1600_um 1 -3776 230)
      (pin Oval[A]Pad_1600x1600_um 2 3844 230)
    )
    (image Custom:STD_DDW_RESISTOR::1
      (outline (path signal 120  -3236 1600  3304 1600))
      (outline (path signal 120  -3236 1270  -3236 1600))
      (outline (path signal 120  -3236 -810  -3236 -1140))
      (outline (path signal 120  -3236 -1140  3304 -1140))
      (outline (path signal 120  3304 1600  3304 1270))
      (outline (path signal 120  3304 -1140  3304 -810))
      (outline (path signal 50  -4826 1730  -4826 -1270))
      (outline (path signal 50  -4826 -1270  4894 -1270))
      (outline (path signal 50  4894 1730  -4826 1730))
      (outline (path signal 50  4894 -1270  4894 1730))
      (outline (path signal 100  -3776 230  -3116 230))
      (outline (path signal 100  -3116 1480  -3116 -1020))
      (outline (path signal 100  -3116 -1020  3184 -1020))
      (outline (path signal 100  3184 1480  -3116 1480))
      (outline (path signal 100  3184 -1020  3184 1480))
      (outline (path signal 100  3844 230  3184 230))
      (pin Round[A]Pad_1600_um 1 -3776 230)
      (pin Oval[A]Pad_1600x1600_um 2 3844 230)
    )
    (image Custom:STD_DDW_DIP20::1
      (outline (path signal 120  -5256 12886  -5256 -12754))
      (outline (path signal 120  -5256 -12754  5244 -12754))
      (outline (path signal 120  -2256 12826  -2256 -12694))
      (outline (path signal 120  -2256 -12694  2244 -12694))
      (outline (path signal 120  -1006 12826  -2256 12826))
      (outline (path signal 120  2244 12826  994 12826))
      (outline (path signal 120  2244 -12694  2244 12826))
      (outline (path signal 120  5244 12886  -5256 12886))
      (outline (path signal 120  5244 -12754  5244 12886))
      (outline (path signal 0  1036.43 12868.4  1054 12826  1035.95 12631.2  982.421 12443.1
            895.23 12268  777.349 12111.9  632.793 11980.1  466.483 11877.1
            284.083 11806.5  91.804 11770.5  -103.804 11770.5  -296.083 11806.5
            -478.483 11877.1  -644.793 11980.1  -789.349 12111.9  -907.23 12268
            -994.421 12443.1  -1047.95 12631.2  -1066 12826  -1048.43 12868.4
            -1006 12886  -963.574 12868.4  -946 12826  -927.938 12642.6
            -874.447 12466.3  -787.581 12303.8  -670.68 12161.3  -528.236 12044.4
            -365.722 11957.6  -189.385 11904.1  -6 11886  177.385 11904.1
            353.722 11957.6  516.236 12044.4  658.68 12161.3  775.581 12303.8
            862.447 12466.3  915.938 12642.6  934 12826  951.574 12868.4
            994 12886))
      (outline (path signal 50  -5366 13096  -5366 -12954))
      (outline (path signal 50  -5366 -12954  5334 -12954))
      (outline (path signal 50  5334 13096  -5366 13096))
      (outline (path signal 50  5334 -12954  5334 13096))
      (outline (path signal 100  -5086 12826  -5086 -12694))
      (outline (path signal 100  -5086 -12694  5074 -12694))
      (outline (path signal 100  -3181 11766  -2181 12766))
      (outline (path signal 100  -3181 -12634  -3181 11766))
      (outline (path signal 100  -2181 12766  3169 12766))
      (outline (path signal 100  3169 12766  3169 -12634))
      (outline (path signal 100  3169 -12634  -3181 -12634))
      (outline (path signal 100  5074 12826  -5086 12826))
      (outline (path signal 100  5074 -12694  5074 12826))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 11496)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 8956)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 6416)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 3876)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 1336)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -1204)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -3744)
      (pin Oval[A]Pad_2400x1600_um 8 -3816 -6284)
      (pin Oval[A]Pad_2400x1600_um 9 -3816 -8824)
      (pin Oval[A]Pad_2400x1600_um 10 -3816 -11364)
      (pin Oval[A]Pad_2400x1600_um 11 3804 -11364)
      (pin Oval[A]Pad_2400x1600_um 12 3804 -8824)
      (pin Oval[A]Pad_2400x1600_um 13 3804 -6284)
      (pin Oval[A]Pad_2400x1600_um 14 3804 -3744)
      (pin Oval[A]Pad_2400x1600_um 15 3804 -1204)
      (pin Oval[A]Pad_2400x1600_um 16 3804 1336)
      (pin Oval[A]Pad_2400x1600_um 17 3804 3876)
      (pin Oval[A]Pad_2400x1600_um 18 3804 6416)
      (pin Oval[A]Pad_2400x1600_um 19 3804 8956)
      (pin Oval[A]Pad_2400x1600_um 20 3804 11496)
    )
    (image Custom:STD_DDW_DIP14
      (outline (path signal 120  -5256 9096  -5256 -8924))
      (outline (path signal 120  -5256 -8924  5244 -8924))
      (outline (path signal 120  -2256 9036  -2256 -8864))
      (outline (path signal 120  -2256 -8864  2244 -8864))
      (outline (path signal 120  -1006 9036  -2256 9036))
      (outline (path signal 120  2244 9036  994 9036))
      (outline (path signal 120  2244 -8864  2244 9036))
      (outline (path signal 120  5244 9096  -5256 9096))
      (outline (path signal 120  5244 -8924  5244 9096))
      (outline (path signal 0  1036.43 9078.43  1054 9036  1035.95 8841.23  982.421 8653.08
            895.23 8477.98  777.349 8321.88  632.793 8190.1  466.483 8087.13
            284.083 8016.47  91.804 7980.52  -103.804 7980.52  -296.083 8016.47
            -478.483 8087.13  -644.793 8190.1  -789.349 8321.88  -907.23 8477.98
            -994.421 8653.08  -1047.95 8841.23  -1066 9036  -1048.43 9078.43
            -1006 9096  -963.574 9078.43  -946 9036  -927.938 8852.61  -874.447 8676.28
            -787.581 8513.76  -670.68 8371.32  -528.236 8254.42  -365.722 8167.55
            -189.385 8114.06  -6 8096  177.385 8114.06  353.722 8167.55
            516.236 8254.42  658.68 8371.32  775.581 8513.76  862.447 8676.28
            915.938 8852.61  934 9036  951.574 9078.43  994 9096))
      (outline (path signal 50  -5366 9306  -5366 -9144))
      (outline (path signal 50  -5366 -9144  5334 -9144))
      (outline (path signal 50  5334 9306  -5366 9306))
      (outline (path signal 50  5334 -9144  5334 9306))
      (outline (path signal 100  -5086 9036  -5086 -8864))
      (outline (path signal 100  -5086 -8864  5074 -8864))
      (outline (path signal 100  -3181 7976  -2181 8976))
      (outline (path signal 100  -3181 -8804  -3181 7976))
      (outline (path signal 100  -2181 8976  3169 8976))
      (outline (path signal 100  3169 8976  3169 -8804))
      (outline (path signal 100  3169 -8804  -3181 -8804))
      (outline (path signal 100  5074 9036  -5086 9036))
      (outline (path signal 100  5074 -8864  5074 9036))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 7706)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 5166)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 2626)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 86)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 -2454)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -4994)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -7534)
      (pin Oval[A]Pad_2400x1600_um 8 3804 -7534)
      (pin Oval[A]Pad_2400x1600_um 9 3804 -4994)
      (pin Oval[A]Pad_2400x1600_um 10 3804 -2454)
      (pin Oval[A]Pad_2400x1600_um 11 3804 86)
      (pin Oval[A]Pad_2400x1600_um 12 3804 2626)
      (pin Oval[A]Pad_2400x1600_um 13 3804 5166)
      (pin Oval[A]Pad_2400x1600_um 14 3804 7706)
    )
    (image Custom:STD_DDW_DIP16
      (outline (path signal 120  -5256 10376  -5256 -10184))
      (outline (path signal 120  -5256 -10184  5244 -10184))
      (outline (path signal 120  -2256 10316  -2256 -10124))
      (outline (path signal 120  -2256 -10124  2244 -10124))
      (outline (path signal 120  -1006 10316  -2256 10316))
      (outline (path signal 120  2244 10316  994 10316))
      (outline (path signal 120  2244 -10124  2244 10316))
      (outline (path signal 120  5244 10376  -5256 10376))
      (outline (path signal 120  5244 -10184  5244 10376))
      (outline (path signal 0  1036.43 10358.4  1054 10316  1035.95 10121.2  982.421 9933.08
            895.23 9757.98  777.349 9601.88  632.793 9470.1  466.483 9367.13
            284.083 9296.47  91.804 9260.52  -103.804 9260.52  -296.083 9296.47
            -478.483 9367.13  -644.793 9470.1  -789.349 9601.88  -907.23 9757.98
            -994.421 9933.08  -1047.95 10121.2  -1066 10316  -1048.43 10358.4
            -1006 10376  -963.574 10358.4  -946 10316  -927.938 10132.6
            -874.447 9956.28  -787.581 9793.76  -670.68 9651.32  -528.236 9534.42
            -365.722 9447.55  -189.385 9394.06  -6 9376  177.385 9394.06
            353.722 9447.55  516.236 9534.42  658.68 9651.32  775.581 9793.76
            862.447 9956.28  915.938 10132.6  934 10316  951.574 10358.4
            994 10376))
      (outline (path signal 50  -5366 10586  -5366 -10414))
      (outline (path signal 50  -5366 -10414  5334 -10414))
      (outline (path signal 50  5334 10586  -5366 10586))
      (outline (path signal 50  5334 -10414  5334 10586))
      (outline (path signal 100  -5086 10316  -5086 -10124))
      (outline (path signal 100  -5086 -10124  5074 -10124))
      (outline (path signal 100  -3181 9256  -2181 10256))
      (outline (path signal 100  -3181 -10064  -3181 9256))
      (outline (path signal 100  -2181 10256  3169 10256))
      (outline (path signal 100  3169 10256  3169 -10064))
      (outline (path signal 100  3169 -10064  -3181 -10064))
      (outline (path signal 100  5074 10316  -5086 10316))
      (outline (path signal 100  5074 -10124  5074 10316))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 8986)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 6446)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 3906)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 1366)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 -1174)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -3714)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -6254)
      (pin Oval[A]Pad_2400x1600_um 8 -3816 -8794)
      (pin Oval[A]Pad_2400x1600_um 9 3804 -8794)
      (pin Oval[A]Pad_2400x1600_um 10 3804 -6254)
      (pin Oval[A]Pad_2400x1600_um 11 3804 -3714)
      (pin Oval[A]Pad_2400x1600_um 12 3804 -1174)
      (pin Oval[A]Pad_2400x1600_um 13 3804 1366)
      (pin Oval[A]Pad_2400x1600_um 14 3804 3906)
      (pin Oval[A]Pad_2400x1600_um 15 3804 6446)
      (pin Oval[A]Pad_2400x1600_um 16 3804 8986)
    )
    (image Custom:STD_DDW_PCAP
      (outline (path signal 120  -2907.78 1482  -2407.78 1482))
      (outline (path signal 120  -2657.78 1732  -2657.78 1232))
      (outline (path signal 120  -103 2587  -103 -2573))
      (outline (path signal 120  -63 2587  -63 -2573))
      (outline (path signal 120  -23 2586  -23 -2572))
      (outline (path signal 120  17 2585  17 -2571))
      (outline (path signal 120  57 2583  57 -2569))
      (outline (path signal 120  97 2580  97 -2566))
      (outline (path signal 120  137 2576  137 1047))
      (outline (path signal 120  137 -1033  137 -2562))
      (outline (path signal 120  177 2572  177 1047))
      (outline (path signal 120  177 -1033  177 -2558))
      (outline (path signal 120  217 2568  217 1047))
      (outline (path signal 120  217 -1033  217 -2554))
      (outline (path signal 120  257 2563  257 1047))
      (outline (path signal 120  257 -1033  257 -2549))
      (outline (path signal 120  297 2557  297 1047))
      (outline (path signal 120  297 -1033  297 -2543))
      (outline (path signal 120  337 2550  337 1047))
      (outline (path signal 120  337 -1033  337 -2536))
      (outline (path signal 120  377 2543  377 1047))
      (outline (path signal 120  377 -1033  377 -2529))
      (outline (path signal 120  417 2535  417 1047))
      (outline (path signal 120  417 -1033  417 -2521))
      (outline (path signal 120  457 2527  457 1047))
      (outline (path signal 120  457 -1033  457 -2513))
      (outline (path signal 120  497 2518  497 1047))
      (outline (path signal 120  497 -1033  497 -2504))
      (outline (path signal 120  537 2508  537 1047))
      (outline (path signal 120  537 -1033  537 -2494))
      (outline (path signal 120  577 2498  577 1047))
      (outline (path signal 120  577 -1033  577 -2484))
      (outline (path signal 120  618 2487  618 1047))
      (outline (path signal 120  618 -1033  618 -2473))
      (outline (path signal 120  658 2475  658 1047))
      (outline (path signal 120  658 -1033  658 -2461))
      (outline (path signal 120  698 2462  698 1047))
      (outline (path signal 120  698 -1033  698 -2448))
      (outline (path signal 120  738 2449  738 1047))
      (outline (path signal 120  738 -1033  738 -2435))
      (outline (path signal 120  778 2435  778 1047))
      (outline (path signal 120  778 -1033  778 -2421))
      (outline (path signal 120  818 2421  818 1047))
      (outline (path signal 120  818 -1033  818 -2407))
      (outline (path signal 120  858 2405  858 1047))
      (outline (path signal 120  858 -1033  858 -2391))
      (outline (path signal 120  898 2389  898 1047))
      (outline (path signal 120  898 -1033  898 -2375))
      (outline (path signal 120  938 2372  938 1047))
      (outline (path signal 120  938 -1033  938 -2358))
      (outline (path signal 120  978 2355  978 1047))
      (outline (path signal 120  978 -1033  978 -2341))
      (outline (path signal 120  1018 2336  1018 1047))
      (outline (path signal 120  1018 -1033  1018 -2322))
      (outline (path signal 120  1058 2317  1058 1047))
      (outline (path signal 120  1058 -1033  1058 -2303))
      (outline (path signal 120  1098 2297  1098 1047))
      (outline (path signal 120  1098 -1033  1098 -2283))
      (outline (path signal 120  1138 2275  1138 1047))
      (outline (path signal 120  1138 -1033  1138 -2261))
      (outline (path signal 120  1178 2254  1178 1047))
      (outline (path signal 120  1178 -1033  1178 -2240))
      (outline (path signal 120  1218 2231  1218 1047))
      (outline (path signal 120  1218 -1033  1218 -2217))
      (outline (path signal 120  1258 2207  1258 1047))
      (outline (path signal 120  1258 -1033  1258 -2193))
      (outline (path signal 120  1298 2182  1298 1047))
      (outline (path signal 120  1298 -1033  1298 -2168))
      (outline (path signal 120  1338 2156  1338 1047))
      (outline (path signal 120  1338 -1033  1338 -2142))
      (outline (path signal 120  1378 2129  1378 1047))
      (outline (path signal 120  1378 -1033  1378 -2115))
      (outline (path signal 120  1418 2102  1418 1047))
      (outline (path signal 120  1418 -1033  1418 -2088))
      (outline (path signal 120  1458 2072  1458 1047))
      (outline (path signal 120  1458 -1033  1458 -2058))
      (outline (path signal 120  1498 2042  1498 1047))
      (outline (path signal 120  1498 -1033  1498 -2028))
      (outline (path signal 120  1538 2011  1538 1047))
      (outline (path signal 120  1538 -1033  1538 -1997))
      (outline (path signal 120  1578 1978  1578 1047))
      (outline (path signal 120  1578 -1033  1578 -1964))
      (outline (path signal 120  1618 1944  1618 1047))
      (outline (path signal 120  1618 -1033  1618 -1930))
      (outline (path signal 120  1658 1908  1658 1047))
      (outline (path signal 120  1658 -1033  1658 -1894))
      (outline (path signal 120  1698 1871  1698 1047))
      (outline (path signal 120  1698 -1033  1698 -1857))
      (outline (path signal 120  1738 1833  1738 1047))
      (outline (path signal 120  1738 -1033  1738 -1819))
      (outline (path signal 120  1778 1792  1778 1047))
      (outline (path signal 120  1778 -1033  1778 -1778))
      (outline (path signal 120  1818 1750  1818 1047))
      (outline (path signal 120  1818 -1033  1818 -1736))
      (outline (path signal 120  1858 1706  1858 1047))
      (outline (path signal 120  1858 -1033  1858 -1692))
      (outline (path signal 120  1898 1660  1898 1047))
      (outline (path signal 120  1898 -1033  1898 -1646))
      (outline (path signal 120  1938 1612  1938 1047))
      (outline (path signal 120  1938 -1033  1938 -1598))
      (outline (path signal 120  1978 1561  1978 1047))
      (outline (path signal 120  1978 -1033  1978 -1547))
      (outline (path signal 120  2018 1507  2018 1047))
      (outline (path signal 120  2018 -1033  2018 -1493))
      (outline (path signal 120  2058 1450  2058 1047))
      (outline (path signal 120  2058 -1033  2058 -1436))
      (outline (path signal 120  2098 1390  2098 1047))
      (outline (path signal 120  2098 -1033  2098 -1376))
      (outline (path signal 120  2138 1326  2138 1047))
      (outline (path signal 120  2138 -1033  2138 -1312))
      (outline (path signal 120  2178 1258  2178 1047))
      (outline (path signal 120  2178 -1033  2178 -1244))
      (outline (path signal 120  2218 1185  2218 -1171))
      (outline (path signal 120  2258 1105  2258 -1091))
      (outline (path signal 120  2298 1018  2298 -1004))
      (outline (path signal 120  2338 922  2338 -908))
      (outline (path signal 120  2378 812  2378 -798))
      (outline (path signal 120  2418 684  2418 -670))
      (outline (path signal 120  2458 525  2458 -511))
      (outline (path signal 120  2498 291  2498 -277))
      (outline (path signal 120  2517 7  2497.9 -308.806  2440.87 -620.007  2346.74 -922.065
            2216.89 -1210.58  2053.22 -1481.33  1858.1 -1730.38  1634.38 -1954.1
            1385.33 -2149.22  1114.58 -2312.89  826.065 -2442.74  524.007 -2536.87
            212.806 -2593.9  -103 -2613  -418.806 -2593.9  -730.007 -2536.87
            -1032.07 -2442.74  -1320.58 -2312.89  -1591.33 -2149.22  -1840.38 -1954.1
            -2064.1 -1730.38  -2259.22 -1481.33  -2422.89 -1210.58  -2552.74 -922.065
            -2646.87 -620.007  -2703.9 -308.806  -2723 7  -2703.9 322.806
            -2646.87 634.007  -2552.74 936.065  -2422.89 1224.58  -2259.22 1495.33
            -2064.1 1744.38  -1840.38 1968.1  -1591.33 2163.22  -1320.58 2326.89
            -1032.07 2456.74  -730.007 2550.87  -418.806 2607.9  -103 2627
            212.806 2607.9  524.007 2550.87  826.065 2456.74  1114.58 2326.89
            1385.33 2163.22  1634.38 1968.1  1858.1 1744.38  2053.22 1495.33
            2216.89 1224.58  2346.74 936.065  2440.87 634.007  2497.9 322.806
            2517 7))
      (outline (path signal 50  2647 7  2627.7 -318.251  2570.06 -638.937  2474.9 -950.554
            2343.56 -1248.73  2177.87 -1529.28  1980.16 -1788.26  1753.2 -2022.04
            1500.19 -2227.34  1224.68 -2401.27  930.526 -2541.4  621.865 -2645.75
            303.028 -2712.86  -21.508 -2741.79  -347.189 -2732.14  -669.441 -2684.03
            -983.742 -2598.15  -1285.68 -2475.69  -1571.01 -2318.39  -1835.74 -2128.44
            -2076.14 -1908.52  -2288.85 -1661.7  -2470.87 -1391.46  -2619.65 -1101.59
            -2733.1 -796.156  -2809.63 -479.448  -2848.17 -155.912  -2848.17 169.912
            -2809.63 493.448  -2733.1 810.156  -2619.65 1115.59  -2470.87 1405.46
            -2288.85 1675.7  -2076.14 1922.52  -1835.74 2142.44  -1571.01 2332.39
            -1285.68 2489.69  -983.742 2612.15  -669.441 2698.03  -347.189 2746.14
            -21.508 2755.79  303.028 2726.86  621.865 2659.75  930.526 2555.4
            1224.68 2415.27  1500.19 2241.34  1753.2 2036.04  1980.16 1802.26
            2177.87 1543.28  2343.56 1262.73  2474.9 964.554  2570.06 652.937
            2627.7 332.251  2647 7))
      (outline (path signal 100  -2236.61 1094.5  -1736.61 1094.5))
      (outline (path signal 100  -1986.61 1344.5  -1986.61 844.5))
      (outline (path signal 100  2397 7  2378.05 -300.221  2321.49 -602.784  2228.18 -896.104
            2099.53 -1175.73  1937.49 -1437.43  1744.52 -1677.24  1523.55 -1891.51
            1277.91 -2077.01  1011.35 -2230.91  727.887 -2350.89  431.833 -2435.12
            127.671 -2482.34  -179.988 -2491.81  -486.479 -2463.41  -787.157 -2397.56
            -1077.46 -2295.26  -1353 -2158.06  -1609.59 -1988.04  -1843.34 -1787.78
            -2050.7 -1560.31  -2228.54 -1309.08  -2374.16 -1037.9  -2485.36 -750.882
            -2560.43 -452.374  -2598.26 -146.902  -2598.26 160.902  -2560.43 466.374
            -2485.36 764.882  -2374.16 1051.9  -2228.54 1323.08  -2050.7 1574.31
            -1843.34 1801.78  -1609.59 2002.04  -1353 2172.06  -1077.46 2309.26
            -787.157 2411.56  -486.479 2477.41  -179.988 2505.81  127.671 2496.34
            431.833 2449.12  727.887 2364.89  1011.35 2244.91  1277.91 2091.01
            1523.55 1905.51  1744.52 1691.24  1937.49 1451.43  2099.53 1189.73
            2228.18 910.104  2321.49 616.784  2378.05 314.221  2397 7))
      (pin Rect[A]Pad_1600x1600_um 1 -1353 7)
      (pin Round[A]Pad_1600_um 2 1147 7)
    )
    (image Custom:STD_DDW_PINHEAD_V_1x03
      (outline (path signal 120  -1352 -3878  1308 -3878))
      (outline (path signal 120  -1352 1262  -1352 -3878))
      (outline (path signal 120  -1352 1262  1308 1262))
      (outline (path signal 120  1308 1262  1308 -3878))
      (outline (path signal 120  -1352 2532  -1352 3862))
      (outline (path signal 120  -1352 3862  -22 3862))
      (outline (path signal 50  -1822 -4318  1778 -4318))
      (outline (path signal 50  1778 -4318  1778 4332))
      (outline (path signal 50  -1822 4332  -1822 -4318))
      (outline (path signal 50  1778 4332  -1822 4332))
      (outline (path signal 100  -1292 -3818  -1292 3167))
      (outline (path signal 100  1248 -3818  -1292 -3818))
      (outline (path signal 100  -1292 3167  -657 3802))
      (outline (path signal 100  -657 3802  1248 3802))
      (outline (path signal 100  1248 3802  1248 -3818))
      (pin Rect[A]Pad_1700x1700_um 1 -22 2532)
      (pin Oval[A]Pad_1700x1700_um 2 -22 -8)
      (pin Oval[A]Pad_1700x1700_um 3 -22 -2548)
    )
    (image Custom:STD_DDW_CAP
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (outline (path signal 100  2506 -1274  2506 1226))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image "Diode_THT:D_DO-41_SOD81_P10.16mm_Horizontal"
      (outline (path signal 120  1340 0  2360 0))
      (outline (path signal 120  2360 1470  2360 -1470))
      (outline (path signal 120  2360 -1470  7800 -1470))
      (outline (path signal 120  3140 1470  3140 -1470))
      (outline (path signal 120  3260 1470  3260 -1470))
      (outline (path signal 120  3380 1470  3380 -1470))
      (outline (path signal 120  7800 1470  2360 1470))
      (outline (path signal 120  7800 -1470  7800 1470))
      (outline (path signal 120  8820 0  7800 0))
      (outline (path signal 50  -1350 1600  -1350 -1600))
      (outline (path signal 50  -1350 -1600  11510 -1600))
      (outline (path signal 50  11510 1600  -1350 1600))
      (outline (path signal 50  11510 -1600  11510 1600))
      (outline (path signal 100  0 0  2480 0))
      (outline (path signal 100  2480 1350  2480 -1350))
      (outline (path signal 100  2480 -1350  7680 -1350))
      (outline (path signal 100  3160 1350  3160 -1350))
      (outline (path signal 100  3260 1350  3260 -1350))
      (outline (path signal 100  3360 1350  3360 -1350))
      (outline (path signal 100  7680 1350  2480 1350))
      (outline (path signal 100  7680 -1350  7680 1350))
      (outline (path signal 100  10160 0  7680 0))
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
      (pin Oval[A]Pad_2200x2200_um 2 10160 0)
    )
    (image Custom:STD_DDW_RCA
      (outline (path signal 127  -9844 -3718  -1844 -3718))
      (outline (path signal 127  -9844 -6718  -9844 -3718))
      (outline (path signal 127  -9844 -10718  -9444 -10718))
      (outline (path signal 127  -9844 -13718  -9844 -10718))
      (outline (path signal 127  -9844 -13718  -1844 -13718))
      (outline (path signal 127  -9444 -6718  -9844 -6718))
      (outline (path signal 127  -9444 -7718  -9444 -6718))
      (outline (path signal 127  -9444 -10718  -9444 -9718))
      (outline (path signal 127  156 -11718  156 -5718))
      (outline (path signal 127  406 -4568  9046 -4568))
      (outline (path signal 127  9266 -12868  406 -12868))
      (outline (path signal 127  9656 -5178  9656 -12478))
      (outline (path signal 0  9195.87 -4521.39  9338.22 -4571.2  9465.92 -4651.44  9572.56 -4758.08
            9652.8 -4885.78  9702.61 -5028.13  9719.5 -5178  9700.9 -5222.9
            9656 -5241.5  9611.1 -5222.9  9592.5 -5178  9578.8 -5056.39
            9538.38 -4940.88  9473.27 -4837.26  9386.74 -4750.73  9283.12 -4685.62
            9167.61 -4645.2  9046 -4631.5  9001.1 -4612.9  8982.5 -4568
            9001.1 -4523.1  9046 -4504.5))
      (outline (path signal 0  9700.9 -12433.1  9719.5 -12478  9704.05 -12595.4  9658.74 -12704.8
            9586.67 -12798.7  9492.75 -12870.7  9383.37 -12916  9266 -12931.5
            9221.1 -12912.9  9202.5 -12868  9221.1 -12823.1  9266 -12804.5
            9366.89 -12788.5  9457.91 -12742.1  9530.14 -12669.9  9576.52 -12578.9
            9592.5 -12478  9611.1 -12433.1  9656 -12414.5))
      (outline (path signal 200  -3734 -14231  -3749.88 -14285.1  -3792.46 -14322  -3848.23 -14330
            -3899.49 -14306.6  -3929.95 -14259.2  -3929.95 -14202.8  -3899.49 -14155.4
            -3848.23 -14132  -3792.46 -14140  -3749.88 -14176.9  -3734 -14231))
      (outline (path signal 10  -1544 -3568  -1544 -5368))
      (outline (path signal 10  -1544 -5368  156 -5368))
      (outline (path signal 10  -1544 -12068  -1544 -13868))
      (outline (path signal 10  -1544 -13868  156 -13868))
      (outline (path signal 10  156 -3568  -1544 -3568))
      (outline (path signal 10  156 -5368  156 -3568))
      (outline (path signal 10  156 -12068  -1544 -12068))
      (outline (path signal 10  156 -13868  156 -12068))
      (outline (path signal 50  -10294 -3468  -10294 -13968))
      (outline (path signal 50  -10294 -13968  -1794 -13968))
      (outline (path signal 50  -1794 -3318  -1794 -3468))
      (outline (path signal 50  -1794 -3468  -10294 -3468))
      (outline (path signal 50  -1794 -13968  -1794 -14118))
      (outline (path signal 50  -1794 -14118  406 -14118))
      (outline (path signal 50  406 -3318  -1794 -3318))
      (outline (path signal 50  406 -4318  406 -3318))
      (outline (path signal 50  406 -13118  9906 -13118))
      (outline (path signal 50  406 -14118  406 -13118))
      (outline (path signal 50  9906 -4318  406 -4318))
      (outline (path signal 50  9906 -13118  9906 -4318))
      (outline (path signal 127  -9844 -3718  156 -3718))
      (outline (path signal 127  -9844 -6718  -9844 -3718))
      (outline (path signal 127  -9844 -10718  -9444 -10718))
      (outline (path signal 127  -9844 -13718  -9844 -10718))
      (outline (path signal 127  -9444 -6718  -9844 -6718))
      (outline (path signal 127  -9444 -10718  -9444 -6718))
      (outline (path signal 127  156 -3718  156 -4568))
      (outline (path signal 127  156 -4568  156 -12868))
      (outline (path signal 127  156 -4568  9066 -4568))
      (outline (path signal 127  156 -12868  156 -13718))
      (outline (path signal 127  156 -13718  -9844 -13718))
      (outline (path signal 127  9266 -12868  156 -12868))
      (outline (path signal 127  9656 -5158  9656 -12478))
      (outline (path signal 0  9211.42 -4520.89  9349.54 -4569.22  9473.45 -4647.07  9576.93 -4750.55
            9654.78 -4874.46  9703.11 -5012.58  9719.5 -5158  9700.9 -5202.9
            9656 -5221.5  9611.1 -5202.9  9592.5 -5158  9579.3 -5040.84
            9540.36 -4929.56  9477.63 -4829.73  9394.27 -4746.37  9294.44 -4683.64
            9183.16 -4644.7  9066 -4631.5  9021.1 -4612.9  9002.5 -4568
            9021.1 -4523.1  9066 -4504.5))
      (outline (path signal 0  9700.9 -12433.1  9719.5 -12478  9704.05 -12595.4  9658.74 -12704.8
            9586.67 -12798.7  9492.75 -12870.7  9383.37 -12916  9266 -12931.5
            9221.1 -12912.9  9202.5 -12868  9221.1 -12823.1  9266 -12804.5
            9366.89 -12788.5  9457.91 -12742.1  9530.14 -12669.9  9576.52 -12578.9
            9592.5 -12478  9611.1 -12433.1  9656 -12414.5))
      (outline (path signal 200  -3734 -11818  -3749.88 -11872.1  -3792.46 -11909  -3848.23 -11917
            -3899.49 -11893.6  -3929.95 -11846.2  -3929.95 -11789.8  -3899.49 -11742.4
            -3848.23 -11719  -3792.46 -11727  -3749.88 -11763.9  -3734 -11818))
      (pin Oval[A]Pad_2400x4800_um 1 -3844 -8718)
      (pin Oval[A]Pad_3400x1700_um 2 -8344 -8718)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image Custom:STD_DDW_VGA
      (outline (path signal 120  4602 -3855.66  4352 -4288.68))
      (outline (path signal 120  4102 -3855.66  4602 -3855.66))
      (outline (path signal 120  4352 -4288.68  4102 -3855.66))
      (outline (path signal 120  15522 -4750  15522 -13350))
      (outline (path signal 120  -15448 -4750  15522 -4750))
      (outline (path signal 120  -15448 -13350  -15448 -4750))
      (outline (path signal 50  16002 -4270  -15898 -4270))
      (outline (path signal 50  -15898 -4270  -15898 -20320))
      (outline (path signal 50  16002 -20320  16002 -4270))
      (outline (path signal 50  -15898 -20320  16002 -20320))
      (outline (path signal 100  15462 -4810  -15388 -4810))
      (outline (path signal 100  -15388 -4810  -15388 -13410))
      (outline (path signal 100  15462 -13410  15462 -4810))
      (outline (path signal 100  15462 -13410  -15388 -13410))
      (outline (path signal 100  14137 -13410  14137 -8470))
      (outline (path signal 100  10937 -13410  10937 -8470))
      (outline (path signal 100  -10863 -13410  -10863 -8470))
      (outline (path signal 100  -14063 -13410  -14063 -8470))
      (outline (path signal 100  -15388 -13410  15462 -13410))
      (outline (path signal 100  -15388 -13410  -15388 -13810))
      (outline (path signal 100  15462 -13810  15462 -13410))
      (outline (path signal 100  15037 -13810  10037 -13810))
      (outline (path signal 100  10037 -13810  10037 -18810))
      (outline (path signal 100  8187 -13810  -8113 -13810))
      (outline (path signal 100  -8113 -13810  -8113 -19810))
      (outline (path signal 100  -9963 -13810  -14963 -13810))
      (outline (path signal 100  -14963 -13810  -14963 -18810))
      (outline (path signal 100  -15388 -13810  15462 -13810))
      (outline (path signal 100  15037 -18810  15037 -13810))
      (outline (path signal 100  10037 -18810  15037 -18810))
      (outline (path signal 100  -9963 -18810  -9963 -13810))
      (outline (path signal 100  -14963 -18810  -9963 -18810))
      (outline (path signal 100  8187 -19810  8187 -13810))
      (outline (path signal 100  -8113 -19810  8187 -19810))
      (outline (path signal 0  14172.4 -8505.35  14137 -8520  14101.6 -8505.35  14087 -8470
            14069.7 -8238.98  14018.1 -8013.13  13933.5 -7797.48  13817.7 -7596.85
            13673.2 -7415.73  13503.4 -7258.16  13312 -7127.66  13103.3 -7027.15
            12881.9 -6958.86  12652.8 -6924.33  12421.2 -6924.33  12192.1 -6958.86
            11970.7 -7027.15  11762 -7127.66  11570.6 -7258.16  11400.8 -7415.73
            11256.3 -7596.85  11140.5 -7797.48  11055.9 -8013.13  11004.3 -8238.98
            10987 -8470  10972.4 -8505.35  10937 -8520  10901.6 -8505.35
            10887 -8470  10905.4 -8224.08  10960.3 -7983.65  11050.4 -7754.09
            11173.7 -7540.52  11327.5 -7347.72  11508.2 -7179.98  11712 -7041.06
            11934.2 -6934.06  12169.8 -6861.37  12413.7 -6824.61  12660.3 -6824.61
            12904.2 -6861.37  13139.8 -6934.06  13362 -7041.06  13565.8 -7179.98
            13746.5 -7347.72  13900.3 -7540.52  14023.6 -7754.09  14113.7 -7983.65
            14168.6 -8224.08  14187 -8470))
      (outline (path signal 0  -10827.6 -8505.35  -10863 -8520  -10898.4 -8505.35  -10913 -8470
            -10930.3 -8238.98  -10981.9 -8013.13  -11066.5 -7797.48  -11182.3 -7596.85
            -11326.8 -7415.73  -11496.6 -7258.16  -11688 -7127.66  -11896.7 -7027.15
            -12118.1 -6958.86  -12347.2 -6924.33  -12578.8 -6924.33  -12807.9 -6958.86
            -13029.3 -7027.15  -13238 -7127.66  -13429.4 -7258.16  -13599.2 -7415.73
            -13743.7 -7596.85  -13859.5 -7797.48  -13944.1 -8013.13  -13995.7 -8238.98
            -14013 -8470  -14027.6 -8505.35  -14063 -8520  -14098.4 -8505.35
            -14113 -8470  -14094.6 -8224.08  -14039.7 -7983.65  -13949.6 -7754.09
            -13826.3 -7540.52  -13672.5 -7347.72  -13491.8 -7179.98  -13288 -7041.06
            -13065.8 -6934.06  -12830.2 -6861.37  -12586.3 -6824.61  -12339.7 -6824.61
            -12095.8 -6861.37  -11860.2 -6934.06  -11638 -7041.06  -11434.2 -7179.98
            -11253.5 -7347.72  -11099.7 -7540.52  -10976.4 -7754.09  -10886.3 -7983.65
            -10831.4 -8224.08  -10813 -8470))
      (pin Round[A]Pad_4000_um 0 -12463 -8470)
      (pin Round[A]Pad_4000_um 0@1 12537 -8470)
      (pin Rect[A]Pad_1600x1600_um 1 4352 -6420)
      (pin Round[A]Pad_1600_um 2 2062 -6420)
      (pin Round[A]Pad_1600_um 3 -228 -6420)
      (pin Round[A]Pad_1600_um 4 -2518 -6420)
      (pin Round[A]Pad_1600_um 5 -4808 -6420)
      (pin Round[A]Pad_1600_um 6 5497 -8400)
      (pin Round[A]Pad_1600_um 7 3207 -8400)
      (pin Round[A]Pad_1600_um 8 917 -8400)
      (pin Round[A]Pad_1600_um 9 -1373 -8400)
      (pin Round[A]Pad_1600_um 10 -3663 -8400)
      (pin Round[A]Pad_1600_um 11 4352 -10380)
      (pin Round[A]Pad_1600_um 12 2062 -10380)
      (pin Round[A]Pad_1600_um 13 -228 -10380)
      (pin Round[A]Pad_1600_um 14 -2518 -10380)
      (pin Round[A]Pad_1600_um 15 -4808 -10380)
    )
    (image Custom:STD_DDW_DIP16::1
      (outline (path signal 120  5244 10376  -5256 10376))
      (outline (path signal 120  -5256 10376  -5256 -10184))
      (outline (path signal 120  2244 10316  994 10316))
      (outline (path signal 120  -1006 10316  -2256 10316))
      (outline (path signal 120  -2256 10316  -2256 -10124))
      (outline (path signal 120  2244 -10124  2244 10316))
      (outline (path signal 120  -2256 -10124  2244 -10124))
      (outline (path signal 120  5244 -10184  5244 10376))
      (outline (path signal 120  -5256 -10184  5244 -10184))
      (outline (path signal 0  1035.95 10121.2  982.421 9933.08  895.23 9757.98  777.349 9601.88
            632.793 9470.1  466.483 9367.13  284.083 9296.47  91.804 9260.52
            -103.804 9260.52  -296.083 9296.47  -478.483 9367.13  -644.793 9470.1
            -789.349 9601.88  -907.23 9757.98  -994.421 9933.08  -1047.95 10121.2
            -1066 10316  -1048.43 10358.4  -1006 10376  -963.574 10358.4
            -946 10316  -927.938 10132.6  -874.447 9956.28  -787.581 9793.76
            -670.68 9651.32  -528.236 9534.42  -365.722 9447.55  -189.385 9394.06
            -6 9376  177.385 9394.06  353.722 9447.55  516.236 9534.42  658.68 9651.32
            775.581 9793.76  862.447 9956.28  915.938 10132.6  934 10316
            951.574 10358.4  994 10376  1036.43 10358.4  1054 10316))
      (outline (path signal 50  5334 10586  -5366 10586))
      (outline (path signal 50  -5366 10586  -5366 -10414))
      (outline (path signal 50  5334 -10414  5334 10586))
      (outline (path signal 50  -5366 -10414  5334 -10414))
      (outline (path signal 100  5074 10316  -5086 10316))
      (outline (path signal 100  -5086 10316  -5086 -10124))
      (outline (path signal 100  3169 10256  3169 -10064))
      (outline (path signal 100  -2181 10256  3169 10256))
      (outline (path signal 100  -3181 9256  -2181 10256))
      (outline (path signal 100  3169 -10064  -3181 -10064))
      (outline (path signal 100  -3181 -10064  -3181 9256))
      (outline (path signal 100  5074 -10124  5074 10316))
      (outline (path signal 100  -5086 -10124  5074 -10124))
      (pin Rect[A]Pad_2400x1600_um 1 -3816 8986)
      (pin Oval[A]Pad_2400x1600_um 2 -3816 6446)
      (pin Oval[A]Pad_2400x1600_um 3 -3816 3906)
      (pin Oval[A]Pad_2400x1600_um 4 -3816 1366)
      (pin Oval[A]Pad_2400x1600_um 5 -3816 -1174)
      (pin Oval[A]Pad_2400x1600_um 6 -3816 -3714)
      (pin Oval[A]Pad_2400x1600_um 7 -3816 -6254)
      (pin Oval[A]Pad_2400x1600_um 8 -3816 -8794)
      (pin Oval[A]Pad_2400x1600_um 9 3804 -8794)
      (pin Oval[A]Pad_2400x1600_um 10 3804 -6254)
      (pin Oval[A]Pad_2400x1600_um 11 3804 -3714)
      (pin Oval[A]Pad_2400x1600_um 12 3804 -1174)
      (pin Oval[A]Pad_2400x1600_um 13 3804 1366)
      (pin Oval[A]Pad_2400x1600_um 14 3804 3906)
      (pin Oval[A]Pad_2400x1600_um 15 3804 6446)
      (pin Oval[A]Pad_2400x1600_um 16 3804 8986)
    )
    (image Custom:PS2_DIN
      (outline (path signal 127  -6375.4 -5130.8  7620 -5080))
      (outline (path signal 127  7620 -5080  7620 1170.94))
      (outline (path signal 127  -6075.68 1170.94  -6327.14 1170.94))
      (outline (path signal 127  7320.28 1170.94  7620 1170.94))
      (outline (path signal 127  7620 1170.94  7620 3167.38))
      (outline (path signal 127  -6375.4 3167.38  -6375.4 -5130.8))
      (outline (path signal 127  -6375.4 3167.38  -6075.68 3167.38))
      (outline (path signal 127  -6075.68 3167.38  -6075.68 1170.94))
      (outline (path signal 127  7320.28 3167.38  7320.28 1170.94))
      (outline (path signal 127  7620 3167.38  7320.28 3167.38))
      (outline (path signal 127  7620 3167.38  7620 7668.26))
      (outline (path signal 127  -6375.4 7668.26  -6375.4 3167.38))
      (outline (path signal 127  7620 7668.26  -6375.4 7668.26))
      (pin Round[A]Pad_1422.4_um 1 -675.64 -830.58)
      (pin Round[A]Pad_1422.4_um 2 1920.24 -830.58)
      (pin Round[A]Pad_1422.4_um 3 -2776.22 -830.58)
      (pin Round[A]Pad_1422.4_um 4 4020.82 -830.58)
      (pin Round[A]Pad_1422.4_um 5 -2776.22 -3279.14)
      (pin Round[A]Pad_1422.4_um 6 4020.82 -3329.94)
      (pin Round[A]Pad_3497.58_um SH1 7421.88 2169.16)
      (pin Round[A]Pad_3497.58_um SH2 622.3 2966.72)
      (pin Round[A]Pad_3497.58_um SH3 -6126.48 2169.16)
    )
    (image Custom:BUSEDGE_XT
      (outline (path signal 120  -39172 -5334  -39172 -14268))
      (outline (path signal 120  42228 -5318  42628 -5318))
      (outline (path signal 120  42228 -14268  42228 -5318))
      (outline (path signal 50  -39370 -5088  -39370 -14224))
      (outline (path signal 50  -39370 -5088  42418 -5088))
      (outline (path signal 50  42418 -14478  -39370 -14224))
      (outline (path signal 50  42418 -14478  42418 -5088))
      (outline (path signal 100  -39116 -5334  42168 -5338))
      (outline (path signal 100  -39112 -14228  -39116 -5334))
      (outline (path signal 100  42168 -5338  42168 -14228))
      (outline (path signal 100  42168 -14228  -39112 -14228))
      (pin Rect[B]Pad_1780x7620_um 1 39628 -10418)
      (pin Rect[B]Pad_1780x7620_um 2 37088 -10418)
      (pin Rect[B]Pad_1780x7620_um 3 34548 -10418)
      (pin Rect[B]Pad_1780x7620_um 4 32008 -10418)
      (pin Rect[B]Pad_1780x7620_um 5 29468 -10418)
      (pin Rect[B]Pad_1780x7620_um 6 26928 -10418)
      (pin Rect[B]Pad_1780x7620_um 7 24388 -10418)
      (pin Rect[B]Pad_1780x7620_um 8 21848 -10418)
      (pin Rect[B]Pad_1780x7620_um 9 19308 -10418)
      (pin Rect[B]Pad_1780x7620_um 10 16768 -10418)
      (pin Rect[B]Pad_1780x7620_um 11 14228 -10418)
      (pin Rect[B]Pad_1780x7620_um 12 11688 -10418)
      (pin Rect[B]Pad_1780x7620_um 13 9148 -10418)
      (pin Rect[B]Pad_1780x7620_um 14 6608 -10418)
      (pin Rect[B]Pad_1780x7620_um 15 4068 -10418)
      (pin Rect[B]Pad_1780x7620_um 16 1528 -10418)
      (pin Rect[B]Pad_1780x7620_um 17 -1012 -10418)
      (pin Rect[B]Pad_1780x7620_um 18 -3552 -10418)
      (pin Rect[B]Pad_1780x7620_um 19 -6092 -10418)
      (pin Rect[B]Pad_1780x7620_um 20 -8632 -10418)
      (pin Rect[B]Pad_1780x7620_um 21 -11172 -10418)
      (pin Rect[B]Pad_1780x7620_um 22 -13712 -10418)
      (pin Rect[B]Pad_1780x7620_um 23 -16252 -10418)
      (pin Rect[B]Pad_1780x7620_um 24 -18792 -10418)
      (pin Rect[B]Pad_1780x7620_um 25 -21332 -10418)
      (pin Rect[B]Pad_1780x7620_um 26 -23872 -10418)
      (pin Rect[B]Pad_1780x7620_um 27 -26412 -10418)
      (pin Rect[B]Pad_1780x7620_um 28 -28952 -10418)
      (pin Rect[B]Pad_1780x7620_um 29 -31492 -10418)
      (pin Rect[B]Pad_1780x7620_um 30 -34032 -10418)
      (pin Rect[B]Pad_1780x7620_um 31 -36572 -10418)
      (pin Rect[T]Pad_1780x7620_um 32 39628 -10418)
      (pin Rect[T]Pad_1780x7620_um 33 37088 -10418)
      (pin Rect[T]Pad_1780x7620_um 34 34548 -10418)
      (pin Rect[T]Pad_1780x7620_um 35 32008 -10418)
      (pin Rect[T]Pad_1780x7620_um 36 29468 -10418)
      (pin Rect[T]Pad_1780x7620_um 37 26928 -10418)
      (pin Rect[T]Pad_1780x7620_um 38 24388 -10418)
      (pin Rect[T]Pad_1780x7620_um 39 21848 -10418)
      (pin Rect[T]Pad_1780x7620_um 40 19308 -10418)
      (pin Rect[T]Pad_1780x7620_um 41 16768 -10418)
      (pin Rect[T]Pad_1780x7620_um 42 14228 -10418)
      (pin Rect[T]Pad_1780x7620_um 43 11688 -10418)
      (pin Rect[T]Pad_1780x7620_um 44 9148 -10418)
      (pin Rect[T]Pad_1780x7620_um 45 6608 -10418)
      (pin Rect[T]Pad_1780x7620_um 46 4068 -10418)
      (pin Rect[T]Pad_1780x7620_um 47 1528 -10418)
      (pin Rect[T]Pad_1780x7620_um 48 -1012 -10418)
      (pin Rect[T]Pad_1780x7620_um 49 -3552 -10418)
      (pin Rect[T]Pad_1780x7620_um 50 -6092 -10418)
      (pin Rect[T]Pad_1780x7620_um 51 -8632 -10418)
      (pin Rect[T]Pad_1780x7620_um 52 -11172 -10418)
      (pin Rect[T]Pad_1780x7620_um 53 -13712 -10418)
      (pin Rect[T]Pad_1780x7620_um 54 -16252 -10418)
      (pin Rect[T]Pad_1780x7620_um 55 -18792 -10418)
      (pin Rect[T]Pad_1780x7620_um 56 -21332 -10418)
      (pin Rect[T]Pad_1780x7620_um 57 -23872 -10418)
      (pin Rect[T]Pad_1780x7620_um 58 -26412 -10418)
      (pin Rect[T]Pad_1780x7620_um 59 -28952 -10418)
      (pin Rect[T]Pad_1780x7620_um 60 -31492 -10418)
      (pin Rect[T]Pad_1780x7620_um 61 -34032 -10418)
      (pin Rect[T]Pad_1780x7620_um 62 -36572 -10418)
    )
    (image Custom:STD_DDW_CAP::1
      (outline (path signal 120  -2614 -1394  2626 -1394))
      (outline (path signal 120  -2614 -1079  -2614 -1394))
      (outline (path signal 120  2626 -1079  2626 -1394))
      (outline (path signal 120  -2614 1346  -2614 1031))
      (outline (path signal 120  -2614 1346  2626 1346))
      (outline (path signal 120  2626 1346  2626 1031))
      (outline (path signal 50  -3544 -1524  3556 -1524))
      (outline (path signal 50  3556 -1524  3556 1476))
      (outline (path signal 50  -3544 1476  -3544 -1524))
      (outline (path signal 50  3556 1476  -3544 1476))
      (outline (path signal 100  -2494 -1274  2506 -1274))
      (outline (path signal 100  2506 -1274  2506 1226))
      (outline (path signal 100  -2494 1226  -2494 -1274))
      (outline (path signal 100  2506 1226  -2494 1226))
      (pin Round[A]Pad_1600_um 1 -2494 -24)
      (pin Round[A]Pad_1600_um 2 2506 -24)
    )
    (image Custom:STD_DDW_LED5
      (outline (path signal 120  -2488 -3333  -2488 -6423))
      (outline (path signal 0  239.626 -1832.61  567.764 -1868.56  890.095 -1939.77  1202.84 -2045.39
            1502.35 -2184.19  1785.09 -2354.55  2047.77 -2554.46  2287.31 -2781.6
            2500.9 -3033.29  2686.03 -3306.59  2840.55 -3598.29  2962.63 -3904.99
            3050.86 -4223.08  3104.19 -4548.85  3122 -4878.47  3122 -4878.47
            3104.43 -4920.89  3062 -4938.46  3019.57 -4920.89  3002 -4878.46
            3002 -4878.45  3002 -4878.45  2983.37 -4548.09  2927.61 -4221.94
            2835.42 -3904.15  2708 -3598.78  2546.96 -3309.72  2354.35 -3040.67
            2132.64 -2795.05  1884.64 -2575.99  1613.53 -2386.3  1322.76 -2228.38
            1016.04 -2104.25  697.273 -2015.49  370.536 -1963.25  39.992 -1948.17
            -290.144 -1970.47  -615.662 -2029.84  -932.41 -2125.53  -1236.35 -2256.34
            -1523.6 -2420.57  -1790.5 -2616.14  -2033.65 -2840.57  -2249.95 -3090.97
            -2436.63 -3364.17  -2440 -3362.14  -2445.57 -3375.6  -2488 -3393.17
            -2530.43 -3375.6  -2548 -3333.17  -2536 -3304.2  -2539.37 -3302.17
            -2353.77 -3029.18  -2139.76 -2777.86  -1899.84 -2551.13  -1636.82 -2351.66
            -1353.79 -2181.78  -1054.05 -2043.48  -741.127 -1938.39  -418.676 -1867.73
            -90.477 -1832.33))
      (outline (path signal 0  3104.43 -4835.11  3122 -4877.53  3122 -4877.53  3104.19 -5207.15
            3050.86 -5532.92  2962.63 -5851.01  2840.55 -6157.71  2686.03 -6449.41
            2500.9 -6722.71  2287.31 -6974.4  2047.77 -7201.54  1785.09 -7401.45
            1502.35 -7571.81  1202.84 -7710.61  890.095 -7816.23  567.764 -7887.44
            239.626 -7923.39  -90.477 -7923.67  -418.676 -7888.27  -741.127 -7817.61
            -1054.05 -7712.52  -1353.79 -7574.22  -1636.82 -7404.35  -1899.84 -7204.87
            -2139.76 -6978.15  -2353.77 -6726.82  -2539.37 -6453.83  -2536 -6451.8
            -2548 -6422.83  -2530.43 -6380.4  -2488 -6362.83  -2445.57 -6380.4
            -2440 -6393.86  -2436.63 -6391.83  -2249.95 -6665.03  -2033.65 -6915.43
            -1790.5 -7139.85  -1523.6 -7335.43  -1236.35 -7499.66  -932.41 -7630.47
            -615.662 -7726.16  -290.144 -7785.53  39.992 -7807.82  370.536 -7792.75
            697.273 -7740.51  1016.04 -7651.75  1322.76 -7527.62  1613.53 -7369.7
            1884.64 -7180.01  2132.64 -6960.95  2354.35 -6715.33  2546.96 -6446.28
            2708 -6157.22  2835.42 -5851.85  2927.61 -5534.06  2983.37 -5207.91
            3002 -4877.55  3002 -4877.55  3002 -4877.54  3019.57 -4835.11
            3062 -4817.54))
      (outline (path signal 120  2572 -4878  2553.05 -5185.22  2496.49 -5487.78  2403.18 -5781.1
            2274.53 -6060.73  2112.49 -6322.44  1919.52 -6562.24  1698.55 -6776.51
            1452.91 -6962.01  1186.35 -7115.91  902.887 -7235.89  606.833 -7320.12
            302.671 -7367.34  -4.988 -7376.81  -311.479 -7348.41  -612.157 -7282.56
            -902.465 -7180.26  -1178 -7043.06  -1434.59 -6873.04  -1668.34 -6672.78
            -1875.7 -6445.31  -2053.54 -6194.08  -2199.16 -5922.9  -2310.36 -5635.88
            -2385.43 -5337.37  -2423.26 -5031.9  -2423.26 -4724.1  -2385.43 -4418.63
            -2310.36 -4120.12  -2199.16 -3833.1  -2053.54 -3561.92  -1875.7 -3310.69
            -1668.34 -3083.22  -1434.59 -2882.96  -1178 -2712.94  -902.465 -2575.74
            -612.157 -2473.44  -311.479 -2407.59  -4.988 -2379.19  302.671 -2388.66
            606.833 -2435.88  902.887 -2520.11  1186.35 -2640.09  1452.91 -2793.99
            1698.55 -2979.49  1919.52 -3193.76  2112.49 -3433.57  2274.53 -3695.27
            2403.18 -3974.9  2496.49 -4268.22  2553.05 -4570.78  2572 -4878))
      (outline (path signal 50  -3148 -1628  -3148 -8128))
      (outline (path signal 50  -3148 -8128  3302 -8128))
      (outline (path signal 50  3302 -1628  -3148 -1628))
      (outline (path signal 50  3302 -8128  3302 -1628))
      (outline (path signal 100  -2428 -3408.31  -2428 -6347.69))
      (outline (path signal 0  353.313 -1941.44  684.042 -1992.19  1006.9 -2080.06  1317.72 -2203.93
            1612.53 -2362.19  1887.51 -2552.83  2139.14 -2773.37  2364.17 -3021
            2559.71 -3292.51  2723.25 -3584.42  2852.69 -3892.97  2946.34 -4214.19
            3003.03 -4543.96  3022 -4878.02  3003.02 -5212.08  2946.34 -5541.84
            2852.68 -5863.06  2723.24 -6171.61  2559.7 -6463.52  2364.15 -6735.03
            2139.11 -6982.65  1887.48 -7203.19  1612.5 -7393.82  1317.69 -7552.09
            1006.87 -7675.95  684.01 -7763.82  353.28 -7814.56  18.932 -7827.52
            -314.733 -7802.54  -643.423 -7739.94  -962.909 -7640.51  -1269.08 -7505.55
            -1558 -7336.78  -1825.95 -7136.38  -2069.48 -6906.93  -2285.47 -6651.37
            -2471.12 -6373.01  -2468.22 -6371.3  -2478.02 -6347.67  -2463.37 -6312.31
            -2428.02 -6297.67  -2392.66 -6312.31  -2387.81 -6324.03  -2384.91 -6322.33
            -2201.22 -6597  -1986.98 -6848.56  -1745.05 -7073.64  -1478.7 -7269.19
            -1191.51 -7432.61  -887.331 -7561.69  -570.257 -7654.69  -244.549 -7710.37
            85.414 -7727.97  415.197 -7707.26  740.367 -7648.52  1056.55 -7552.54
            1359.5 -7420.6  1645.14 -7254.49  1909.64 -7056.43  2149.44 -6829.09
            2361.3 -6575.52  2542.4 -6299.14  2690.29 -6003.64  2802.98 -5693.02
            2878.96 -5371.44  2917.21 -5043.23  2917.21 -4712.8  2878.96 -4384.59
            2802.99 -4063.01  2690.3 -3752.39  2542.42 -3456.89  2361.32 -3180.5
            2149.46 -2926.93  1909.67 -2699.59  1645.17 -2501.53  1359.53 -2335.41
            1056.58 -2203.47  740.398 -2107.49  415.229 -2048.74  85.446 -2028.03
            -244.517 -2045.63  -570.226 -2101.3  -887.302 -2194.3  -1191.48 -2323.37
            -1478.68 -2486.79  -1745.03 -2682.34  -1986.96 -2907.42  -2201.2 -3158.98
            -2384.9 -3433.65  -2387.79 -3431.94  -2392.64 -3443.66  -2428 -3458.31
            -2463.36 -3443.66  -2478 -3408.31  -2468.21 -3384.67  -2471.1 -3382.97
            -2285.45 -3104.6  -2069.46 -2849.05  -1825.92 -2619.6  -1557.97 -2419.2
            -1269.05 -2250.44  -962.879 -2115.48  -643.391 -2016.06  -314.701 -1953.45
            18.965 -1928.48))
      (outline (path signal 100  2572 -4878  2553.05 -5185.22  2496.49 -5487.78  2403.18 -5781.1
            2274.53 -6060.73  2112.49 -6322.44  1919.52 -6562.24  1698.55 -6776.51
            1452.91 -6962.01  1186.35 -7115.91  902.887 -7235.89  606.833 -7320.12
            302.671 -7367.34  -4.988 -7376.81  -311.479 -7348.41  -612.157 -7282.56
            -902.465 -7180.26  -1178 -7043.06  -1434.59 -6873.04  -1668.34 -6672.78
            -1875.7 -6445.31  -2053.54 -6194.08  -2199.16 -5922.9  -2310.36 -5635.88
            -2385.43 -5337.37  -2423.26 -5031.9  -2423.26 -4724.1  -2385.43 -4418.63
            -2310.36 -4120.12  -2199.16 -3833.1  -2053.54 -3561.92  -1875.7 -3310.69
            -1668.34 -3083.22  -1434.59 -2882.96  -1178 -2712.94  -902.465 -2575.74
            -612.157 -2473.44  -311.479 -2407.59  -4.988 -2379.19  302.671 -2388.66
            606.833 -2435.88  902.887 -2520.11  1186.35 -2640.09  1452.91 -2793.99
            1698.55 -2979.49  1919.52 -3193.76  2112.49 -3433.57  2274.53 -3695.27
            2403.18 -3974.9  2496.49 -4268.22  2553.05 -4570.78  2572 -4878))
      (pin Rect[A]Pad_1800x1800_um 1 -1198 -4878)
      (pin Round[A]Pad_1800_um 2 1342 -4878)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_3497.58_um
      (shape (circle F.Cu 3497.58))
      (shape (circle B.Cu 3497.58))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3400x1700_um
      (shape (path F.Cu 1700  -850 0  850 0))
      (shape (path B.Cu 1700  -850 0  850 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x2200_um
      (shape (path F.Cu 2200  0 0  0 0))
      (shape (path B.Cu 2200  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x4800_um
      (shape (path F.Cu 2400  0 -1200  0 1200))
      (shape (path B.Cu 2400  0 -1200  0 1200))
      (attach off)
    )
    (padstack Rect[B]Pad_1780x7620_um
      (shape (rect B.Cu -890 -3810 890 3810))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1780x7620_um
      (shape (rect F.Cu -890 -3810 890 3810))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins U9-20 U12-20 U7-14 U14-16 C14-1 C4-1 U3-20 D3-2 D2-2 RR1-1 R1-2 C3-1 C7-1
        U10-10 U10-16 J7-4 J6-3 J6-29 U2-20 C10-1 C12-1 C6-1 U17-14 U1-20 C13-1 U5-14
        U13-10 U13-16 C1-1 C8-1 J8-4 U6-14 C2-1 U11-16 U8-14 U4-14 C5-1 C9-1 C11-1)
    )
    (net GND
      (pins U9-10 U16-14 U16-17 U12-10 U12-13 U12-15 U12-17 U7-7 U14-8 U14-15 C14-2
        J4-2 C4-2 U3-1 U3-10 U3-19 J3-2 J9-2 J5-1 J5-3 J5-4 J5-5 J5-6 C3-2 C7-2 U10-8
        J7-3 J6-1 J6-10 J6-31 U2-10 C15-2 C10-2 C12-2 C6-2 U17-7 U1-1 U1-10 U1-19
        C13-2 U15-14 U15-17 U5-7 U13-8 C1-2 D1-1 C8-2 J8-3 U6-7 C2-2 U11-8 U11-15
        U8-7 U4-7 SW1-1 SW1-2 SW1-3 SW1-4 SW1-5 SW1-6 SW1-7 SW1-8 C5-2 C9-2 C11-2
        R11-2)
    )
    (net "Net-(J9-In)"
      (pins J9-1 C16-2)
    )
    (net "Net-(D1-A)"
      (pins R1-1 D1-2)
    )
    (net "Net-(D2-K)"
      (pins D2-1 U15-15)
    )
    (net "Net-(D3-K)"
      (pins U16-15 D3-1)
    )
    (net "unconnected-(J5-Pad15)"
      (pins J5-15)
    )
    (net "unconnected-(J5-Pad14)"
      (pins J5-14)
    )
    (net "unconnected-(J5-Pad7)"
      (pins J5-7)
    )
    (net "unconnected-(J5-Pad2)"
      (pins J5-2)
    )
    (net "unconnected-(J5-Pad11)"
      (pins J5-11)
    )
    (net "Net-(J5-Pad8)"
      (pins J5-8 R16-2 R17-2)
    )
    (net "Net-(J5-Pad9)"
      (pins R15-2 J5-9 R14-2)
    )
    (net "Net-(J5-Pad10)"
      (pins R13-2 J5-10 R12-2)
    )
    (net "unconnected-(J6-UNUSED-Pad8)"
      (pins J6-8)
    )
    (net B_D4
      (pins J6-36 U2-6)
    )
    (net B_A19
      (pins J6-43)
    )
    (net BUSALE
      (pins J6-28)
    )
    (net B_D2
      (pins J6-38 U2-4)
    )
    (net "unconnected-(J6--5V-Pad5)"
      (pins J6-5)
    )
    (net B_A2
      (pins J6-60 U1-2)
    )
    (net B_A17
      (pins J6-45)
    )
    (net B_A9
      (pins J6-53 U1-9)
    )
    (net "unconnected-(J6-DRQ3-Pad16)"
      (pins J6-16)
    )
    (net B_A11
      (pins J6-51)
    )
    (net B_D3
      (pins J6-37 U2-5)
    )
    (net IRQ3
      (pins J6-25)
    )
    (net "~{RESET}"
      (pins U3-2 J6-2)
    )
    (net B_A8
      (pins J6-54 U1-8)
    )
    (net B_SMEMW
      (pins J6-11)
    )
    (net IRQ4
      (pins J6-24)
    )
    (net IRQ7
      (pins J6-21)
    )
    (net "{slash}AEN"
      (pins J6-42)
    )
    (net IRQ2
      (pins J6-4)
    )
    (net "unconnected-(J6-DRQ2-Pad6)"
      (pins J6-6)
    )
    (net B_A5
      (pins J6-57 U1-5)
    )
    (net B_D7
      (pins J6-33 U2-9)
    )
    (net B_D6
      (pins J6-34 U2-8)
    )
    (net "unconnected-(J6-+12V-Pad9)"
      (pins J6-9)
    )
    (net IRQ6
      (pins J6-22)
    )
    (net +3.3V
      (pins U16-1 U16-16 R6-2 R7-2 RR2-1 U15-1 U15-16 R18-2 R19-2)
    )
    (net B_A16
      (pins J6-46)
    )
    (net "unconnected-(J6-~{DACK1}-Pad17)"
      (pins J6-17)
    )
    (net B_D1
      (pins J6-39 U2-3)
    )
    (net "unconnected-(J6-~{DACK0}-Pad19)"
      (pins J6-19)
    )
    (net B_IOR
      (pins U3-9 J6-14 U2-1)
    )
    (net IRQ5
      (pins J6-23)
    )
    (net B_SMEMR
      (pins J6-12)
    )
    (net B_A14
      (pins J6-48)
    )
    (net TC
      (pins J6-27)
    )
    (net B_A6
      (pins J6-56 U1-6)
    )
    (net BUSCLK
      (pins J6-30)
    )
    (net B_A0
      (pins U3-3 J6-62)
    )
    (net B_A13
      (pins J6-49)
    )
    (net "unconnected-(J6-~{DACK3}-Pad15)"
      (pins J6-15)
    )
    (net B_A18
      (pins J6-44)
    )
    (net AUDIO
      (pins R10-1 U15-8)
    )
    (net RX1
      (pins U16-27 J3-1)
    )
    (net TX1
      (pins U16-28 J3-3)
    )
    (net RX
      (pins J4-1 U15-27)
    )
    (net TX
      (pins J4-3 U15-28)
    )
    (net B_D0
      (pins J6-40 U2-2)
    )
    (net B_D5
      (pins J6-35 U2-7)
    )
    (net B_A1
      (pins U3-4 J6-61)
    )
    (net "unconnected-(J6--12V-Pad7)"
      (pins J6-7)
    )
    (net B_A12
      (pins J6-50)
    )
    (net B_A4
      (pins J6-58 U1-4)
    )
    (net B_A7
      (pins J6-55 U1-7)
    )
    (net B_A15
      (pins J6-47)
    )
    (net "unconnected-(J6-~{DACK2}-Pad26)"
      (pins J6-26)
    )
    (net B_A10
      (pins J6-52)
    )
    (net B_CLK
      (pins J6-20)
    )
    (net "unconnected-(J6-DRQ1-Pad18)"
      (pins J6-18)
    )
    (net "unconnected-(J6-IO_READY-Pad41)"
      (pins J6-41)
    )
    (net bD7
      (pins U12-3 U14-6 U13-7)
    )
    (net bD6
      (pins U12-5 U14-5 U13-6)
    )
    (net bD5
      (pins U12-7 U14-4 U13-5)
    )
    (net KBDCLK
      (pins R8-2 U15-7)
    )
    (net KBDDAT
      (pins R9-2 U15-6)
    )
    (net MSEDAT
      (pins U16-6 R21-2)
    )
    (net MSECLK
      (pins U16-7 R20-2)
    )
    (net bD4
      (pins U12-9 U14-3 U13-4)
    )
    (net bD3
      (pins U12-12 U14-14 U13-3)
    )
    (net bD2
      (pins U12-14 U14-13 U13-2)
    )
    (net bD1
      (pins U12-16 U14-12 U13-1)
    )
    (net "~{CS_ESP}"
      (pins U9-19 U7-10 U7-13 U2-19 U5-2)
    )
    (net B_A3
      (pins J6-59 U1-3)
    )
    (net bA0
      (pins U3-17 U8-5 U8-9 U4-1 U4-3)
    )
    (net bD0
      (pins U12-18 U14-11 U13-15)
    )
    (net "B_~{NMI}"
      (pins J6-32)
    )
    (net "unconnected-(U4-Pad6)"
      (pins U4-6)
    )
    (net B_IOW
      (pins U3-8 J6-13)
    )
    (net "unconnected-(J7-Pad6)"
      (pins J7-6)
    )
    (net "Net-(J7-Pad5)"
      (pins R20-1 J7-5 R19-1)
    )
    (net "Net-(J7-Pad1)"
      (pins J7-1 R18-1 R21-1)
    )
    (net "unconnected-(J7-Pad2)"
      (pins J7-2)
    )
    (net "unconnected-(J8-Pad6)"
      (pins J8-6)
    )
    (net "Net-(J8-Pad1)"
      (pins R6-1 R9-1 J8-1)
    )
    (net "unconnected-(J8-Pad2)"
      (pins J8-2)
    )
    (net VGA_HSYNC
      (pins J5-13 U15-30)
    )
    (net VGA_VSYNC
      (pins J5-12 U15-18)
    )
    (net "Net-(J8-Pad5)"
      (pins R7-1 R8-1 J8-5)
    )
    (net "b~{RD}"
      (pins U7-12 U3-11 U17-2 U5-4)
    )
    (net "Net-(RR1-R6)"
      (pins U9-14 RR1-7 SW1-14)
    )
    (net VGA_R1
      (pins R12-1 U15-29)
    )
    (net VGA_R0
      (pins R13-1 U15-26)
    )
    (net VGA_G1
      (pins R14-1 U15-25)
    )
    (net VGA_G0
      (pins R15-1 U15-24)
    )
    (net VGA_B1
      (pins R16-1 U15-23)
    )
    (net VGA_B0
      (pins R17-1 U15-20)
    )
    (net "Net-(RR1-R4)"
      (pins U9-9 RR1-5 SW1-12)
    )
    (net "unconnected-(U4-Pad8)"
      (pins U4-8)
    )
    (net "Net-(RR1-R5)"
      (pins U9-12 RR1-6 SW1-13)
    )
    (net "Net-(RR1-R3)"
      (pins U9-7 RR1-4 SW1-11)
    )
    (net "Net-(RR1-R7)"
      (pins U9-16 RR1-8 SW1-15)
    )
    (net "Net-(RR1-R2)"
      (pins U9-5 RR1-3 SW1-10)
    )
    (net "Net-(RR1-R1)"
      (pins U9-3 RR1-2 SW1-9)
    )
    (net "Net-(RR1-R8)"
      (pins U9-18 RR1-9 SW1-16)
    )
    (net "unconnected-(RR2-R8-Pad9)"
      (pins RR2-9)
    )
    (net "b~{RESET}"
      (pins U3-18)
    )
    (net "~{ESP_WR}"
      (pins U7-6 U8-2 U8-4)
    )
    (net "~{ESP1_WR}"
      (pins U16-30 U14-1 RR2-5 U6-4)
    )
    (net "unconnected-(RR2-R1-Pad2)"
      (pins RR2-2)
    )
    (net "Net-(U1-B3)"
      (pins U9-8 U1-15)
    )
    (net bA1
      (pins U7-1 U7-5 U3-16 U4-13)
    )
    (net "Net-(U1-B5)"
      (pins U9-13 U1-13)
    )
    (net "~{ESP_RD}"
      (pins U7-3 U8-10 U8-13)
    )
    (net "Net-(U1-B2)"
      (pins U9-6 U1-16)
    )
    (net "Net-(U1-B0)"
      (pins U9-2 U1-18)
    )
    (net "~{ESP0_RD}"
      (pins U10-13 RR2-6 U15-13 U6-6)
    )
    (net "~{ESP1_RD}"
      (pins U16-29 RR2-7 U13-13 U6-8)
    )
    (net "~{ESP0_WR}"
      (pins RR2-4 U15-2 U6-2 U11-1)
    )
    (net "Net-(U1-B7)"
      (pins U9-17 U1-11)
    )
    (net ESP0_OUTCLK
      (pins U10-11 U10-12 U15-9)
    )
    (net ESP0_OUT
      (pins U10-14 U15-21)
    )
    (net "Net-(U1-B6)"
      (pins U9-15 U1-12)
    )
    (net "Net-(U1-B1)"
      (pins U9-4 U1-17)
    )
    (net "Net-(U1-B4)"
      (pins U9-11 U1-14)
    )
    (net "Net-(U10-QF)"
      (pins U10-5 U2-13 U11-4)
    )
    (net "Net-(U10-QE)"
      (pins U10-4 U2-14 U11-3)
    )
    (net "Net-(U10-QC)"
      (pins U10-2 U2-16 U11-13)
    )
    (net "Net-(U10-QG)"
      (pins U10-6 U2-12 U11-5)
    )
    (net ESP0_INCLK
      (pins U15-10 U11-2)
    )
    (net "Net-(U10-QB)"
      (pins U10-1 U2-17 U11-12)
    )
    (net "Net-(U10-QD)"
      (pins U10-3 U2-15 U11-14)
    )
    (net "Net-(U10-QH)"
      (pins U10-7 U2-11 U11-6)
    )
    (net "Net-(U10-QA)"
      (pins U10-15 U2-18 U11-11)
    )
    (net "unconnected-(U3-B5-Pad13)"
      (pins U3-13)
    )
    (net ESP0_BUSY
      (pins U12-4 U15-11)
    )
    (net ESP0_RDYO
      (pins U12-2 U15-12)
    )
    (net "unconnected-(U3-B3-Pad15)"
      (pins U3-15)
    )
    (net ESP0_SPAREO
      (pins U12-6 U15-19)
    )
    (net "unconnected-(U3-B4-Pad14)"
      (pins U3-14)
    )
    (net "unconnected-(U3-A5-Pad7)"
      (pins U3-7)
    )
    (net "/CardSelect/b~{WR}"
      (pins U7-9 U3-12 U17-1)
    )
    (net "unconnected-(U3-A3-Pad5)"
      (pins U3-5)
    )
    (net "unconnected-(U3-A4-Pad6)"
      (pins U3-6)
    )
    (net "unconnected-(U4-Pad9)"
      (pins U4-9)
    )
    (net "unconnected-(U4-Pad10)"
      (pins U4-10)
    )
    (net "Net-(U4-Pad2)"
      (pins U8-1 U4-2)
    )
    (net ESP0_IN
      (pins RR2-3 U15-22 U6-12)
    )
    (net "Net-(U4-Pad4)"
      (pins U8-12 U4-4)
    )
    (net "unconnected-(U4-Pad5)"
      (pins U4-5)
    )
    (net ESP1_OUTCLK
      (pins U16-26 U13-11 U13-12)
    )
    (net ESP1_OUT
      (pins U16-21 U13-14)
    )
    (net ESP1_INCLK
      (pins U16-25 U14-2)
    )
    (net "Net-(U4-Pad12)"
      (pins U5-1 U4-12)
    )
    (net ESP1_IN
      (pins U16-22 RR2-8 U6-10)
    )
    (net "unconnected-(U4-Pad11)"
      (pins U4-11)
    )
    (net ESP1_BUSY
      (pins U16-24 U12-11)
    )
    (net ESP1_RDYO
      (pins U16-23 U12-8)
    )
    (net "Net-(U12-OEa)"
      (pins U12-1 U12-19 U5-6)
    )
    (net "unconnected-(U5-Pad11)"
      (pins U5-11)
    )
    (net "Net-(U5-Pad3)"
      (pins U5-3 U5-5)
    )
    (net "unconnected-(U5-Pad8)"
      (pins U5-8)
    )
    (net "unconnected-(U5-Pad12)"
      (pins U5-12)
    )
    (net "unconnected-(U5-Pad13)"
      (pins U5-13)
    )
    (net "unconnected-(U5-Pad10)"
      (pins U5-10)
    )
    (net "unconnected-(U5-Pad9)"
      (pins U5-9)
    )
    (net "Net-(U11-Q7)"
      (pins U6-13 U11-9)
    )
    (net "Net-(C15-Pad1)"
      (pins R10-2 C15-1 C16-1 R11-1)
    )
    (net "Net-(U6-Pad1)"
      (pins U6-1 U8-6)
    )
    (net "Net-(U14-Q7)"
      (pins U14-9 U6-11)
    )
    (net "Net-(U6-Pad9)"
      (pins U6-9 U8-11)
    )
    (net "Net-(U6-Pad5)"
      (pins U6-5 U8-8)
    )
    (net "Net-(U6-Pad3)"
      (pins U6-3 U8-3)
    )
    (net "Net-(U7-Pad4)"
      (pins U7-4 U7-8)
    )
    (net "Net-(U7-Pad11)"
      (pins U7-2 U7-11)
    )
    (net "Net-(U9-G)"
      (pins U9-1 U17-3)
    )
    (net "unconnected-(U10-QH'-Pad9)"
      (pins U10-9)
    )
    (net "unconnected-(U11-~{Q7}-Pad7)"
      (pins U11-7)
    )
    (net "unconnected-(U11-DS-Pad10)"
      (pins U11-10)
    )
    (net "unconnected-(U13-QH'-Pad9)"
      (pins U13-9)
    )
    (net "unconnected-(U14-~{Q7}-Pad7)"
      (pins U14-7)
    )
    (net "unconnected-(U14-DS-Pad10)"
      (pins U14-10)
    )
    (net "unconnected-(U17-Pad6)"
      (pins U17-6)
    )
    (net "unconnected-(U17-Pad12)"
      (pins U17-12)
    )
    (net "unconnected-(U17-Pad4)"
      (pins U17-4)
    )
    (net "unconnected-(U17-Pad13)"
      (pins U17-13)
    )
    (net "unconnected-(U17-Pad9)"
      (pins U17-9)
    )
    (net "unconnected-(U17-Pad8)"
      (pins U17-8)
    )
    (net "unconnected-(U17-Pad5)"
      (pins U17-5)
    )
    (net "unconnected-(U17-Pad11)"
      (pins U17-11)
    )
    (net "unconnected-(U17-Pad10)"
      (pins U17-10)
    )
    (net "unconnected-(U15-GPIO35-Pad5)"
      (pins U15-5)
    )
    (net "unconnected-(U15-GPIO34-Pad4)"
      (pins U15-4)
    )
    (net "unconnected-(U15-GPIO39-Pad3)"
      (pins U15-3)
    )
    (net "unconnected-(U16-GPIO36-Pad2)"
      (pins U16-2)
    )
    (net "unconnected-(U16-GPIO27-Pad10)"
      (pins U16-10)
    )
    (net "unconnected-(U16-GPIO14-Pad11)"
      (pins U16-11)
    )
    (net "unconnected-(U16-GPIO26-Pad9)"
      (pins U16-9)
    )
    (net "unconnected-(U16-GPIO4-Pad20)"
      (pins U16-20)
    )
    (net "unconnected-(U16-GPIO2-Pad19)"
      (pins U16-19)
    )
    (net "unconnected-(U16-GPIO15-Pad18)"
      (pins U16-18)
    )
    (net "unconnected-(U16-GPIO12-Pad12)"
      (pins U16-12)
    )
    (net "unconnected-(U16-GPIO35-Pad5)"
      (pins U16-5)
    )
    (net "unconnected-(U16-GPIO39-Pad3)"
      (pins U16-3)
    )
    (net "unconnected-(U16-GPIO34-Pad4)"
      (pins U16-4)
    )
    (net "unconnected-(U16-GPIO25-Pad8)"
      (pins U16-8)
    )
    (net "unconnected-(U16-GPIO13-Pad13)"
      (pins U16-13)
    )
    (class kicad_default "" +3.3V "/CardSelect/b~{WR}" AUDIO BUSALE BUSCLK
      B_A0 B_A1 B_A10 B_A11 B_A12 B_A13 B_A14 B_A15 B_A16 B_A17 B_A18 B_A19
      B_A2 B_A3 B_A4 B_A5 B_A6 B_A7 B_A8 B_A9 B_CLK B_D0 B_D1 B_D2 B_D3 B_D4
      B_D5 B_D6 B_D7 B_IOR B_IOW B_SMEMR B_SMEMW "B_~{NMI}" ESP0_BUSY ESP0_IN
      ESP0_INCLK ESP0_OUT ESP0_OUTCLK ESP0_RDYO ESP0_SPAREO ESP1_BUSY ESP1_IN
      ESP1_INCLK ESP1_OUT ESP1_OUTCLK ESP1_RDYO IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7
      KBDCLK KBDDAT MSECLK MSEDAT "Net-(C15-Pad1)" "Net-(D1-A)" "Net-(D2-K)"
      "Net-(D3-K)" "Net-(J5-Pad10)" "Net-(J5-Pad8)" "Net-(J5-Pad9)" "Net-(J7-Pad1)"
      "Net-(J7-Pad5)" "Net-(J8-Pad1)" "Net-(J8-Pad5)" "Net-(J9-In)" "Net-(RR1-R1)"
      "Net-(RR1-R2)" "Net-(RR1-R3)" "Net-(RR1-R4)" "Net-(RR1-R5)" "Net-(RR1-R6)"
      "Net-(RR1-R7)" "Net-(RR1-R8)" "Net-(U1-B0)" "Net-(U1-B1)" "Net-(U1-B2)"
      "Net-(U1-B3)" "Net-(U1-B4)" "Net-(U1-B5)" "Net-(U1-B6)" "Net-(U1-B7)"
      "Net-(U10-QA)" "Net-(U10-QB)" "Net-(U10-QC)" "Net-(U10-QD)" "Net-(U10-QE)"
      "Net-(U10-QF)" "Net-(U10-QG)" "Net-(U10-QH)" "Net-(U11-Q7)" "Net-(U12-OEa)"
      "Net-(U14-Q7)" "Net-(U4-Pad12)" "Net-(U4-Pad2)" "Net-(U4-Pad4)" "Net-(U5-Pad3)"
      "Net-(U6-Pad1)" "Net-(U6-Pad3)" "Net-(U6-Pad5)" "Net-(U6-Pad9)" "Net-(U7-Pad11)"
      "Net-(U7-Pad4)" "Net-(U9-G)" RX RX1 TC TX TX1 VGA_B0 VGA_B1 VGA_G0 VGA_G1
      VGA_HSYNC VGA_R0 VGA_R1 VGA_VSYNC bA0 bA1 bD0 bD1 bD2 bD3 bD4 bD5 bD6
      bD7 "b~{RD}" "b~{RESET}" "unconnected-(J5-Pad11)" "unconnected-(J5-Pad14)"
      "unconnected-(J5-Pad15)" "unconnected-(J5-Pad2)" "unconnected-(J5-Pad7)"
      "unconnected-(J6-+12V-Pad9)" "unconnected-(J6--12V-Pad7)" "unconnected-(J6--5V-Pad5)"
      "unconnected-(J6-DRQ1-Pad18)" "unconnected-(J6-DRQ2-Pad6)" "unconnected-(J6-DRQ3-Pad16)"
      "unconnected-(J6-IO_READY-Pad41)" "unconnected-(J6-UNUSED-Pad8)" "unconnected-(J6-~{DACK0}-Pad19)"
      "unconnected-(J6-~{DACK1}-Pad17)" "unconnected-(J6-~{DACK2}-Pad26)"
      "unconnected-(J6-~{DACK3}-Pad15)" "unconnected-(J7-Pad2)" "unconnected-(J7-Pad6)"
      "unconnected-(J8-Pad2)" "unconnected-(J8-Pad6)" "unconnected-(RR2-R1-Pad2)"
      "unconnected-(RR2-R8-Pad9)" "unconnected-(U10-QH'-Pad9)" "unconnected-(U11-DS-Pad10)"
      "unconnected-(U11-~{Q7}-Pad7)" "unconnected-(U13-QH'-Pad9)" "unconnected-(U14-DS-Pad10)"
      "unconnected-(U14-~{Q7}-Pad7)" "unconnected-(U15-GPIO34-Pad4)" "unconnected-(U15-GPIO35-Pad5)"
      "unconnected-(U15-GPIO39-Pad3)" "unconnected-(U16-GPIO12-Pad12)" "unconnected-(U16-GPIO13-Pad13)"
      "unconnected-(U16-GPIO14-Pad11)" "unconnected-(U16-GPIO15-Pad18)" "unconnected-(U16-GPIO2-Pad19)"
      "unconnected-(U16-GPIO25-Pad8)" "unconnected-(U16-GPIO26-Pad9)" "unconnected-(U16-GPIO27-Pad10)"
      "unconnected-(U16-GPIO34-Pad4)" "unconnected-(U16-GPIO35-Pad5)" "unconnected-(U16-GPIO36-Pad2)"
      "unconnected-(U16-GPIO39-Pad3)" "unconnected-(U16-GPIO4-Pad20)" "unconnected-(U17-Pad10)"
      "unconnected-(U17-Pad11)" "unconnected-(U17-Pad12)" "unconnected-(U17-Pad13)"
      "unconnected-(U17-Pad4)" "unconnected-(U17-Pad5)" "unconnected-(U17-Pad6)"
      "unconnected-(U17-Pad8)" "unconnected-(U17-Pad9)" "unconnected-(U3-A3-Pad5)"
      "unconnected-(U3-A4-Pad6)" "unconnected-(U3-A5-Pad7)" "unconnected-(U3-B3-Pad15)"
      "unconnected-(U3-B4-Pad14)" "unconnected-(U3-B5-Pad13)" "unconnected-(U4-Pad10)"
      "unconnected-(U4-Pad11)" "unconnected-(U4-Pad5)" "unconnected-(U4-Pad6)"
      "unconnected-(U4-Pad8)" "unconnected-(U4-Pad9)" "unconnected-(U5-Pad10)"
      "unconnected-(U5-Pad11)" "unconnected-(U5-Pad12)" "unconnected-(U5-Pad13)"
      "unconnected-(U5-Pad8)" "unconnected-(U5-Pad9)" "{slash}AEN" "~{CS_ESP}"
      "~{ESP0_RD}" "~{ESP0_WR}" "~{ESP1_RD}" "~{ESP1_WR}" "~{ESP_RD}" "~{ESP_WR}"
      "~{RESET}"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200)
      )
    )
    (class Power GND VCC
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 1000)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
