{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1484436069947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484436069957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 00:21:08 2017 " "Processing started: Sun Jan 15 00:21:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484436069957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484436069957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_sdram_test -c fpga_sdram_test_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_sdram_test -c fpga_sdram_test_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484436069957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1484436070580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1484436070580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeone_readone_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeone_readone_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_writeone_readone_test " "Found entity 1: fpga_sdram_writeone_readone_test" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_writeone_readone_test.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeone_readone_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484436081712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484436081712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_writeall_readall_test " "Found entity 1: fpga_sdram_writeall_readall_test" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484436081713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484436081713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_sdram_test_driver " "Found entity 1: fpga_sdram_test_driver" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484436081715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484436081715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/hdl/sdram_control_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/hdl/sdram_control_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_wrapper " "Found entity 1: sdram_control_wrapper" {  } { { "../../../sdram_controller/hdl/sdram_control_wrapper.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control_wrapper.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484436081718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484436081718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_input_efifo_module " "Found entity 1: sdram_control_input_efifo_module" {  } { { "../../../sdram_controller/hdl/sdram_control.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484436081720 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_control " "Found entity 2: sdram_control" {  } { { "../../../sdram_controller/hdl/sdram_control.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484436081720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484436081720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/hdl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/hdl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../../../sdram_controller/hdl/pll.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/pll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484436081722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484436081722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/hdl/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/hdl/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../../../sdram_controller/hdl/altera_reset_synchronizer.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484436081723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484436081723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/hdl/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dbajg/documents/projects_and_stuff/hardware_projects/arsc/sdram_controller/hdl/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../../../sdram_controller/hdl/altera_reset_controller.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484436081724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484436081724 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_control.v(317) " "Verilog HDL or VHDL warning at sdram_control.v(317): conditional expression evaluates to a constant" {  } { { "../../../sdram_controller/hdl/sdram_control.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" 317 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1484436081726 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_control.v(327) " "Verilog HDL or VHDL warning at sdram_control.v(327): conditional expression evaluates to a constant" {  } { { "../../../sdram_controller/hdl/sdram_control.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" 327 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1484436081726 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_control.v(337) " "Verilog HDL or VHDL warning at sdram_control.v(337): conditional expression evaluates to a constant" {  } { { "../../../sdram_controller/hdl/sdram_control.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" 337 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1484436081726 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_control.v(681) " "Verilog HDL or VHDL warning at sdram_control.v(681): conditional expression evaluates to a constant" {  } { { "../../../sdram_controller/hdl/sdram_control.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" 681 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1484436081728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_sdram_test_driver " "Elaborating entity \"fpga_sdram_test_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1484436081753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fpga_sdram_test_driver.v(108) " "Verilog HDL assignment warning at fpga_sdram_test_driver.v(108): truncated value with size 3 to match size of target (2)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081755 "|fpga_sdram_test_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fpga_sdram_test_driver.v(134) " "Verilog HDL assignment warning at fpga_sdram_test_driver.v(134): truncated value with size 3 to match size of target (2)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081755 "|fpga_sdram_test_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fpga_sdram_test_driver.v(139) " "Verilog HDL assignment warning at fpga_sdram_test_driver.v(139): truncated value with size 3 to match size of target (2)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081755 "|fpga_sdram_test_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fpga_sdram_test_driver.v(152) " "Verilog HDL assignment warning at fpga_sdram_test_driver.v(152): truncated value with size 3 to match size of target (2)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081755 "|fpga_sdram_test_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fpga_sdram_test_driver.v(154) " "Verilog HDL assignment warning at fpga_sdram_test_driver.v(154): truncated value with size 3 to match size of target (2)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081755 "|fpga_sdram_test_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fpga_sdram_test_driver.v(166) " "Verilog HDL assignment warning at fpga_sdram_test_driver.v(166): truncated value with size 3 to match size of target (2)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081755 "|fpga_sdram_test_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fpga_sdram_test_driver.v(168) " "Verilog HDL assignment warning at fpga_sdram_test_driver.v(168): truncated value with size 3 to match size of target (2)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081755 "|fpga_sdram_test_driver"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fpga_sdram_test_driver.v(171) " "Verilog HDL Case Statement warning at fpga_sdram_test_driver.v(171): case item expression never matches the case expression" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 171 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1484436081755 "|fpga_sdram_test_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_unit " "Elaborating entity \"pll\" for hierarchy \"pll:pll_unit\"" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "pll_unit" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436081756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_unit\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_unit\|altera_pll:altera_pll_i\"" {  } { { "../../../sdram_controller/hdl/pll.v" "altera_pll_i" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/pll.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436081785 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1484436081807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_unit\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_unit\|altera_pll:altera_pll_i\"" {  } { { "../../../sdram_controller/hdl/pll.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/pll.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436081819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_unit\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_unit\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484436081820 ""}  } { { "../../../sdram_controller/hdl/pll.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/pll.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484436081820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control_wrapper sdram_control_wrapper:sdram_ctrl_unit " "Elaborating entity \"sdram_control_wrapper\" for hierarchy \"sdram_control_wrapper:sdram_ctrl_unit\"" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "sdram_ctrl_unit" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436081822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit\"" {  } { { "../../../sdram_controller/hdl/sdram_control_wrapper.v" "sdram_control_unit" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control_wrapper.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436081824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control_input_efifo_module sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit\|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module " "Elaborating entity \"sdram_control_input_efifo_module\" for hierarchy \"sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit\|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module\"" {  } { { "../../../sdram_controller/hdl/sdram_control.v" "the_sdram_control_input_efifo_module" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436081829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram_control_wrapper:sdram_ctrl_unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram_control_wrapper:sdram_ctrl_unit\|altera_reset_controller:rst_controller\"" {  } { { "../../../sdram_controller/hdl/sdram_control_wrapper.v" "rst_controller" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control_wrapper.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436081831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram_control_wrapper:sdram_ctrl_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram_control_wrapper:sdram_ctrl_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../../../sdram_controller/hdl/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436081834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram_control_wrapper:sdram_ctrl_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram_control_wrapper:sdram_ctrl_unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../../../sdram_controller/hdl/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436081837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_writeall_readall_test fpga_sdram_writeall_readall_test:writeall_readall_test " "Elaborating entity \"fpga_sdram_writeall_readall_test\" for hierarchy \"fpga_sdram_writeall_readall_test:writeall_readall_test\"" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "writeall_readall_test" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436081841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fpga_sdram_writeall_readall_test.v(91) " "Verilog HDL assignment warning at fpga_sdram_writeall_readall_test.v(91): truncated value with size 32 to match size of target (25)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081843 "|fpga_sdram_test_driver|fpga_sdram_writeall_readall_test:writeall_readall_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fpga_sdram_writeall_readall_test.v(92) " "Verilog HDL assignment warning at fpga_sdram_writeall_readall_test.v(92): truncated value with size 32 to match size of target (16)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081843 "|fpga_sdram_test_driver|fpga_sdram_writeall_readall_test:writeall_readall_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fpga_sdram_writeall_readall_test.v(116) " "Verilog HDL assignment warning at fpga_sdram_writeall_readall_test.v(116): truncated value with size 32 to match size of target (16)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081843 "|fpga_sdram_test_driver|fpga_sdram_writeall_readall_test:writeall_readall_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fpga_sdram_writeall_readall_test.v(117) " "Verilog HDL assignment warning at fpga_sdram_writeall_readall_test.v(117): truncated value with size 32 to match size of target (25)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081843 "|fpga_sdram_test_driver|fpga_sdram_writeall_readall_test:writeall_readall_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_sdram_writeone_readone_test fpga_sdram_writeone_readone_test:writeone_readone_test " "Elaborating entity \"fpga_sdram_writeone_readone_test\" for hierarchy \"fpga_sdram_writeone_readone_test:writeone_readone_test\"" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "writeone_readone_test" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436081844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fpga_sdram_writeone_readone_test.v(102) " "Verilog HDL assignment warning at fpga_sdram_writeone_readone_test.v(102): truncated value with size 32 to match size of target (16)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_writeone_readone_test.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeone_readone_test.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081846 "|fpga_sdram_test_driver|fpga_sdram_writeone_readone_test:writeone_readone_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fpga_sdram_writeone_readone_test.v(103) " "Verilog HDL assignment warning at fpga_sdram_writeone_readone_test.v(103): truncated value with size 32 to match size of target (25)" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_writeone_readone_test.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeone_readone_test.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484436081846 "|fpga_sdram_test_driver|fpga_sdram_writeone_readone_test:writeone_readone_test"}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|fpga_sdram_test_driver\|fpga_sdram_writeone_readone_test:writeone_readone_test\|state_reg " "State machine \"\|fpga_sdram_test_driver\|fpga_sdram_writeone_readone_test:writeone_readone_test\|state_reg\" will be implemented as a safe state machine." {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_writeone_readone_test.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeone_readone_test.v" 29 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1484436082535 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|fpga_sdram_test_driver\|fpga_sdram_writeall_readall_test:writeall_readall_test\|state_reg " "State machine \"\|fpga_sdram_test_driver\|fpga_sdram_writeall_readall_test:writeall_readall_test\|state_reg\" will be implemented as a safe state machine." {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_writeall_readall_test.v" 29 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1484436082536 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|fpga_sdram_test_driver\|sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit\|m_next " "State machine \"\|fpga_sdram_test_driver\|sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit\|m_next\" will be implemented as a safe state machine." {  } { { "../../../sdram_controller/hdl/sdram_control.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" 247 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1484436082537 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|fpga_sdram_test_driver\|sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit\|m_state " "State machine \"\|fpga_sdram_test_driver\|sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit\|m_state\" will be implemented as a safe state machine." {  } { { "../../../sdram_controller/hdl/sdram_control.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" 248 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1484436082538 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|fpga_sdram_test_driver\|sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit\|i_next " "State machine \"\|fpga_sdram_test_driver\|sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit\|i_next\" will be implemented as a safe state machine." {  } { { "../../../sdram_controller/hdl/sdram_control.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" 237 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1484436082539 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|fpga_sdram_test_driver\|sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit\|i_state " "State machine \"\|fpga_sdram_test_driver\|sdram_control_wrapper:sdram_ctrl_unit\|sdram_control:sdram_control_unit\|i_state\" will be implemented as a safe state machine." {  } { { "../../../sdram_controller/hdl/sdram_control.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/hdl/sdram_control.v" 239 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1484436082540 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1484436082827 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484436083201 "|fpga_sdram_test_driver|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1484436083201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1484436083336 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1484436083876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1484436084078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484436084078 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../../../sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" "" { Text "C:/Users/dbajg/Documents/PROJECTS_AND_STUFF/hardware_projects/arsc/sdram_controller/fpga_sdram_test/fpga_sdram_test_driver.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484436084198 "|fpga_sdram_test_driver|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1484436084198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "684 " "Implemented 684 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1484436084201 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1484436084201 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1484436084201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "621 " "Implemented 621 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1484436084201 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1484436084201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1484436084201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "907 " "Peak virtual memory: 907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484436084224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 00:21:24 2017 " "Processing ended: Sun Jan 15 00:21:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484436084224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484436084224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484436084224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1484436084224 ""}
