
---------- Begin Simulation Statistics ----------
final_tick                               13973748104493                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119163                       # Simulator instruction rate (inst/s)
host_mem_usage                               17318608                       # Number of bytes of host memory used
host_op_rate                                   167880                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4304.98                       # Real time elapsed on the host
host_tick_rate                                6641053                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   512993974                       # Number of instructions simulated
sim_ops                                     722720229                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028590                       # Number of seconds simulated
sim_ticks                                 28589619762                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1274918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2543684                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          385                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         4                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         21                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          537                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       283612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         1426                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       567788                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         1427                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu1.num_int_insts                          24                       # number of integer instructions
system.cpu1.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            9                       # number of memory refs
system.cpu1.num_store_insts                         6                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       15     62.50%     62.50% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     12.50%     75.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      6     25.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           19                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      7918927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        15192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     15838835                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        15192                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu2.num_int_insts                          18                       # number of integer instructions
system.cpu2.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                           14                       # number of memory refs
system.cpu2.num_store_insts                        12                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        4     21.05%     21.05% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      5.26%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::MemWrite                      5     26.32%     52.63% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2     10.53%     63.16% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 7     36.84%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        19                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         17                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       260164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          333                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       521257                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          333                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu3.num_int_insts                          22                       # number of integer instructions
system.cpu3.num_int_register_reads                 62                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                13                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         8                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       12     54.55%     54.55% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.09%     63.64% # Class of executed instruction
system.cpu3.op_class::MemWrite                      8     36.36%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       402930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         822694                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       189580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        460393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         45137774                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        54345858                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.343419                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.343419                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        404201035                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       198343412                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  19571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       153366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         2765434                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.494906                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            98352837                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          23618128                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12152417                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     75347120                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        66052                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     23699347                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    303150764                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     74734709                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       245545                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    300054049                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        203710                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       365493                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        153416                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       631772                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4103                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        34496                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       118870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        455463169                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            299933850                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.525706                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        239439757                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.493506                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             300005216                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       312022850                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       73201849                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.911897                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.911897                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        53234      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     86556619     28.82%     28.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       187368      0.06%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     55718432     18.55%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      3366054      1.12%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     55939061     18.63%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10869537      3.62%     70.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4012394      1.34%     72.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     63950910     21.30%     93.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     19615107      6.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     300299595                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      233485116                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    453636272                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    219944384                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    224542850                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13911879                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.046327                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          77545      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           617      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2967993     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt           45      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      6650683     47.81%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        285833      2.05%     71.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168407      1.21%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3705511     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        55245      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80673124                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    246846998                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     79989466                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     84611638                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         303150764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        300299595                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5999688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       137090                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined      9332744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     85835112                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.498564                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.823662                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     22086964     25.73%     25.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5813429      6.77%     32.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      7739775      9.02%     41.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6911916      8.05%     49.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9659213     11.25%     60.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8695838     10.13%     70.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8853742     10.31%     81.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5561506      6.48%     87.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     10512729     12.25%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85835112                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.497766                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5169589                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1863286                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     75347120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     23699347                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      104157169                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                85854683                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        107228711                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        94708045                       # number of cc regfile writes
system.switch_cpus1.committedInsts          118226917                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            191445213                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.726186                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.726186                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads           118721                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          118830                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 120148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1575196                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21099988                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.802948                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            54734977                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          16851005                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       11963363                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     43771162                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        45948                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     20292828                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    283233383                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     37883972                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3185018                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    240646210                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         24919                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents        31512                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1426571                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles        64409                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        52522                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       776409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       798787                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        311722471                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            239580939                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.584160                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        182095814                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.790540                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             240335161                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       371141082                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203942489                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.377058                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.377058                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       588058      0.24%      0.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    185273012     75.98%     76.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1623112      0.67%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       407378      0.17%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     38567752     15.82%     92.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17134355      7.03%     99.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead       118826      0.05%     99.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       118737      0.05%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     243831230                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses         237564                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads       475127                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       237458                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes       392196                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            5231644                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.021456                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3744339     71.57%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     71.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1079810     20.64%     92.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       407494      7.79%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     248237252                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    578821573                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    239343481                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    374680050                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         283233383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        243831230                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     91788156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       668063                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    142109779                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85734535                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.844026                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.556881                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     25608412     29.87%     29.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      7588204      8.85%     38.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9443193     11.01%     49.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9571900     11.16%     60.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9092045     10.60%     71.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7646710      8.92%     80.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7567646      8.83%     89.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5098066      5.95%     95.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4118359      4.80%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85734535                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.840046                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      7332499                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3324652                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     43771162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     20292828                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104293703                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                85854683                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          1954097                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         1851108                       # number of cc regfile writes
system.switch_cpus2.committedInsts           51098716                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             63732803                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.680173                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.680173                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         85499857                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        48172968                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 311670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts          156                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches          548556                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.742788                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            28505367                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           3897765                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles           3588                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     24577346                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          112                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      3898155                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     63744041                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     24607602                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          393                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     63771870                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents          1048                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     10852687                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles           672                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     10868966                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          530                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         70547820                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             63740986                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655770                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         46263156                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.742429                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              63741064                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        61974976                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       11027626                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.595177                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.595177                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass           33      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10752288     16.86%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       231259      0.36%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       171302      0.27%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       102780      0.16%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     13413559     21.03%     38.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp        17130      0.03%     38.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt        94330      0.15%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv        25695      0.04%     38.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     10458379     16.40%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      5678706      8.90%     64.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       677060      1.06%     65.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     18929007     29.68%     94.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      3220736      5.05%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      63772264                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       52262536                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    103877351                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     51590574                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     51600870                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt             947549                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014858                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           6854      0.72%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd           13      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        55830      5.89%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        285420     30.12%     36.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         8762      0.92%     37.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       548048     57.84%     95.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        42622      4.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      12457244                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    110157761                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12150412                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     12154905                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          63744041                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         63772264                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        11204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued           23                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined         8629                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85543013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.745499                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.382698                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     57828006     67.60%     67.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11793007     13.79%     81.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6293674      7.36%     88.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      3639110      4.25%     93.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3185712      3.72%     96.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1668957      1.95%     98.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       701680      0.82%     99.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       286070      0.33%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       146797      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85543013                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.742793                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        48541                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8946                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     24577346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3898155                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       32009351                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                85854683                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  46708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        116063346                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        83783763                       # number of cc regfile writes
system.switch_cpus3.committedInsts           93668266                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            170391112                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.916582                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.916582                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           630561                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          482234                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  80795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2202168                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        22402899                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.813157                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            49779961                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          12235848                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       15172172                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     46546458                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        58710                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     15086354                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    295046570                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     37544113                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4166004                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    241522723                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents          4350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        12636                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1946812                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles        17750                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        14312                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1206359                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       995809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        322651076                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            239733739                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.578139                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        186537254                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.792320                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             241066035                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       368034288                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      210936250                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.091009                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.091009                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1087089      0.44%      0.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    189781234     77.24%     77.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       939578      0.38%     78.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      2173716      0.88%     78.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd        16233      0.01%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        13522      0.01%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        44459      0.02%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd        43183      0.02%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt        92982      0.04%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv         1065      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     38548979     15.69%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     12383889      5.04%     99.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       331357      0.13%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       231444      0.09%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     245688730                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         791936                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads      1573657                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       755682                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       914553                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4325540                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.017606                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3638182     84.11%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        538140     12.44%     96.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       137148      3.17%     99.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead         4589      0.11%     99.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         7481      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     248135245                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    581144277                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    238978057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    418801143                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         295046318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        245688730                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded          252                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    124655415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1241049                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          235                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    180746088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     85773888                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.864377                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.625389                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26893696     31.35%     31.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      7997877      9.32%     40.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8075833      9.42%     50.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8020881      9.35%     59.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8576512     10.00%     69.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8271608      9.64%     79.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7882199      9.19%     88.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5922994      6.91%     95.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4132288      4.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85773888                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.861681                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      2579014                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1460981                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     46546458                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     15086354                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       96712894                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                85854683                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     89551116                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89551120                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     89551116                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89551120                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      5021916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5021922                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      5021917                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5021923                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  37976542775                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37976542775                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  37976542775                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37976542775                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     94573032                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     94573042                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     94573033                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     94573043                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.600000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.053101                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.053101                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.600000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.053101                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.053101                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7562.162086                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7562.153051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7562.160580                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7562.151545                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          469                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   234.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1268116                       # number of writebacks
system.cpu0.dcache.writebacks::total          1268116                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3746490                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3746490                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3746490                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3746490                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1275426                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1275426                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1275427                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1275427                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  13898092994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13898092994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  13898192894                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13898192894                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013486                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013486                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013486                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013486                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10896.824272                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10896.824272                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10896.894055                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10896.894055                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1268116                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     66039979                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       66039980                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      4985321                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4985326                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  37791822348                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37791822348                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     71025300                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     71025306                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.070191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7580.619653                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7580.612050                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3746480                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3746480                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1238841                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1238841                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  13725572022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13725572022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11079.365328                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11079.365328                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     23511137                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23511140                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        36595                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        36596                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    184720427                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    184720427                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.001554                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001554                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  5047.695778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5047.557848                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        36585                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        36585                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    172520972                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    172520972                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.001554                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001554                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4715.620391                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4715.620391                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.767737                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90827881                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1268628                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.595362                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158485397                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.006713                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.761024                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003919                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995627                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999546                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        757852972                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       757852972                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20651726                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20651749                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20651726                       # number of overall hits
system.cpu0.icache.overall_hits::total       20651749                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          150                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          150                       # number of overall misses
system.cpu0.icache.overall_misses::total          152                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     12488166                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     12488166                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     12488166                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     12488166                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           25                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20651876                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20651901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           25                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20651876                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20651901                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.080000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.080000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 83254.440000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 82158.986842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 83254.440000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 82158.986842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          134                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     11506482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     11506482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     11506482                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     11506482                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85869.268657                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 85869.268657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85869.268657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 85869.268657                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20651726                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20651749                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     12488166                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     12488166                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20651876                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20651901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 83254.440000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 82158.986842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     11506482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     11506482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 85869.268657                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 85869.268657                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          132.588755                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20651885                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         151852.095588                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   130.588755                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.255056                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.258962                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        165215344                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       165215344                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1238980                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       304805                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1078498                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         6802                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         6802                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         29784                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        29784                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1238982                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3818978                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3819250                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    162351616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           162360320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       115187                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                7371968                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1390755                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000360                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.018976                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1390254     99.96%     99.96% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 501      0.04%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1390755                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1691609364                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1269618444                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1149710                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1149711                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1149710                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1149711                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       118914                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       119055                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       118914                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       119055                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     11410578                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   8694123840                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   8705534418                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     11410578                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   8694123840                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   8705534418                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          134                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1268624                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1268766                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          134                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1268624                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1268766                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.093735                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.093835                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.093735                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.093835                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 85793.819549                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 73112.701953                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 73121.955550                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 85793.819549                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 73112.701953                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 73121.955550                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       115187                       # number of writebacks
system.cpu0.l2cache.writebacks::total          115187                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       118914                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       119047                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       118914                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       119047                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     11366289                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   8654525478                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   8665891767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     11366289                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   8654525478                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   8665891767                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.093735                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.093829                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.093735                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.093829                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85460.819549                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 72779.701953                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 72793.869371                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85460.819549                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 72779.701953                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 72793.869371                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               115187                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       289088                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       289088                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       289088                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       289088                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       978912                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       978912                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       978912                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       978912                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         6802                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         6802                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         6802                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         6802                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        29377                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        29377                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          406                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          407                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     11156166                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     11156166                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        29783                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        29784                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.013632                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.013665                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 27478.241379                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 27410.727273                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          406                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          406                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     11020968                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     11020968                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.013632                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.013631                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 27145.241379                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 27145.241379                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1120333                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1120334                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       118508                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       118648                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     11410578                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   8682967674                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   8694378252                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1238841                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1238982                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.095660                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.095762                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85793.819549                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 73269.042377                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 73278.759457                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       118508                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       118641                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     11366289                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   8643504510                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   8654870799                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.095660                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.095757                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 85460.819549                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 72936.042377                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72950.083015                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4053.016692                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2543568                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          119283                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           21.323810                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    45.343288                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.047352                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.753894                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     3.153685                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4003.718473                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.011070                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000012                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000184                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000770                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.977470                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.989506                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2930                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          457                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        40816371                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       40816371                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28589609762                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29935.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29935.numOps                      0                       # Number of Ops committed
system.cpu0.thread29935.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     45446340                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        45446344                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     45446996                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45447000                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       257076                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        257081                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       257175                       # number of overall misses
system.cpu1.dcache.overall_misses::total       257180                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  10032135822                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10032135822                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  10032135822                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10032135822                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            9                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     45703416                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     45703425                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            9                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     45704171                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     45704180                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.555556                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005625                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.555556                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.005627                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005627                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 39024.007772                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39023.248789                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 39008.985407                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39008.227008                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       176234                       # number of writebacks
system.cpu1.dcache.writebacks::total           176234                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        79945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        79945                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79945                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       177131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       177131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       177226                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       177226                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   4247725689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4247725689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   4248244836                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4248244836                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003876                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003876                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003878                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003878                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 23980.701791                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23980.701791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 23970.776500                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23970.776500                       # average overall mshr miss latency
system.cpu1.dcache.replacements                176234                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     31534037                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31534037                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       197528                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       197531                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   9666027297                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9666027297                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     31731565                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31731568                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.006225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 48934.972748                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48934.229549                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        79739                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79739                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       117789                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       117789                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   3902663763                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3902663763                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 33132.667422                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33132.667422                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            4                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     13912303                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13912307                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            2                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        59548                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        59550                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    366108525                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    366108525                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     13971851                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13971857                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.004262                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004262                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  6148.124622                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  6147.918136                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          206                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          206                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        59342                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        59342                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    345061926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    345061926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.004247                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004247                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  5814.801085                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  5814.801085                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data          656                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          656                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           99                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           99                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data          755                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          755                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.131126                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.131126                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           95                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           95                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       519147                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       519147                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.125828                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.125828                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  5464.705263                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  5464.705263                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.153156                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45624260                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           176746                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           258.134611                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.062125                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   508.091031                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.005981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.992365                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998346                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        365810186                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       365810186                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           25                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     31019334                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31019359                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           25                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     31019334                       # number of overall hits
system.cpu1.icache.overall_hits::total       31019359                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       110925                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        110927                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       110925                       # number of overall misses
system.cpu1.icache.overall_misses::total       110927                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    602194869                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    602194869                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    602194869                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    602194869                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           27                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31130259                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31130286                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           27                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31130259                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31130286                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.074074                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003563                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.074074                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003563                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst  5428.847140                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5428.749259                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst  5428.847140                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5428.749259                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       106898                       # number of writebacks
system.cpu1.icache.writebacks::total           106898                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3505                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3505                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3505                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3505                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       107420                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       107420                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       107420                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       107420                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    538528932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    538528932                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    538528932                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    538528932                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.003451                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003451                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.003451                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003451                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst  5013.302290                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  5013.302290                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst  5013.302290                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  5013.302290                       # average overall mshr miss latency
system.cpu1.icache.replacements                106898                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           25                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     31019334                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31019359                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       110925                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       110927                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    602194869                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    602194869                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31130259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31130286                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst  5428.847140                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5428.749259                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3505                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3505                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       107420                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       107420                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    538528932                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    538528932                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003451                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst  5013.302290                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  5013.302290                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.382098                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31126781                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           107422                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           289.761697                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     1.070018                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   510.312080                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.002090                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.996703                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998793                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        249149710                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       249149710                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         225300                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       124427                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       193473                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          488                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          488                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         58868                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        58868                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       225300                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       321725                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       530702                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             852427                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     13715392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     22590720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            36306112                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        34785                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2226240                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        319424                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.006164                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.078310                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              317456     99.38%     99.38% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                1967      0.62%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          319424                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       377636985                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy      107322540                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      176728755                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst       106330                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       140117                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         246447                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst       106330                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       140117                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        246447                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1073                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        36624                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        37704                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1073                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        36624                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        37704                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     71742186                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   3599035362                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   3670777548                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     71742186                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   3599035362                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   3670777548                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst       107403                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       176741                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       284151                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst       107403                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       176741                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       284151                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.009990                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.207218                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.132690                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.009990                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.207218                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.132690                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 66861.310345                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 98269.860256                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 97357.774984                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 66861.310345                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 98269.860256                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 97357.774984                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        34768                       # number of writebacks
system.cpu1.l2cache.writebacks::total           34768                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1073                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        36624                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        37697                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1073                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        36624                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        37697                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     71384877                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   3586839570                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   3658224447                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     71384877                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   3586839570                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   3658224447                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.009990                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.207218                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.132665                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.009990                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.207218                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.132665                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 66528.310345                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 97936.860256                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 97042.853463                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 66528.310345                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 97936.860256                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 97042.853463                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                34768                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       102120                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       102120                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       102120                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       102120                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       180891                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       180891                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       180891                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       180891                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          488                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          488                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          488                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          488                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        57059                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        57059                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         1807                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1809                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     91070505                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     91070505                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        58866                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        58868                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.030697                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.030730                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 50398.729939                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 50343.009950                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         1807                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1807                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     90468774                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     90468774                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.030697                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.030696                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 50065.729939                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 50065.729939                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst       106330                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        83058                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       189388                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1073                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        34817                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        35895                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     71742186                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3507964857                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3579707043                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst       107403                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       117875                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       225283                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.009990                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.295372                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.159333                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 66861.310345                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 100754.368757                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 99727.177685                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1073                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        34817                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        35890                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     71384877                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3496370796                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3567755673                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.009990                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.295372                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.159311                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 66528.310345                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 100421.368757                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99408.071134                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3975.069641                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            567650                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           38864                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           14.606062                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   168.220651                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.817373                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.460368                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   347.483395                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3457.087854                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.041069                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000200                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000357                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084835                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.844016                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.970476                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1311                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1765                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         9121264                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        9121264                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28589609762                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29935.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29935.numOps                      0                       # Number of Ops committed
system.cpu1.thread29935.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            9                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     24258228                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        24258237                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            9                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     24258228                       # number of overall hits
system.cpu2.dcache.overall_hits::total       24258237                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4080444                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4080449                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      4080444                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4080449                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  39867854882                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39867854882                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  39867854882                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39867854882                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           14                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     28338672                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     28338686                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           14                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     28338672                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     28338686                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.357143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.143989                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.143989                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.357143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.143989                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.143989                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  9770.469802                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9770.457830                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  9770.469802                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9770.457830                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         8062                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          264                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2923                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     2.758125                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          264                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3739536                       # number of writebacks
system.cpu2.dcache.writebacks::total          3739536                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       340372                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       340372                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       340372                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       340372                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3740072                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3740072                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3740072                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3740072                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  36863365379                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  36863365379                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  36863365379                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  36863365379                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.131978                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.131978                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.131978                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.131978                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  9856.325060                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  9856.325060                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  9856.325060                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9856.325060                       # average overall mshr miss latency
system.cpu2.dcache.replacements               3739536                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     20616229                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20616229                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3825133                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3825135                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  35538693399                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  35538693399                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     24441362                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     24441364                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.156502                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.156503                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  9290.838619                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9290.833761                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       340256                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       340256                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3484877                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3484877                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  32619792888                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  32619792888                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.142581                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142581                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  9360.385715                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  9360.385715                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            9                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      3641999                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3642008                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       255311                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       255314                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   4329161483                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4329161483                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data           12                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      3897310                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3897322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.065510                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.065510                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 16956.423668                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 16956.224426                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       255195                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       255195                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   4243572491                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4243572491                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.065480                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.065480                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 16628.744650                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16628.744650                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.027824                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           27998312                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3740048                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.486084                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158485397                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.040932                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.986892                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000080                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998021                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998101                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        230449536                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       230449536                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                         12                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      1021929                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1021952                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      1021929                       # number of overall hits
system.cpu2.icache.overall_hits::total        1021952                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      4180038                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       4180041                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      4180038                       # number of overall misses
system.cpu2.icache.overall_misses::total      4180041                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  21105175032                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  21105175032                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  21105175032                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  21105175032                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           26                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      5201967                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5201993                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           26                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      5201967                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5201993                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.115385                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.803550                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.803546                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.115385                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.803550                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.803546                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst  5049.039036                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5049.035412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst  5049.039036                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5049.035412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks      4179350                       # number of writebacks
system.cpu2.icache.writebacks::total          4179350                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          181                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          181                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      4179857                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      4179857                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      4179857                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      4179857                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  19712156112                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  19712156112                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  19712156112                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  19712156112                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.803515                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.803511                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.803515                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.803511                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst  4715.988157                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  4715.988157                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst  4715.988157                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  4715.988157                       # average overall mshr miss latency
system.cpu2.icache.replacements               4179350                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      1021929                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1021952                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      4180038                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      4180041                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  21105175032                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  21105175032                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      5201967                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5201993                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.115385                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.803550                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.803546                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst  5049.039036                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5049.035412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          181                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      4179857                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      4179857                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  19712156112                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  19712156112                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.803515                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.803511                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst  4715.988157                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  4715.988157                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.591601                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5201811                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          4179859                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             1.244494                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.003443                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   507.588158                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001960                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.991383                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993343                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         45795803                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        45795803                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        7664735                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       347527                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7837343                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq           41                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp           41                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        255172                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       255172                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      7664736                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     12539069                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     11219714                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           23758783                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port    534989376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    478693376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1013682752                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       265984                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               17022976                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       8185933                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001856                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.043044                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             8170738     99.81%     99.81% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               15195      0.19%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         8185933                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     10548307467                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          36.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy     4207048816                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization         14.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     3740081490                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization         13.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst      4178320                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      3486590                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        7664910                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst      4178320                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      3486590                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       7664910                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1537                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       253453                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       254998                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1537                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       253453                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       254998                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     70169094                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  16769492388                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  16839661482                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     70169094                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  16769492388                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  16839661482                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst      4179857                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      3740043                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      7919908                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst      4179857                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      3740043                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      7919908                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.000368                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.067767                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.032197                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.000368                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.067767                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.032197                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 45653.281718                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 66164.110853                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 66038.406113                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 45653.281718                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 66164.110853                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 66038.406113                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       265984                       # number of writebacks
system.cpu2.l2cache.writebacks::total          265984                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1537                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       253452                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       254989                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1537                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       253452                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       254989                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     69657273                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  16685028603                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  16754685876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     69657273                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  16685028603                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  16754685876                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000368                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.067767                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.032196                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000368                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.067767                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.032196                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 45320.281718                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 65831.118330                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 65707.484935                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 45320.281718                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 65831.118330                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 65707.484935                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               265984                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       286133                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       286133                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       286133                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       286133                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      7632750                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      7632750                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      7632750                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      7632750                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data           41                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total           41                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data           41                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total           41                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       193644                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       193644                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        61525                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        61528                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3183847965                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3183847965                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       255169                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       255172                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.241115                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.241124                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 51748.849492                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 51746.326307                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        61525                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        61525                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3163360140                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3163360140                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.241115                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.241112                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 51415.849492                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 51415.849492                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst      4178320                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      3292946                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      7471266                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1537                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       191928                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       193470                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     70169094                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  13585644423                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  13655813517                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst      4179857                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      3484874                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      7664736                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.000368                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.055075                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.025242                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 45653.281718                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 70785.109119                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 70583.622872                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1537                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       191927                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       193464                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     69657273                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  13521668463                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  13591325736                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.000368                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.055074                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.025241                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 45320.281718                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 70452.143070                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70252.479717                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4075.764252                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          15838831                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          270080                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           58.644961                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   372.435090                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.119869                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.199596                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   128.563858                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3573.445838                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.090927                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000029                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000293                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.031388                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.872423                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.995060                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          637                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2717                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       253691392                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      253691392                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28589609762                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29935.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29935.numOps                      0                       # Number of Ops committed
system.cpu2.thread29935.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     41446740                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        41446745                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     41447295                       # number of overall hits
system.cpu3.dcache.overall_hits::total       41447300                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       599438                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        599443                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       599491                       # number of overall misses
system.cpu3.dcache.overall_misses::total       599496                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   3340634022                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3340634022                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   3340634022                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3340634022                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     42046178                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     42046188                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     42046786                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     42046796                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.014257                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014257                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.014258                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014258                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  5572.943360                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  5572.896876                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  5572.450666                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  5572.404190                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       255250                       # number of writebacks
system.cpu3.dcache.writebacks::total           255250                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       343675                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       343675                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       343675                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       343675                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       255763                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       255763                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       255801                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       255801                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   1629080622                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1629080622                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   1630514187                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1630514187                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.006083                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006083                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.006084                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006084                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  6369.492937                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6369.492937                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  6374.150949                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6374.150949                       # average overall mshr miss latency
system.cpu3.dcache.replacements                255250                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     32085055                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32085055                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       550858                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       550860                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   3000084246                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3000084246                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     32635913                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     32635915                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.016879                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016879                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  5446.202553                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5446.182780                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       343618                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       343618                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       207240                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       207240                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   1304948079                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1304948079                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.006350                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006350                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  6296.796367                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6296.796367                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            5                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      9361685                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9361690                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            3                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        48580                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        48583                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    340549776                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    340549776                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      9410265                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9410273                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.375000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005162                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005163                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  7010.081844                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  7009.648972                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           57                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        48523                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        48523                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    324132543                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    324132543                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005156                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005156                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  6679.977392                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  6679.977392                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data          555                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          555                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           53                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data          608                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          608                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.087171                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.087171                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           38                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           38                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      1433565                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1433565                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.062500                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 37725.394737                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 37725.394737                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          510.641502                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           41703106                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           255762                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           163.054347                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.090230                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   508.551271                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.004082                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.993264                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.997347                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        336630130                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       336630130                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          8                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30498249                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30498271                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30498249                       # number of overall hits
system.cpu3.icache.overall_hits::total       30498271                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         5596                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5599                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         5596                       # number of overall misses
system.cpu3.icache.overall_misses::total         5599                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     84431151                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     84431151                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     84431151                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     84431151                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     30503845                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30503870                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     30503845                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30503870                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.120000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000183                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.120000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000183                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 15087.768227                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15079.684051                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 15087.768227                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15079.684051                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4870                       # number of writebacks
system.cpu3.icache.writebacks::total             4870                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          268                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          268                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          268                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          268                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         5328                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5328                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         5328                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5328                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     71371224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     71371224                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     71371224                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     71371224                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000175                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000175                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000175                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000175                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13395.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13395.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13395.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13395.500000                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4870                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30498249                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30498271                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         5596                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5599                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     84431151                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     84431151                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     30503845                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30503870                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 15087.768227                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15079.684051                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          268                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          268                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         5328                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5328                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     71371224                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     71371224                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000175                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13395.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13395.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          449.801252                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30503602                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5331                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5721.928719                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   446.801252                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.872659                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.878518                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        244036291                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       244036291                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         212605                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       104741                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       159686                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           44                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           44                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         48488                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        48488                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       212605                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        15532                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       766862                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             782394                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       652864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     32704768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            33357632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                         4307                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                 275648                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        265444                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001356                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036802                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              265084     99.86%     99.86% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 360      0.14%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          265444                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       346815837                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        5324996                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      255515895                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst         4781                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       248291                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         253072                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst         4781                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       248291                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        253072                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          547                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data         7466                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         8021                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          547                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data         7466                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         8021                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     50159457                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data    526105368                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    576264825                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     50159457                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data    526105368                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    576264825                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         5328                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       255757                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       261093                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         5328                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       255757                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       261093                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.102665                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.029192                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.030721                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.102665                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.029192                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.030721                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 91699.190128                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 70466.832039                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 71844.511283                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 91699.190128                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 70466.832039                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 71844.511283                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks         4307                       # number of writebacks
system.cpu3.l2cache.writebacks::total            4307                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          547                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data         7466                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         8013                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          547                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data         7466                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         8013                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     49977306                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data    523619190                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    573596496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     49977306                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data    523619190                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    573596496                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.102665                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.029192                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.030690                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.102665                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.029192                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.030690                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91366.190128                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 70133.832039                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 71583.239236                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91366.190128                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 70133.832039                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 71583.239236                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                 4307                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       104038                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       104038                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       104038                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       104038                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       156055                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       156055                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       156055                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       156055                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           44                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           44                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           44                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           44                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        47197                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        47197                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            3                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         1288                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         1291                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    105341220                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    105341220                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        48485                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        48488                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.026565                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.026625                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 81786.661491                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 81596.607281                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         1288                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         1288                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    104912316                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    104912316                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.026565                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.026563                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 81453.661491                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 81453.661491                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst         4781                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       201094                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       205875                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          547                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data         6178                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6730                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     50159457                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    420764148                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    470923605                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         5328                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       207272                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       212605                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.102665                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.029806                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.031655                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91699.190128                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 68106.854646                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 69973.789747                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          547                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         6178                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6725                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     49977306                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    418706874                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    468684180                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.102665                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.029806                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.031631                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 91366.190128                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 67773.854646                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69692.814870                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3116.552607                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            521230                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            8125                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           64.151385                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    18.347465                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.207707                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.650721                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   343.447461                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2749.899253                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004479                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000295                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000891                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.083849                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.671362                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.760877                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3818                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1235                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         2442                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.932129                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         8347805                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        8347805                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28589609762                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              354742                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        142688                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        302788                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            146995                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              65035                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             65035                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         354742                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       352912                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       108749                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       760786                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        20016                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1242463                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     14966848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      4546880                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     32370496                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       767680                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 52651904                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            189562                       # Total snoops (count)
system.l3bus.snoopTraffic                     2724288                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             609344                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   609344    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               609344                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            408118132                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            79332446                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            25122138                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           169841598                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.6                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             5339646                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data        24885                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst          364                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         2499                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst          932                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       117812                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst           21                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         2433                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              148946                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data        24885                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst          364                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         2499                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst          932                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       117812                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst           21                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         2433                       # number of overall hits
system.l3cache.overall_hits::total             148946                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        94029                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          709                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        34125                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          605                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       135640                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          526                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data         5033                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            270831                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        94029                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          709                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        34125                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          605                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       135640                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          526                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data         5033                       # number of overall misses
system.l3cache.overall_misses::total           270831                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     10834488                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7830290205                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     61999938                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3405276315                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     50150799                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  13905527552                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     47496123                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data    459720153                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  25771295573                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     10834488                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7830290205                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     61999938                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3405276315                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     50150799                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  13905527552                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     47496123                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data    459720153                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  25771295573                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       118914                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1073                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        36624                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1537                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       253452                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          547                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data         7466                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          419777                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       118914                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1073                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        36624                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1537                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       253452                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          547                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data         7466                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         419777                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.790731                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.660764                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.931766                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.393624                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.535170                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.674123                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.645178                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.790731                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.660764                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.931766                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.393624                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.535170                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.674123                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.645178                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 81462.315789                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 83275.268321                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 87447.021157                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 99788.316923                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 82893.882645                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 102517.897022                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 90296.811787                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 91341.178820                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 95156.372694                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 81462.315789                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 83275.268321                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 87447.021157                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 99788.316923                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 82893.882645                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 102517.897022                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 90296.811787                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 91341.178820                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 95156.372694                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          42567                       # number of writebacks
system.l3cache.writebacks::total                42567                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        94029                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          709                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        34125                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          605                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       135640                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          526                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data         5033                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       270800                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        94029                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          709                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        34125                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          605                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       135640                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          526                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data         5033                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       270800                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      9948708                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7204057065                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     57277998                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3178003815                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     46121499                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  13002165152                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     43992963                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data    426200373                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  23967767573                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      9948708                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7204057065                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     57277998                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3178003815                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     46121499                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  13002165152                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     43992963                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data    426200373                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  23967767573                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.790731                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.660764                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.931766                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.393624                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.535170                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.674123                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.645104                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.790731                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.660764                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.931766                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.393624                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.535170                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.674123                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.645104                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74802.315789                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 76615.268321                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 80787.021157                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 93128.316923                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 76233.882645                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 95857.897022                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 83636.811787                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 84681.178820                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 88507.265779                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74802.315789                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 76615.268321                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 80787.021157                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 93128.316923                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 76233.882645                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 95857.897022                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 83636.811787                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 84681.178820                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 88507.265779                       # average overall mshr miss latency
system.l3cache.replacements                    189562                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       100121                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       100121                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       100121                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       100121                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       302788                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       302788                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       302788                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       302788                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          361                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          929                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data        32670                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           18                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            33978                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           45                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          878                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        28855                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         1270                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          31057                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      4347648                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     70247016                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   2399401197                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     99507060                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2573502921                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          406                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         1807                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        61525                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         1288                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        65035                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.110837                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.485888                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.468996                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.986025                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.477543                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 96614.400000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 80007.990888                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 83153.741015                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 78352.015748                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 82863.860676                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           45                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          878                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        28855                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         1270                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        31048                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      4047948                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     64399536                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2207226897                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     91048860                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   2366723241                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.110837                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.485888                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.468996                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.986025                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.477404                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 89954.400000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73347.990888                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 76493.741015                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 71692.015748                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 76227.880733                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        24524                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst          364                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         1570                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst          932                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        85142                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst           21                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         2415                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       114968                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        93984                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          709                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        33247                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          605                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       106785                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          526                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         3763                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       239774                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     10834488                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7825942557                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     61999938                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3335029299                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     50150799                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11506126355                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     47496123                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    360213093                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  23197792652                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       118508                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1073                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        34817                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1537                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       191927                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          547                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data         6178                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       354742                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.793060                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.660764                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.954907                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.393624                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.556383                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.609097                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.675911                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 81462.315789                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 83268.881480                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87447.021157                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 100310.683641                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 82893.882645                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 107750.398979                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 90296.811787                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 95724.978209                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 96748.574291                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        93984                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          709                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        33247                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          605                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       106785                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          526                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         3763                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       239752                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      9948708                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7200009117                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     57277998                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3113604279                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     46121499                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10794938255                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     43992963                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    335151513                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  21601044332                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.793060                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.660764                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.954907                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.393624                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.556383                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.609097                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.675849                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 74802.315789                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 76608.881480                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 80787.021157                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 93650.683641                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 76233.882645                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 101090.398979                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 83636.811787                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 89064.978209                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 90097.452084                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            55136.637561                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 551855                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               402909                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.369677                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945200855651                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 55136.637561                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.841318                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.841318                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64401                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          831                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         8981                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        54306                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.982681                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             13565885                       # Number of tag accesses
system.l3cache.tags.data_accesses            13565885                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     42567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     94029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     34125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    135640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      5033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003514300532                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2562                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2562                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              543682                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40242                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      270800                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42567                       # Number of write requests accepted
system.mem_ctrls.readBursts                    270800                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    42567                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.59                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                270800                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                42567                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   26446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     105.687744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.068350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1322.626761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2561     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-67583            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2562                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.592896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.558607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.108765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1905     74.36%     74.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               55      2.15%     76.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              433     16.90%     93.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              112      4.37%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               34      1.33%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.62%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.20%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2562                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17331200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2724288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    606.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28589376339                       # Total gap between requests
system.mem_ctrls.avgGap                      91232.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6017856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        45376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2184000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        38720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      8680960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        33664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data       322112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2720704                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 297730.437510531570                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 210490942.170509576797                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1587149.475150126964                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 76391362.255991652608                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1354337.704465199960                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 303640274.766379714012                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1177490.301733380416                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 11266746.556319588795                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 95164049.842182010412                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        94029                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          709                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        34125                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          605                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       135640                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          526                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data         5033                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        42567                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      4962202                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   3679846915                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     30704393                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   1896801098                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     23449691                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   7915787150                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     24280706                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    237385995                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1307263889302                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     37309.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     39135.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     43306.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     55583.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     38759.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     58358.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     46161.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     47165.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30710735.76                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6017856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        45376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2184000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        38720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      8680960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        33664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data       322112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17333184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        45376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126912                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2724288                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2724288                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        94029                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          709                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        34125                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          605                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       135640                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          526                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data         5033                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         270831                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        42567                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         42567                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         6716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        11193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        11193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       297730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    210490942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1587149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     76391362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1354338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    303640275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1177490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     11266747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        606275429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         6716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       297730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1587149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1354338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1177490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4439094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     95289410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        95289410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     95289410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         6716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        11193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        11193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       297730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    210490942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1587149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     76391362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1354338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    303640275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1177490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     11266747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       701564840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               270800                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               42511                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         7523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         8348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         8349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         8848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         8070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         8766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         7522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         7446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         7953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         8420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         8010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         7579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         8368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         8561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         8636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         8991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         8662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         8822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         8731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         8593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         9034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         8482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         8535                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1099                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1379                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         1398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1225                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9076384550                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             902305600                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        13813218150                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                33516.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51008.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              105535                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3583                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            38.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            8.43                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       204191                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    98.200450                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    80.172829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   106.923429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       159054     77.89%     77.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        34681     16.98%     94.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2975      1.46%     96.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2342      1.15%     97.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2164      1.06%     98.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1688      0.83%     99.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          784      0.38%     99.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          232      0.11%     99.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          271      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       204191                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17331200                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2720704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              606.206034                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               95.164050                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               34.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    636827327.136003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    846645474.292792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1139070589.439948                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  159777423.456000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10192223203.309952                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23605703488.181969                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 525533606.438353                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  37105781112.254402                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1297.875992                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    597844892                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2574950000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25416814870                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             239774                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42567                       # Transaction distribution
system.membus.trans_dist::CleanEvict           146995                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31057                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31057                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         239774                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       731224                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       731224                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 731224                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     20057472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     20057472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20057472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            270831                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  270831    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              270831                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           209999791                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          499616267                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        3148896                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2927354                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       149718                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      2775664                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        2775373                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         111779                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups          360                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits          130                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          230                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      5999837                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       149696                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     84991867                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.496229                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.420486                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24569608     28.91%     28.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15302077     18.00%     46.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5944370      6.99%     53.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5491273      6.46%     60.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1419105      1.67%     62.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1042755      1.23%     63.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2770601      3.26%     66.52% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1644046      1.93%     68.46% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     26808032     31.54%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     84991867                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus0.commit.loads             74300017                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           2648180                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     26808032                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5445704                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     41373432                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         27954575                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10907967                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        153416                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      2690043                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     305774867                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           74734693                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           23618128                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                 4883                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       118245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             259238859                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            3148896                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      2887282                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             85563429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         306876                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20651876                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     85835112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.599955                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.576910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37266177     43.42%     43.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2273724      2.65%     46.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2438725      2.84%     48.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1446717      1.69%     50.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7055408      8.22%     58.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1067520      1.24%     60.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3376801      3.93%     63.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3589148      4.18%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        27320892     31.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     85835112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.036677                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               3.019507                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20651876                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3709361                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1047083                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4103                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        151612                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28589619762                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        153416                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10468962                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       14411480                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         33757202                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     27044034                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     304776315                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       461071                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8543379                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      15186157                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         66753                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    331547696                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          878995488                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       317203781                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        409404270                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         9390542                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         57370421                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               361334687                       # The number of ROB reads
system.switch_cpus0.rob.writes              607150822                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       31129561                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     21488053                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1505184                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     16533157                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       15994686                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    96.743084                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        3846108                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         1152                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        12790                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        11802                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          988                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          753                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     91788444                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1381490                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     73351824                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.609958                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.836283                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     21954074     29.93%     29.93% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15050772     20.52%     50.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      8234038     11.23%     61.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7600038     10.36%     72.03% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      4166457      5.68%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2020956      2.76%     80.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1530578      2.09%     82.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1187113      1.62%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     11607798     15.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     73351824                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    118226917                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     191445213                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           43577624                       # Number of memory references committed
system.switch_cpus1.commit.loads             29605773                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17477753                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            236724                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          190785449                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2297153                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       425761      0.22%      0.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    145474557     75.99%     76.21% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      1571909      0.82%     77.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       395362      0.21%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     29487411     15.40%     92.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     13853489      7.24%     99.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       118362      0.06%     99.94% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       118362      0.06%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    191445213                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     11607798                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8496263                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     33211808                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         32317831                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     10282051                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1426571                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     14614014                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       127040                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     305815606                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       596348                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           37884010                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           16851005                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                25647                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  713                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2575839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             207741628                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           31129561                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     19852596                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             81608430                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3100530                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.cacheLines         31130259                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        37178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     85734535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.914877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.351761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        27850296     32.48%     32.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4185515      4.88%     37.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4077433      4.76%     42.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         3771349      4.40%     46.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4206435      4.91%     51.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         8460912      9.87%     61.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4644357      5.42%     66.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3316639      3.87%     70.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        25221599     29.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     85734535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362584                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.419689                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31130260                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            6148545                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       14165388                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        21125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        52522                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6320975                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         2433                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28589619762                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1426571                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12695548                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       18476968                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         38190453                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14944984                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     297560535                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       312415                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      11878710                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        664516                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        159042                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents           81                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands    383555891                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          759970670                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       483284457                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups           159523                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    247148154                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       136407692                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         38939375                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               344977683                       # The number of ROB reads
system.switch_cpus1.rob.writes              578889215                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        118226917                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          191445213                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups         548840                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       300131                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          175                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       154447                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         154417                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.980576                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          68566                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        68623                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        68505                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          118                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           22                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts        11774                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts          154                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85541157                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.745054                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.590211                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     61444648     71.83%     71.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      9421140     11.01%     82.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5120944      5.99%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3706402      4.33%     93.16% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2076486      2.43%     95.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1217608      1.42%     97.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       771503      0.90%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       331841      0.39%     98.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      1450585      1.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85541157                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     51098716                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      63732803                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           28469809                       # Number of memory references committed
system.switch_cpus2.commit.loads             24572499                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            548490                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          51584766                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           34373255                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        68520                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     10750992     16.87%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd       231255      0.36%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       171300      0.27%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       102780      0.16%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     13412076     21.04%     38.71% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp        17130      0.03%     38.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt        94325      0.15%     38.88% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv        25695      0.04%     38.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     10457441     16.41%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      5670401      8.90%     64.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       676968      1.06%     65.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     18902098     29.66%     94.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      3220342      5.05%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     63732803                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      1450585                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        55312401                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     19876244                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         10068163                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles       285532                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles           672                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       154434                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      63748090                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           24577094                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            3897765                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1265072                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               214126                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles     58878402                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              51118088                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches             548840                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       291488                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             26663918                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles           1386                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          5201967                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     85543013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.745348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.153053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        75041445     87.72%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          378271      0.44%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          626742      0.73%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1051054      1.23%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1189125      1.39%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          788358      0.92%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          528137      0.62%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          411724      0.48%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         5528157      6.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     85543013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.006393                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.595402                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            5201967                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             135718                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads           4826                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          530                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores           845                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          7886                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28589619762                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles           672                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        55519951                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       10893531                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         10133751                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles      8995080                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      63745482                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          202                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         39335                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3172242                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       5677389                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     61055662                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          181358674                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        61917522                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         85506247                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     61043714                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps           11912                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2448212                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               147835149                       # The number of ROB reads
system.switch_cpus2.rob.writes              127491044                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         51098716                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           63732803                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       36741103                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     25720973                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      2059601                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     16742591                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       16457078                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.294690                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        4866991                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect          173                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        23735                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        18407                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         5328                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          113                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    124645365                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls           17                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1934280                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     68801139                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.476574                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.771634                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18400059     26.74%     26.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20212283     29.38%     56.12% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5944721      8.64%     64.76% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7017616     10.20%     74.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3181307      4.62%     79.59% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1480415      2.15%     81.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1219624      1.77%     83.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       969420      1.41%     84.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     10375694     15.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     68801139                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     93668266                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     170391112                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           35477140                       # Number of memory references committed
system.switch_cpus3.commit.loads             26069392                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16594764                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            710933                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          169192583                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2521684                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       992746      0.58%      0.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    130708508     76.71%     77.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       919980      0.54%     77.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      2108742      1.24%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd        10004      0.01%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu         9758      0.01%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        40589      0.02%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd        39307      0.02%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt        83872      0.05%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv          466      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     25768423     15.12%     94.30% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      9185016      5.39%     99.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       300969      0.18%     99.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       222732      0.13%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    170391112                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     10375694                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8251328                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     30233597                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         35695152                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      9646998                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1946812                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     14934966                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       131528                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     327807980                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       749311                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           37544636                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           12238392                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                43800                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1742                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1828482                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             200395373                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           36741103                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     21342476                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             81873260                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4144266                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         30503845                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         2460                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     85773888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.220045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.367821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        24418193     28.47%     28.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4594106      5.36%     33.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         3585625      4.18%     38.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5589218      6.52%     44.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4136109      4.82%     49.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5993794      6.99%     56.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4433311      5.17%     61.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3864868      4.51%     66.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        29158664     33.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     85773888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.427945                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.334123                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           30503848                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   40                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973748104493                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            4891168                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       20477055                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        23804                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        14312                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       5678606                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        15817                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28589619762                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1946812                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        12386921                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       16423893                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         40859626                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     14156635                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     315936767                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       119982                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      10844880                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        890981                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        854472                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    397262796                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          810875544                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       506968857                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           722042                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    216223925                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       181038797                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         34591802                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               353459270                       # The number of ROB reads
system.switch_cpus3.rob.writes              607196796                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         93668266                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          170391112                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
