Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.688e-06 sec
INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: ##################################################
INFO: BIT: Analysis for design: GJC31
INFO: BIT: ##################################################
INFO: BIT: Design didn't change: GJC31, skipping analysis.
INFO: BIT: Top Modules: GJC31

INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/io_config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/configuration/Virgo/gemini_compact_22x4_config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Read resources
INFO: BIT: Validate Instances
INFO: BIT: Merge properties into instances
INFO: BIT: Re-location instances
INFO: BIT: Configure Mapping file initialization
INFO: BIT: Validation using '__primary_validation__' rule
INFO: BIT: Skip module:I_BUF name:$ibuf$GJC31.$ibuf_data_i location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:$obuf$GJC31.$obuf_data_o_buf_1 location(s):"HP_1_4_2P" because it failed in __check_pin_resource__ validation
INFO: BIT: Internal error validations
INFO: BIT: Assign instance-without-location
INFO: BIT: Allocate FCLK routing resource
INFO: BIT: Not able to route PLL clk_pll_gen Port CLK_OUT_DIV4 (location:HP_1_CC_18_9P) to gearbox module data_i_delay clock. Reason: Only PLL output port 'CLK_OUT' can use FCLK resource
INFO: BIT: Not able to route PLL clk_pll_gen Port CLK_OUT_DIV4 (location:HP_1_CC_18_9P) to gearbox module data_i_ddr clock. Reason: Only PLL output port 'CLK_OUT' can use FCLK resource
INFO: BIT: Set CLKBUF configuration attributes
INFO: BIT: Allocate PLL resource (and set PLLREF configuration attributes)
INFO: BIT: Set PLL remaining configuration attributes
INFO: BIT: Validation using '__secondary_validation__' rule
INFO: BIT: Set configuration attributes
INFO: BIT: Generated IO bitstream is invalid
INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/GJC-IO-Testcases/GJC31/results_dir/GJC31/run_1/synth_1_1/synthesis/io_config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/07_14_2024_09_15_01/share/raptor/configuration/Virgo/gemini_compact_22x4_config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Read resources
INFO: BIT: Validate Instances
INFO: BIT: Merge properties into instances
INFO: BIT: Re-location instances
INFO: BIT: Configure Mapping file initialization
INFO: BIT: Validation using '__primary_validation__' rule
INFO: BIT: Skip module:I_BUF name:$ibuf$GJC31.$ibuf_data_i location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:$obuf$GJC31.$obuf_data_o_buf_1 location(s):"HP_1_4_2P" because it failed in __check_pin_resource__ validation
INFO: BIT: Internal error validations
INFO: BIT: Assign instance-without-location
INFO: BIT: Allocate FCLK routing resource
INFO: BIT: Not able to route PLL clk_pll_gen Port CLK_OUT_DIV4 (location:HP_1_CC_18_9P) to gearbox module data_i_delay clock. Reason: Only PLL output port 'CLK_OUT' can use FCLK resource
INFO: BIT: Not able to route PLL clk_pll_gen Port CLK_OUT_DIV4 (location:HP_1_CC_18_9P) to gearbox module data_i_ddr clock. Reason: Only PLL output port 'CLK_OUT' can use FCLK resource
INFO: BIT: Set CLKBUF configuration attributes
INFO: BIT: Allocate PLL resource (and set PLLREF configuration attributes)
INFO: BIT: Set PLL remaining configuration attributes
INFO: BIT: Validation using '__secondary_validation__' rule
INFO: BIT: Set configuration attributes
INFO: BIT: Generated IO bitstream is invalid
INFO: BIT: Skip clk_pll_gen [PLL] because the config attribute is empty
INFO: BIT: Skip $ibuf$GJC31.$ibuf_data_i [I_BUF] because the location is not set
INFO: BIT: Skip data_i_delay [I_DELAY] because the location is not set
INFO: BIT: Skip data_i_ddr [I_DDR] because the location is not set
INFO: BIT: Skip $obuf$GJC31.$obuf_data_o_buf_1 [O_BUF] because the config attribute is empty
INFO: BIT: Skip clk_pll_gen [PLL] because the config attribute is empty
INFO: BIT: Skip $ibuf$GJC31.$ibuf_data_i [I_BUF] because the location is not set
INFO: BIT: Skip data_i_delay [I_DELAY] because the location is not set
INFO: BIT: Skip data_i_ddr [I_DDR] because the location is not set
INFO: BIT: Skip $obuf$GJC31.$obuf_data_o_buf_1 [O_BUF] because the config attribute is empty
INFO: BIT: Design GJC31 bitstream is generated
