<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BAI_634_LCD_HIENTHI_8_KY_TU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LCD_HIENTHI_8_KY_TU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LCD_HIENTHI_8_KY_TU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LCD_HIENTHI_8_KY_TU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_HIENTHI_8_KY_TU.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LCD_HIENTHI_8_KY_TU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LCD_HIENTHI_8_KY_TU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LCD_HIENTHI_8_KY_TU.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LCD_HIENTHI_8_KY_TU.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LCD_HIENTHI_8_KY_TU.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LCD_HIENTHI_8_KY_TU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_HIENTHI_8_KY_TU.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LCD_HIENTHI_8_KY_TU.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_HIENTHI_8_KY_TU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LCD_HIENTHI_8_KY_TU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LCD_HIENTHI_8_KY_TU.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LCD_HIENTHI_8_KY_TU.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LCD_HIENTHI_8_KY_TU.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LCD_HIENTHI_8_KY_TU.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LCD_HIENTHI_8_KY_TU.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LCD_HIENTHI_8_KY_TU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_HIENTHI_8_KY_TU_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_HIENTHI_8_KY_TU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_HIENTHI_8_KY_TU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LCD_HIENTHI_8_KY_TU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LCD_HIENTHI_8_KY_TU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LCD_HIENTHI_8_KY_TU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_HIENTHI_8_KY_TU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_HIENTHI_8_KY_TU_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LCD_HIENTHI_8_KY_TU_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LCD_HIENTHI_8_KY_TU_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_HIENTHI_8_KY_TU_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LCD_HIENTHI_8_KY_TU_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LCD_HIENTHI_8_KY_TU_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LCD_HIENTHI_8_KY_TU_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_HIENTHI_8_KY_TU_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LCD_HIENTHI_8_KY_TU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcd_hienthi_8_ky_tu.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lcd_hienthi_8_ky_tu.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lcd_hienthi_8_ky_tu.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1596714989" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1596714988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596714989" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3647429929714445182" xil_pn:start_ts="1596714989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596714989" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6824022676318830798" xil_pn:start_ts="1596714989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596714989" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1596714989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596714989" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2382584167252784064" xil_pn:start_ts="1596714989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596714989" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1596714989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596714989" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5344000725455332392" xil_pn:start_ts="1596714989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596715002" xil_pn:in_ck="1698016478103561269" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4917292518199151961" xil_pn:start_ts="1596714989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.lso"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.ngc"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.ngr"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.prj"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.stx"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.syr"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.xst"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_vhdl.prj"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1596715002" xil_pn:in_ck="-1356313894961496616" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4564600623018218507" xil_pn:start_ts="1596715002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1596715009" xil_pn:in_ck="-6181545845969905221" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1351607124707559033" xil_pn:start_ts="1596715002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.bld"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.ngd"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1596715020" xil_pn:in_ck="-6181545845969905220" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1596715009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.pcf"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_map.map"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_map.mrp"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_map.ncd"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_map.ngm"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_map.xrpt"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_summary.xml"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1596715034" xil_pn:in_ck="3297416155184981717" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1596715020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.ncd"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.pad"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.par"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.ptwx"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.unroutes"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.xpi"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_pad.csv"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_pad.txt"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1596715045" xil_pn:in_ck="-4468561056535957920" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1596715034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lcd_hienthi_8_ky_tu.bgn"/>
      <outfile xil_pn:name="lcd_hienthi_8_ky_tu.bit"/>
      <outfile xil_pn:name="lcd_hienthi_8_ky_tu.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1596715064" xil_pn:in_ck="-6456604611987046934" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1596715063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1596715034" xil_pn:in_ck="-6181545845969905352" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1596715028">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.twr"/>
      <outfile xil_pn:name="LCD_HIENTHI_8_KY_TU.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
