---
layout: home
permalink: index.html

# Please update this with your repository name and title
repository-name: e20-co502-RV32IM-pipeline-implementation-group-2
title: RV32MI pipeline Implementation group 02
---

[comment]: # "This is the standard layout for the project, but you can clean this and use your own template"

# Project Title
RV32MI pipeline Implementation
---

<!-- 
This is a sample image, to show how to add images to your page. To learn more options, please refer [this](https://projects.ce.pdn.ac.lk/docs/faq/how-to-add-an-image/)

![Sample Image](./images/sample.png)
 -->

## Team
- **E/20/419** - Wakkumbura M.M.S.S. ([e20419@eng.pdn.ac.lk](mailto:e20419@eng.pdn.ac.lk))
- **E/20/439** - Wickramasinghe J.M.W.G.R.L. ([e20439@eng.pdn.ac.lk](mailto:e20439@eng.pdn.ac.lk))
- **E/20/036** - Bandara K.G.R.I ([e20036@eng.pdn.ac.lk](mailto:e20036@eng.pdn.ac.lk))

## Supervisors

- Dr. Isuru Nawinne ([isurunawinne@eng.pdn.ac.lk](mailto:isurunawinne@eng.pdn.ac.lk))

## Table of Contents
1. [Introduction](#introduction)
2. [Other Sub Topics](#other-sub-topics)
3. [Links](#links)

---

## Introduction

This project aims to implement an in-order 5-stage pipelined CPU which implements the RV32I base instruction set and the M instruction set extension for multiplication/division operations as per the RISC-V ISA specification.

## Other Sub Topics

.....

## Links

- [Project Repository](https://github.com/cepdnaclk/e20-co502-RV32IM-pipeline-implementation-group-2)
- [Project Page](https://cepdnaclk.github.io/e20-co502-RV32IM-pipeline-implementation-group-2)
- [Department of Computer Engineering](http://www.ce.pdn.ac.lk/)
- [University of Peradeniya](https://eng.pdn.ac.lk/)


[//]: # (Please refer this to learn more about Markdown syntax)
[//]: # (https://github.com/adam-p/markdown-here/wiki/Markdown-Cheatsheet)
