build/obj/stm32_isr.o: \
 ../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/stm32_isr.c \
 ../../import/ChibiOS/os/hal/include/hal.h \
 ../../import/ChibiOS/os/common/portability/GCC/ccportab.h \
 ../../import/ChibiOS/os/hal/osal/rt-nil/osal.h \
 /usr/lib/gcc/arm-none-eabi/14.2.1/include/stddef.h \
 /usr/lib/gcc/arm-none-eabi/14.2.1/include/stdint.h \
 /usr/lib/gcc/arm-none-eabi/14.2.1/include/stdbool.h \
 ../../import/ChibiOS/os/rt/include/ch.h \
 ../../import/ChibiOS/os/license/chlicense.h \
 ../../import/ChibiOS/os/license/chversion.h \
 ../../import/ChibiOS/os/license/chcustomer.h cfg/chconf.h \
 ../../import/ChibiOS/os/rt/include/chchecks.h \
 ../../import/ChibiOS/os/rt/include/chrestrictions.h \
 ../../import/ChibiOS/os/rt/include/chearly.h \
 ../../import/ChibiOS/os/common/ports/ARM-common/include/chtypes.h \
 ../../import/ChibiOS/os/rt/include/chrfcu.h \
 ../../import/ChibiOS/os/rt/include/chdebug.h \
 ../../import/ChibiOS/os/rt/include/chtime.h \
 ../../import/ChibiOS/os/rt/include/chlists.h \
 ../../import/ChibiOS/os/rt/include/chalign.h \
 ../../import/ChibiOS/os/rt/include/chtrace.h \
 ../../import/ChibiOS/os/rt/include/chport.h \
 ../../import/ChibiOS/os/common/ports/ARMv7-M/chcore.h \
 ../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx/cmparams.h \
 ../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI/board.h \
 ../../import/ChibiOS/os/common/ext/ST/STM32H7xx/stm32h7xx.h \
 ../../import/ChibiOS/os/common/ext/ST/STM32H7xx/stm32h755xx.h \
 ../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include/core_cm7.h \
 ../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include/cmsis_version.h \
 ../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include/cmsis_compiler.h \
 ../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h \
 ../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include/mpu_armv7.h \
 ../../import/ChibiOS/os/common/ext/ST/STM32H7xx/system_stm32h7xx.h \
 ../../import/ChibiOS/os/common/ports/ARM-common/include/mpu_v7m.h \
 ../../import/ChibiOS/os/hal/osal/rt-nil/chcore_timer.h \
 ../../import/ChibiOS/os/rt/include/chtm.h \
 ../../import/ChibiOS/os/rt/include/chstats.h \
 ../../import/ChibiOS/os/rt/include/chobjects.h \
 ../../import/ChibiOS/os/rt/include/chsys.h \
 ../../import/ChibiOS/os/rt/include/chinstances.h \
 ../../import/ChibiOS/os/rt/include/chvt.h \
 ../../import/ChibiOS/os/rt/include/chschd.h \
 ../../import/ChibiOS/os/rt/include/chthreads.h \
 ../../import/ChibiOS/os/rt/include/chregistry.h \
 ../../import/ChibiOS/os/rt/include/chsem.h \
 ../../import/ChibiOS/os/rt/include/chmtx.h \
 ../../import/ChibiOS/os/rt/include/chcond.h \
 ../../import/ChibiOS/os/rt/include/chevents.h \
 ../../import/ChibiOS/os/rt/include/chmsg.h \
 ../../import/ChibiOS/os/oslib/include/chlib.h \
 ../../import/ChibiOS/os/oslib/include/chmemchecks.h \
 ../../import/ChibiOS/os/oslib/include/chbsem.h \
 ../../import/ChibiOS/os/oslib/include/chmboxes.h \
 ../../import/ChibiOS/os/oslib/include/chmemcore.h \
 ../../import/ChibiOS/os/oslib/include/chmemheaps.h \
 ../../import/ChibiOS/os/oslib/include/chmempools.h \
 ../../import/ChibiOS/os/oslib/include/chobjfifos.h \
 ../../import/ChibiOS/os/oslib/include/chpipes.h \
 ../../import/ChibiOS/os/oslib/include/chobjcaches.h \
 ../../import/ChibiOS/os/oslib/include/chdelegates.h \
 /usr/lib/gcc/arm-none-eabi/14.2.1/include/stdarg.h \
 ../../import/ChibiOS/os/oslib/include/chjobs.h \
 ../../import/ChibiOS/os/oslib/include/chfactory.h \
 ../../import/ChibiOS/os/rt/include/chdynamic.h cfg/halconf.h \
 cfg/mcuconf.h \
 ../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/hal_lld.h \
 ../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/stm32_registry.h \
 ../../import/ChibiOS/os/hal/ports/common/ARMCMx/nvic.h \
 ../../import/ChibiOS/os/hal/ports/common/ARMCMx/cache.h \
 ../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/hal_lld_type1.h \
 ../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/stm32_isr.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1/stm32_mdma.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2/stm32_dma.h \
 ../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/stm32_dmamux.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1/stm32_bdma.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti.h \
 ../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/stm32_rcc.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.h \
 ../../import/ChibiOS/os/hal/include/hal_objects.h \
 ../../import/ChibiOS/os/hal/include/hal_streams.h \
 ../../import/ChibiOS/os/hal/include/hal_channels.h \
 ../../import/ChibiOS/os/hal/include/hal_files.h \
 ../../import/ChibiOS/os/hal/include/hal_ioblock.h \
 ../../import/ChibiOS/os/hal/include/hal_mmcsd.h \
 ../../import/ChibiOS/os/hal/include/hal_persistent.h \
 ../../import/ChibiOS/os/hal/include/hal_flash.h \
 ../../import/ChibiOS/os/hal/include/hal_buffers.h \
 ../../import/ChibiOS/os/hal/include/hal_queues.h \
 ../../import/ChibiOS/os/hal/include/hal_buffered_serial.h \
 ../../import/ChibiOS/os/hal/include/hal_pal.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2/stm32_gpio.h \
 ../../import/ChibiOS/os/hal/include/hal_adc.h \
 ../../import/ChibiOS/os/hal/include/hal_can.h \
 ../../import/ChibiOS/os/hal/include/hal_crypto.h \
 ../../import/ChibiOS/os/hal/include/hal_dac.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1/hal_dac_lld.h \
 ../../import/ChibiOS/os/hal/include/hal_efl.h \
 ../../import/ChibiOS/os/hal/include/hal_gpt.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/hal_gpt_lld.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.h \
 ../../import/ChibiOS/os/hal/include/hal_i2c.h \
 ../../import/ChibiOS/os/hal/include/hal_i2s.h \
 ../../import/ChibiOS/os/hal/include/hal_icu.h \
 ../../import/ChibiOS/os/hal/include/hal_mac.h \
 ../../import/ChibiOS/os/hal/include/hal_pwm.h \
 ../../import/ChibiOS/os/hal/include/hal_rtc.h \
 ../../import/ChibiOS/os/hal/include/hal_serial.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3/hal_serial_lld.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3/stm32_usart.h \
 ../../import/ChibiOS/os/hal/include/hal_sdc.h \
 ../../import/ChibiOS/os/hal/include/hal_sio.h \
 ../../import/ChibiOS/os/hal/include/hal_spi.h \
 ../../import/ChibiOS/os/hal/include/hal_spi_v2.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3/hal_spi_v2_lld.h \
 ../../import/ChibiOS/os/hal/include/hal_trng.h \
 ../../import/ChibiOS/os/hal/include/hal_uart.h \
 ../../import/ChibiOS/os/hal/include/hal_usb.h \
 ../../import/ChibiOS/os/hal/include/hal_wdg.h \
 ../../import/ChibiOS/os/hal/include/hal_wspi.h \
 ../../import/ChibiOS/os/hal/include/hal_st.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1/hal_st_lld.h \
 ../../import/ChibiOS/os/hal/include/hal_mmc_spi.h \
 ../../import/ChibiOS/os/hal/include/hal_serial_usb.h \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti0.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti1.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti2.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti3.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti4.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti5_9.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti10_15.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti16.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti17.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti18.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti19.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti20_21.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2/stm32_fdcan1.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2/stm32_fdcan2.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2/stm32_fdcan3.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2/stm32_quadspi1.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2/stm32_sdmmc1.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2/stm32_sdmmc2.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_usart1.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_usart2.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_usart3.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_uart4.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_uart5.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_usart6.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_uart7.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_uart8.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_uart9.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_usart10.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_lpuart1.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim1.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim2.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim3.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim4.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim5.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim6.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim7.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim8_12_13_14.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim15.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim16.inc \
 ../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim17.inc
../../import/ChibiOS/os/hal/include/hal.h:
../../import/ChibiOS/os/common/portability/GCC/ccportab.h:
../../import/ChibiOS/os/hal/osal/rt-nil/osal.h:
/usr/lib/gcc/arm-none-eabi/14.2.1/include/stddef.h:
/usr/lib/gcc/arm-none-eabi/14.2.1/include/stdint.h:
/usr/lib/gcc/arm-none-eabi/14.2.1/include/stdbool.h:
../../import/ChibiOS/os/rt/include/ch.h:
../../import/ChibiOS/os/license/chlicense.h:
../../import/ChibiOS/os/license/chversion.h:
../../import/ChibiOS/os/license/chcustomer.h:
cfg/chconf.h:
../../import/ChibiOS/os/rt/include/chchecks.h:
../../import/ChibiOS/os/rt/include/chrestrictions.h:
../../import/ChibiOS/os/rt/include/chearly.h:
../../import/ChibiOS/os/common/ports/ARM-common/include/chtypes.h:
../../import/ChibiOS/os/rt/include/chrfcu.h:
../../import/ChibiOS/os/rt/include/chdebug.h:
../../import/ChibiOS/os/rt/include/chtime.h:
../../import/ChibiOS/os/rt/include/chlists.h:
../../import/ChibiOS/os/rt/include/chalign.h:
../../import/ChibiOS/os/rt/include/chtrace.h:
../../import/ChibiOS/os/rt/include/chport.h:
../../import/ChibiOS/os/common/ports/ARMv7-M/chcore.h:
../../import/ChibiOS/os/common/startup/ARMCMx/devices/STM32H7xx/cmparams.h:
../../import/ChibiOS/os/hal/boards/ST_NUCLEO144_H755ZI/board.h:
../../import/ChibiOS/os/common/ext/ST/STM32H7xx/stm32h7xx.h:
../../import/ChibiOS/os/common/ext/ST/STM32H7xx/stm32h755xx.h:
../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include/core_cm7.h:
../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include/cmsis_version.h:
../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include/cmsis_compiler.h:
../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h:
../../import/ChibiOS/os/common/ext/ARM/CMSIS/Core/Include/mpu_armv7.h:
../../import/ChibiOS/os/common/ext/ST/STM32H7xx/system_stm32h7xx.h:
../../import/ChibiOS/os/common/ports/ARM-common/include/mpu_v7m.h:
../../import/ChibiOS/os/hal/osal/rt-nil/chcore_timer.h:
../../import/ChibiOS/os/rt/include/chtm.h:
../../import/ChibiOS/os/rt/include/chstats.h:
../../import/ChibiOS/os/rt/include/chobjects.h:
../../import/ChibiOS/os/rt/include/chsys.h:
../../import/ChibiOS/os/rt/include/chinstances.h:
../../import/ChibiOS/os/rt/include/chvt.h:
../../import/ChibiOS/os/rt/include/chschd.h:
../../import/ChibiOS/os/rt/include/chthreads.h:
../../import/ChibiOS/os/rt/include/chregistry.h:
../../import/ChibiOS/os/rt/include/chsem.h:
../../import/ChibiOS/os/rt/include/chmtx.h:
../../import/ChibiOS/os/rt/include/chcond.h:
../../import/ChibiOS/os/rt/include/chevents.h:
../../import/ChibiOS/os/rt/include/chmsg.h:
../../import/ChibiOS/os/oslib/include/chlib.h:
../../import/ChibiOS/os/oslib/include/chmemchecks.h:
../../import/ChibiOS/os/oslib/include/chbsem.h:
../../import/ChibiOS/os/oslib/include/chmboxes.h:
../../import/ChibiOS/os/oslib/include/chmemcore.h:
../../import/ChibiOS/os/oslib/include/chmemheaps.h:
../../import/ChibiOS/os/oslib/include/chmempools.h:
../../import/ChibiOS/os/oslib/include/chobjfifos.h:
../../import/ChibiOS/os/oslib/include/chpipes.h:
../../import/ChibiOS/os/oslib/include/chobjcaches.h:
../../import/ChibiOS/os/oslib/include/chdelegates.h:
/usr/lib/gcc/arm-none-eabi/14.2.1/include/stdarg.h:
../../import/ChibiOS/os/oslib/include/chjobs.h:
../../import/ChibiOS/os/oslib/include/chfactory.h:
../../import/ChibiOS/os/rt/include/chdynamic.h:
cfg/halconf.h:
cfg/mcuconf.h:
../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/hal_lld.h:
../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/stm32_registry.h:
../../import/ChibiOS/os/hal/ports/common/ARMCMx/nvic.h:
../../import/ChibiOS/os/hal/ports/common/ARMCMx/cache.h:
../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/hal_lld_type1.h:
../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/stm32_isr.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/MDMAv1/stm32_mdma.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/DMAv2/stm32_dma.h:
../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/stm32_dmamux.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/BDMAv1/stm32_bdma.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti.h:
../../import/ChibiOS/os/hal/ports/STM32/STM32H7xx/stm32_rcc.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.h:
../../import/ChibiOS/os/hal/include/hal_objects.h:
../../import/ChibiOS/os/hal/include/hal_streams.h:
../../import/ChibiOS/os/hal/include/hal_channels.h:
../../import/ChibiOS/os/hal/include/hal_files.h:
../../import/ChibiOS/os/hal/include/hal_ioblock.h:
../../import/ChibiOS/os/hal/include/hal_mmcsd.h:
../../import/ChibiOS/os/hal/include/hal_persistent.h:
../../import/ChibiOS/os/hal/include/hal_flash.h:
../../import/ChibiOS/os/hal/include/hal_buffers.h:
../../import/ChibiOS/os/hal/include/hal_queues.h:
../../import/ChibiOS/os/hal/include/hal_buffered_serial.h:
../../import/ChibiOS/os/hal/include/hal_pal.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/GPIOv2/stm32_gpio.h:
../../import/ChibiOS/os/hal/include/hal_adc.h:
../../import/ChibiOS/os/hal/include/hal_can.h:
../../import/ChibiOS/os/hal/include/hal_crypto.h:
../../import/ChibiOS/os/hal/include/hal_dac.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/DACv1/hal_dac_lld.h:
../../import/ChibiOS/os/hal/include/hal_efl.h:
../../import/ChibiOS/os/hal/include/hal_gpt.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/hal_gpt_lld.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.h:
../../import/ChibiOS/os/hal/include/hal_i2c.h:
../../import/ChibiOS/os/hal/include/hal_i2s.h:
../../import/ChibiOS/os/hal/include/hal_icu.h:
../../import/ChibiOS/os/hal/include/hal_mac.h:
../../import/ChibiOS/os/hal/include/hal_pwm.h:
../../import/ChibiOS/os/hal/include/hal_rtc.h:
../../import/ChibiOS/os/hal/include/hal_serial.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3/hal_serial_lld.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USARTv3/stm32_usart.h:
../../import/ChibiOS/os/hal/include/hal_sdc.h:
../../import/ChibiOS/os/hal/include/hal_sio.h:
../../import/ChibiOS/os/hal/include/hal_spi.h:
../../import/ChibiOS/os/hal/include/hal_spi_v2.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/SPIv3/hal_spi_v2_lld.h:
../../import/ChibiOS/os/hal/include/hal_trng.h:
../../import/ChibiOS/os/hal/include/hal_uart.h:
../../import/ChibiOS/os/hal/include/hal_usb.h:
../../import/ChibiOS/os/hal/include/hal_wdg.h:
../../import/ChibiOS/os/hal/include/hal_wspi.h:
../../import/ChibiOS/os/hal/include/hal_st.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/SYSTICKv1/hal_st_lld.h:
../../import/ChibiOS/os/hal/include/hal_mmc_spi.h:
../../import/ChibiOS/os/hal/include/hal_serial_usb.h:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti0.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti1.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti2.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti3.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti4.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti5_9.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti10_15.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti16.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti17.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti18.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti19.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/EXTIv1/stm32_exti20_21.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2/stm32_fdcan1.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2/stm32_fdcan2.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/FDCANv2/stm32_fdcan3.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/QUADSPIv2/stm32_quadspi1.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2/stm32_sdmmc1.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/SDMMCv2/stm32_sdmmc2.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_usart1.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_usart2.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_usart3.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_uart4.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_uart5.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_usart6.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_uart7.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_uart8.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_uart9.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_usart10.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/USART/stm32_lpuart1.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim1.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim2.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim3.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim4.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim5.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim6.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim7.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim8_12_13_14.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim15.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim16.inc:
../../import/ChibiOS/os/hal/ports/STM32/LLD/TIMv1/stm32_tim17.inc:
