//!Universal Asynchronous Receiver Transmitter (UART) driver.
//!

use mimxrt685s_pac as pac;
// Re-export SVD variants to allow user to directly set values.
use pac::usart0::cfg::Datalen;
use pac::usart0::cfg::{Paritysel as Parity, Stoplen};

use crate::iopctl::{DriveMode, DriveStrength, IopctlPin as Pin, Pull, SlewRate};
type Baudrate = u32;

/// Syncen : Sync/ Async mode selection
use pac::usart0::cfg::Syncen;
/// Syncmst : Sync master/slave mode selection (only applicable in sync mode)
use pac::usart0::cfg::Syncmst;
use pac::usart0::cfg::{Clkpol, Loop};
use pac::usart0::ctl::Cc;

/// Summary
///
/// This code implements very basic functionality of the UART.- blocking reading/ writing a single buffer of data
/// TODO: Default register mapping is non-secure. Yet to find the mapping for secure address "0x50106000" in embassy 658 pac
/// TODO: Add flow control
///
mod sealed {
    /// simply seal a trait
    pub trait Sealed {}
}

impl<T: Pin> sealed::Sealed for T {}

/// Uart
#[allow(private_bounds)]
pub trait Instance: crate::flexcomm::UsartPeripheral {}
impl Instance for crate::peripherals::FLEXCOMM0 {}
impl Instance for crate::peripherals::FLEXCOMM1 {}
impl Instance for crate::peripherals::FLEXCOMM2 {}
impl Instance for crate::peripherals::FLEXCOMM3 {}
impl Instance for crate::peripherals::FLEXCOMM4 {}
impl Instance for crate::peripherals::FLEXCOMM5 {}
impl Instance for crate::peripherals::FLEXCOMM6 {}
impl Instance for crate::peripherals::FLEXCOMM7 {}

/// io configuration trait for Uart Tx configuration
pub trait UartTx<Instance>: Pin + sealed::Sealed + crate::Peripheral {
    /// convert the pin to appropriate function for Uart Tx  usage
    fn as_tx(&self);
}

/// io configuration trait for Uart Rx configuration
pub trait UartRx<Instance>: Pin + sealed::Sealed + crate::Peripheral {
    /// convert the pin to appropriate function for Uart Rx  usage
    fn as_rx(&self);
}

/// Uart struct to hold the uart configuration
pub struct Uart<'a, FC: Instance> {
    bus: crate::flexcomm::UsartBus<'a, FC>,
}

/// UART general config
#[derive(Clone, Copy)]
pub struct GeneralConfig {
    /// Baudrate of the Uart
    pub baudrate: Baudrate,
    /// data length
    pub data_bits: Datalen,
    /// Parity
    pub parity: Parity,
    /// Stop bits
    pub stop_bits: Stoplen,
}

impl Default for GeneralConfig {
    /// Default configuration for single channel sampling.
    fn default() -> Self {
        Self {
            baudrate: 115_200,
            data_bits: Datalen::Bit8,
            parity: Parity::NoParity,
            stop_bits: Stoplen::Bit1,
        }
    }
}

/// UART `MCU_specific` config
#[derive(Clone, Copy)]
pub struct UartMcuSpecificConfig {
    /// Polarity of the clock
    pub clock_polarity: Clkpol,
    /// Sync/ Async operation selection
    pub operation: Syncen,
    /// Sync master/slave mode selection (only applicable in sync mode)
    pub sync_mode_master_select: Syncmst,
    /// USART continuous Clock generation enable in synchronous master mode.
    pub continuous_clock: Cc,
    /// Normal/ loopback mode
    pub loopback_mode: Loop,
}

impl Default for UartMcuSpecificConfig {
    /// Default configuration for single channel sampling.
    fn default() -> Self {
        Self {
            clock_polarity: Clkpol::FallingEdge,
            operation: Syncen::AsynchronousMode,
            sync_mode_master_select: Syncmst::Slave,
            continuous_clock: Cc::ClockOnCharacter,
            loopback_mode: Loop::Normal,
        }
    }
}

/// Specific information regarding transfer errors
#[derive(Debug, Copy, Clone, Eq, PartialEq)]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
pub enum TransferError {
    /// Read error
    UsartRxError,
    /// Buffer overflow
    UsartRxRingBufferOverrun,
    /// Noise error in Rx
    UsartNoiseError,
    /// Framing error in Rx
    UsartFramingError,
    /// Parity error in Rx
    UsartParityError,
}

/// Uart Errors
#[derive(Debug, Copy, Clone, Eq, PartialEq)]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
pub enum Error {
    /// propagating a lower level flexcomm error
    Flex(crate::flexcomm::Error),

    /// Failure
    Fail,
    /// Invalid argument
    InvalidArgument,

    /// Uart baud rate cannot be supported with the given clock
    UsartBaudrateNotSupported,

    /// Transaction failure errors
    Transfer(TransferError),
}
/// shorthand for -> Result<T>
pub type Result<T> = core::result::Result<T, Error>;

// implementing from allows ? operator from flexcomm::Result<T>
impl From<crate::flexcomm::Error> for Error {
    fn from(value: crate::flexcomm::Error) -> Self {
        Error::Flex(value)
    }
}

impl From<TransferError> for Error {
    fn from(value: TransferError) -> Self {
        Error::Transfer(value)
    }
}

impl<'a, FC: Instance> Uart<'a, FC> {
    /// Bidirectional uart
    pub fn new(
        fc: impl Instance<P = FC> + 'a,
        tx: impl UartTx<FC>,
        rx: impl UartRx<FC>,
        general_config: GeneralConfig,
        mcu_spec_config: UartMcuSpecificConfig,
    ) -> Result<Self> {
        // TODO - clock integration
        let clock = crate::flexcomm::Clock::Sfro;

        let bus = crate::flexcomm::UsartBus::new(fc, clock)?;

        let this = Self { bus };

        tx.as_tx();
        this.set_uart_tx_fifo();

        rx.as_rx();
        this.set_uart_rx_fifo();

        this.set_uart_baudrate(&general_config)?;

        this.set_uart_config(&general_config, &mcu_spec_config);

        Ok(this)
    }

    /// Unidirectional Uart - Tx only
    pub fn new_tx_only(
        fc: impl Instance<P = FC> + 'a,
        tx: impl UartTx<FC>,
        general_config: GeneralConfig,
        mcu_spec_config: UartMcuSpecificConfig,
    ) -> Result<Self> {
        // TODO - clock integration
        let clock = crate::flexcomm::Clock::Sfro;

        let bus = crate::flexcomm::UsartBus::new(fc, clock)?;

        let this = Self { bus };

        tx.as_tx();
        this.set_uart_tx_fifo();

        this.set_uart_baudrate(&general_config)?;
        this.set_uart_config(&general_config, &mcu_spec_config);

        Ok(this)
    }

    /// Unidirectional Uart - Rx only
    pub fn new_rx_only(
        fc: impl Instance<P = FC> + 'a,
        rx: impl UartRx<FC>,
        general_config: GeneralConfig,
        mcu_spec_config: UartMcuSpecificConfig,
    ) -> Result<Self> {
        // TODO - clock integration
        let clock = crate::flexcomm::Clock::Sfro;

        let bus = crate::flexcomm::UsartBus::new(fc, clock)?;

        let this = Self { bus };

        rx.as_rx();
        this.set_uart_rx_fifo();

        this.set_uart_baudrate(&general_config)?;
        this.set_uart_config(&general_config, &mcu_spec_config);

        Ok(this)
    }

    fn get_fc_freq(&self) -> u32 {
        // Todo: Make it generic for any clock
        // Since the FC clock is hardcoded to Sfro, this freq is returned.
        // sfro : 0xf42400, //ffro: 0x2dc6c00
        0x00f4_2400
    }

    fn set_uart_baudrate(&self, gen_config: &GeneralConfig) -> Result<()> {
        let bus = &self.bus;
        let baudrate_bps = gen_config.baudrate;
        let source_clock_hz = self.get_fc_freq(); // TODO: replace this with the call to flexcomm_getClkFreq()

        let mut best_diff: u32 = 0xFFFF_FFFF;
        let mut best_osrval: u32 = 0xF;
        let mut best_brgval: u32 = 0xFFFF_FFFF;
        let mut diff: u32;

        if baudrate_bps == 0 || source_clock_hz == 0 {
            return Err(Error::InvalidArgument);
        }

        // If synchronous master mode is enabled, only configure the BRG value.
        if bus.usart().cfg().read().syncen().is_synchronous_mode() {
            // Master
            if bus.usart().cfg().read().syncmst().is_master() {
                // Calculate the BRG value
                let mut brgval = source_clock_hz / baudrate_bps;
                brgval -= 1u32;
                // SAFETY: unsafe only used for .bits()
                bus.usart().brg().write(|w| unsafe { w.brgval().bits(brgval as u16) });
            }
        } else {
            // Smaller values of OSR can make the sampling position within a data bit less accurate and may
            // potentially cause more noise errors or incorrect data.
            for osrval in (8..=0xF).rev() {
                let brgval = (source_clock_hz / ((osrval + 1u32) * baudrate_bps)) - 1u32;
                if brgval > 0xFFFFu32 {
                    continue;
                }
                // Calculate the baud rate based on the BRG value
                let baudrate = source_clock_hz / ((osrval + 1u32) * (brgval + 1u32));

                // Calculate the difference between the current baud rate and the desired baud rate
                if baudrate > baudrate_bps {
                    diff = baudrate - baudrate_bps;
                } else {
                    diff = baudrate_bps - baudrate;
                }

                // Check if the current calculated difference is the best so far
                if diff < best_diff {
                    best_diff = diff;
                    best_osrval = osrval;
                    best_brgval = brgval;
                }
            }

            // Value over range
            if best_brgval > 0xFFFFu32 {
                return Err(Error::UsartBaudrateNotSupported);
            }

            // SAFETY: unsafe only used for .bits()
            bus.usart()
                .osr()
                .write(|w| unsafe { w.osrval().bits(best_osrval as u8) });
            // SAFETY: unsafe only used for .bits()
            bus.usart()
                .brg()
                .write(|w| unsafe { w.brgval().bits(best_brgval as u16) });
        }

        Ok(())
    }

    fn set_uart_tx_fifo(&self) {
        let bus = &self.bus;
        bus.usart()
            .fifocfg()
            .modify(|_, w| w.emptytx().set_bit().enabletx().enabled());

        // clear FIFO error
        bus.usart().fifostat().write(|w| w.txerr().set_bit());
    }

    fn set_uart_rx_fifo(&self) {
        let bus = &self.bus;
        bus.usart()
            .fifocfg()
            .modify(|_, w| w.emptyrx().set_bit().enablerx().enabled());

        // clear FIFO error
        bus.usart().fifostat().write(|w| w.rxerr().set_bit());
    }

    fn set_uart_config(&self, gen_config: &GeneralConfig, uart_mcu_spec_config: &UartMcuSpecificConfig) {
        let bus = &self.bus;
        bus.usart().cfg().write(|w| w.enable().disabled());

        // setting the uart data len
        match gen_config.data_bits {
            Datalen::Bit8 => bus.usart().cfg().modify(|_, w| w.datalen().bit_8()),
            Datalen::Bit7 => bus.usart().cfg().modify(|_, w| w.datalen().bit_7()),
            Datalen::Bit9 => bus.usart().cfg().modify(|_, w| w.datalen().bit_9()),
        }

        // setting the uart stop bits
        match gen_config.stop_bits {
            Stoplen::Bit1 => bus.usart().cfg().modify(|_, w| w.stoplen().bit_1()),
            Stoplen::Bits2 => bus.usart().cfg().modify(|_, w| w.stoplen().bits_2()),
        }

        // setting the uart parity
        match gen_config.parity {
            Parity::NoParity => bus.usart().cfg().modify(|_, w| w.paritysel().no_parity()),
            Parity::EvenParity => bus.usart().cfg().modify(|_, w| w.paritysel().even_parity()),
            Parity::OddParity => bus.usart().cfg().modify(|_, w| w.paritysel().odd_parity()),
        }

        // setting mcu specific uart config
        match uart_mcu_spec_config.loopback_mode {
            Loop::Normal => bus.usart().cfg().modify(|_, w| w.loop_().normal()),
            Loop::Loopback => bus.usart().cfg().modify(|_, w| w.loop_().loopback()),
        }

        match uart_mcu_spec_config.operation {
            Syncen::AsynchronousMode => bus.usart().cfg().modify(|_, w| w.syncen().asynchronous_mode()),
            Syncen::SynchronousMode => {
                bus.usart().cfg().modify(|_, w| w.syncen().synchronous_mode());
                match uart_mcu_spec_config.sync_mode_master_select {
                    Syncmst::Master => bus.usart().cfg().modify(|_, w| w.syncmst().master()),
                    Syncmst::Slave => bus.usart().cfg().modify(|_, w| w.syncmst().slave()),
                }
            }
        }

        match uart_mcu_spec_config.clock_polarity {
            Clkpol::RisingEdge => bus.usart().cfg().modify(|_, w| w.clkpol().rising_edge()),
            Clkpol::FallingEdge => bus.usart().cfg().modify(|_, w| w.clkpol().falling_edge()),
        }

        bus.usart().cfg().modify(|_, w| w.enable().enabled());
    }

    /// Deinitializes a USART instance.
    pub fn deinit(&self) -> Result<()> {
        // This function waits for TX complete, disables TX and RX, and disables the USART clock

        let bus = &self.bus;

        while bus.usart().stat().read().txidle().bit_is_clear() {
            // When 0, indicates that the transmitter is currently in the process of sending data.
        }

        // Disable interrupts
        bus.usart().fifointenclr().modify(|_, w| {
            w.txerr()
                .set_bit()
                .rxerr()
                .set_bit()
                .txlvl()
                .set_bit()
                .rxlvl()
                .set_bit()
        });

        // Disable dma requests
        bus.usart()
            .fifocfg()
            .modify(|_, w| w.dmatx().clear_bit().dmarx().clear_bit());

        // Disable peripheral
        bus.usart().cfg().modify(|_, w| w.enable().disabled());

        Ok(())
    }

    /// Read RX data register using a blocking method.
    /// This function polls the RX register, waits for the RX register to be full or for RX FIFO to
    /// have data and read data from the TX register.
    /// Note for testing purpose : Blocking read API, that can receive a max of data of 8 bytes.
    /// The actual data expected to be received should be sent as "len"
    pub fn read_blocking(&self, buf: &mut [u8], len: u32) -> Result<()> {
        let bus = &self.bus;

        // Check if rxFifo is not enabled
        if bus.usart().fifocfg().read().enablerx().is_disabled() {
            return Err(Error::Fail);
        } else {
            // rxfifo is enabled
            for i in 0..len {
                // loop until rxFifo has some data to read
                while bus.usart().fifostat().read().rxnotempty().bit_is_clear() {}

                // Now that there is some data in the rxFifo, read it
                // Let's verify the rxFifo status flags
                if bus.usart().fifostat().read().rxerr().bit_is_set() {
                    bus.usart().fifocfg().modify(|_, w| w.emptyrx().set_bit());
                    bus.usart().fifostat().modify(|_, w| w.rxerr().set_bit());
                    return Err(Error::Transfer(TransferError::UsartRxError));
                }

                let mut read_status = false; // false implies failure
                let mut generic_status = Error::Fail;

                // clear all status flags
                if bus.usart().stat().read().parityerrint().bit_is_set() {
                    bus.usart().stat().modify(|_, w| w.parityerrint().clear_bit_by_one());
                    generic_status = Error::Transfer(TransferError::UsartParityError);
                } else if bus.usart().stat().read().framerrint().bit_is_set() {
                    bus.usart().stat().modify(|_, w| w.framerrint().clear_bit_by_one());
                    generic_status = Error::Transfer(TransferError::UsartFramingError);
                } else if bus.usart().stat().read().rxnoiseint().bit_is_set() {
                    bus.usart().stat().modify(|_, w| w.rxnoiseint().clear_bit_by_one());
                    generic_status = Error::Transfer(TransferError::UsartNoiseError);
                } else {
                    // No error, proceed with read
                    read_status = true;
                }

                if read_status {
                    // read the data from the rxFifo
                    buf[i as usize] = bus.usart().fiford().read().rxdata().bits() as u8;
                } else {
                    return Err(generic_status);
                }
            }
        }

        Ok(())
    }

    /// Writes to the TX register using a blocking method.
    /// This function polls the TX register, waits for the TX register to be empty or for the TX FIFO
    /// to have room and writes data to the TX buffer.
    /// Note for testing purpose : Blocking write API, that can send a max of data of 8 bytes.
    /// The actual data expected to be sent should be sent as "len"
    pub fn write_blocking(&self, buf: &mut [u8], len: u32) -> Result<()> {
        let bus = &self.bus;
        // Check whether txFIFO is enabled
        if bus.usart().fifocfg().read().enabletx().is_disabled() {
            return Err(Error::Fail);
        } else {
            for i in 0..len {
                // Loop until txFIFO get some space for new data
                while bus.usart().fifostat().read().txnotfull().bit_is_clear() {}
                let x = buf[i as usize];
                // SAFETY: unsafe only used for .bits()
                bus.usart().fifowr().write(|w| unsafe { w.txdata().bits(u16::from(x)) });
            }
            // Wait to finish transfer
            while bus.usart().stat().read().txidle().bit_is_clear() {}
        }
        Ok(())
    }
}

macro_rules! impl_uart_tx {
    ($piom_n:ident, $fn:ident, $fcn:ident) => {
        impl UartTx<crate::peripherals::$fcn> for crate::peripherals::$piom_n {
            fn as_tx(&self) {
                // UM11147 table 299 pg 262+
                self.set_function(crate::iopctl::Function::$fn);
                self.set_drive_mode(DriveMode::PushPull);
                self.set_pull(Pull::None);
                self.set_slew_rate(SlewRate::Slow);
                self.set_drive_strength(DriveStrength::Normal);
                self.disable_analog_multiplex();
                self.enable_input_buffer();
            }
        }
    };
}

macro_rules! impl_uart_rx {
    ($piom_n:ident, $fn:ident, $fcn:ident) => {
        impl UartRx<crate::peripherals::$fcn> for crate::peripherals::$piom_n {
            fn as_rx(&self) {
                // UM11147 table 299 pg 262+
                self.set_function(crate::iopctl::Function::$fn);
                self.set_drive_mode(DriveMode::PushPull);
                self.set_pull(Pull::None);
                self.set_slew_rate(SlewRate::Slow);
                self.set_drive_strength(DriveStrength::Normal);
                self.disable_analog_multiplex();
                self.enable_input_buffer();
            }
        }
    };
}
// Flexcomm0 Uart TX/Rx
impl_uart_tx!(PIO0_1, F1, FLEXCOMM0); //Tx
impl_uart_rx!(PIO0_2, F1, FLEXCOMM0); //Rx
impl_uart_tx!(PIO3_1, F5, FLEXCOMM0); //Tx
impl_uart_rx!(PIO3_2, F5, FLEXCOMM0); //Rx

// Flexcomm1 Uart TX/Rx
impl_uart_tx!(PIO0_8, F1, FLEXCOMM1); //Tx
impl_uart_rx!(PIO0_9, F1, FLEXCOMM1); //Rx
impl_uart_tx!(PIO7_26, F1, FLEXCOMM1); //Tx
impl_uart_rx!(PIO7_27, F1, FLEXCOMM1); //Rx

// Flexcomm2 Uart Tx/Rx
impl_uart_tx!(PIO0_15, F1, FLEXCOMM2); //Tx
impl_uart_rx!(PIO0_16, F1, FLEXCOMM2); //Rx
impl_uart_tx!(PIO7_30, F5, FLEXCOMM2); //Tx
impl_uart_rx!(PIO7_31, F5, FLEXCOMM2); //Rx

// Flexcomm3 Uart Tx/Rx
impl_uart_tx!(PIO0_22, F1, FLEXCOMM3); //Tx
impl_uart_rx!(PIO0_23, F1, FLEXCOMM3); //Rx

// Flexcomm4 Uart Tx/Rx
impl_uart_tx!(PIO0_29, F1, FLEXCOMM4); //Tx
impl_uart_rx!(PIO0_30, F1, FLEXCOMM4); //Rx

// Flexcomm5 Uart Tx/Rx
impl_uart_tx!(PIO1_4, F1, FLEXCOMM5); //Tx
impl_uart_rx!(PIO1_5, F1, FLEXCOMM5); //Rx
impl_uart_tx!(PIO3_16, F5, FLEXCOMM5); //Tx
impl_uart_rx!(PIO3_17, F5, FLEXCOMM5); //Rx

// Flexcomm6 Uart Tx/Rx
impl_uart_tx!(PIO3_26, F1, FLEXCOMM6); //Tx
impl_uart_rx!(PIO3_27, F1, FLEXCOMM6); //Rx

// Flexcomm7 Uart Tx/Rx
impl_uart_tx!(PIO4_1, F1, FLEXCOMM7); //Tx
impl_uart_rx!(PIO4_2, F1, FLEXCOMM7); //Rx
