 
# Yosys synthesis script for two_sdp
# Read source files
read -sv ./../../../../../yosys/install/share/yosys/rapidsilicon/genesis2/cell_sim_blackbox.v
verific -vlog-libext .v
verific -vlog-libext .sv
verific -vlog-define 
verific -vlog2k ./../../../../../RTL_Benchmark/Verilog/yosys_validation/EDA-1318/two_sdp.sv
verific -import two_sdp


# Technology mapping
hierarchy -top two_sdp



plugin -i synth-rs

synth_rs  -tech genesis2 -de -goal delay     -max_device_dsp 154 -max_device_bram 154      -de_max_threads -1   

write_verilog -noattr -nohex two_sdp_post_synth.v
#write_blif two_sdp_post_synth.blif