digraph "CFG for '_Z17compute_array_logPfS_i' function" {
	label="CFG for '_Z17compute_array_logPfS_i' function";

	Node0x4c2d9d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %12 = bitcast i8 addrspace(4)* %11 to i32 addrspace(4)*\l  %13 = load i32, i32 addrspace(4)* %12, align 4, !tbaa !7\l  %14 = mul i32 %5, %10\l  %15 = add i32 %14, %4\l  %16 = udiv i32 %13, %10\l  %17 = mul i32 %16, %10\l  %18 = icmp ugt i32 %13, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = mul i32 %20, %10\l  %22 = icmp sgt i32 %2, 0\l  br i1 %22, label %24, label %23\l|{<s0>T|<s1>F}}"];
	Node0x4c2d9d0:s0 -> Node0x4c2e760;
	Node0x4c2d9d0:s1 -> Node0x4c30010;
	Node0x4c30010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%23:\l23:                                               \l  ret void\l}"];
	Node0x4c2e760 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%24:\l24:                                               \l  %25 = phi i32 [ %49, %48 ], [ 0, %3 ]\l  %26 = add nsw i32 %15, %25\l  %27 = icmp slt i32 %26, %2\l  br i1 %27, label %28, label %48\l|{<s0>T|<s1>F}}"];
	Node0x4c2e760:s0 -> Node0x4c303f0;
	Node0x4c2e760:s1 -> Node0x4c301d0;
	Node0x4c303f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%28:\l28:                                               \l  %29 = sext i32 %26 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !16\l  %32 = tail call i1 @llvm.amdgcn.class.f32(float %31, i32 144)\l  %33 = select i1 %32, float 0x41F0000000000000, float 1.000000e+00\l  %34 = fmul float %31, %33\l  %35 = tail call float @llvm.log2.f32(float %34)\l  %36 = fmul float %35, 0x3FE62E42E0000000\l  %37 = tail call i1 @llvm.amdgcn.class.f32(float %35, i32 519)\l  %38 = fneg float %36\l  %39 = tail call float @llvm.fma.f32(float %35, float 0x3FE62E42E0000000,\l... float %38)\l  %40 = tail call float @llvm.fma.f32(float %35, float 0x3E6EFA39E0000000,\l... float %39)\l  %41 = fadd float %36, %40\l  %42 = select i1 %37, float %35, float %41\l  %43 = select i1 %32, float 0x40362E4300000000, float 0.000000e+00\l  %44 = fsub float %42, %43\l  %45 = getelementptr inbounds float, float addrspace(1)* %1, i64 %29\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !16\l  %47 = fmul contract float %46, %44\l  store float %47, float addrspace(1)* %45, align 4, !tbaa !16\l  br label %48\l}"];
	Node0x4c303f0 -> Node0x4c301d0;
	Node0x4c301d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  %49 = add nsw i32 %25, %21\l  %50 = icmp slt i32 %49, %2\l  br i1 %50, label %24, label %23, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x4c301d0:s0 -> Node0x4c2e760;
	Node0x4c301d0:s1 -> Node0x4c30010;
}
