read_verilog top.v
read_verilog VexRiscv.v
synth_xilinx -edif top.edif
