
*** Running vivado
    with args -log func.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source func.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source func.tcl -notrace
Command: synth_design -top func -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15708 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 409.793 ; gain = 97.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'func' [C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v:3]
	Parameter POWER2 bound to: 2'b00 
	Parameter POWER3 bound to: 2'b01 
	Parameter ENDSTATE bound to: 2'b10 
	Parameter MUL_REFRESH bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v:43]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v:3]
	Parameter CTR_DEFAULT bound to: 4'b0000 
	Parameter CTR_LIMIT bound to: 4'b1111 
WARNING: [Synth 8-3848] Net part_res in module/entity mult does not have driver. [C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mult' (1#1) [C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v:3]
WARNING: [Synth 8-350] instance 'm' of module 'mult' requires 9 connections, but only 8 given [C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v:57]
INFO: [Synth 8-6157] synthesizing module 'sqrt' [C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v:3]
	Parameter N bound to: 8 - type: integer 
	Parameter M_DEFAULT bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sqrt' (2#1) [C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v:3]
INFO: [Synth 8-6155] done synthesizing module 'func' (3#1) [C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v:3]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[15]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[14]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[13]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[12]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[11]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[10]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[9]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[8]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[7]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[6]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[5]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[4]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[3]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[2]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[1]
WARNING: [Synth 8-3331] design mult has unconnected port part_res[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 464.895 ; gain = 152.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 464.895 ; gain = 152.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 464.895 ; gain = 152.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-802] inferred FSM for state register 'm_state_reg' in module 'func'
INFO: [Synth 8-5544] ROM "m_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  POWER2 |                               00 |                              000
             MUL_REFRESH |                               01 |                              011
                  POWER3 |                               10 |                              001
                  iSTATE |                               11 |                              010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_state_reg' using encoding 'sequential' in module 'func'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 464.895 ; gain = 152.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module func 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sqrt 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element m/busy_o_reg was removed.  [C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v:29]
WARNING: [Synth 8-6014] Unused sequential element s/busy_o_reg was removed.  [C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v:38]
WARNING: [Synth 8-3917] design func has port m_state[2] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s/m_reg[7] )
INFO: [Synth 8-3886] merging instance 's/m_reg[5]' (FDRE) to 's/m_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s/m_reg[7] )
INFO: [Synth 8-3886] merging instance 's/m_reg[3]' (FDRE) to 's/m_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s/m_reg[7] )
WARNING: [Synth 8-3332] Sequential element (s/m_reg[7]) is unused and will be removed from module func.
WARNING: [Synth 8-3332] Sequential element (s/m_reg[1]) is unused and will be removed from module func.
WARNING: [Synth 8-3332] Sequential element (s/y_bo_reg[7]) is unused and will be removed from module func.
WARNING: [Synth 8-3332] Sequential element (s_res_reg[7]) is unused and will be removed from module func.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 775.078 ; gain = 462.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 775.078 ; gain = 462.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 775.078 ; gain = 462.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 775.078 ; gain = 462.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 775.078 ; gain = 462.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 775.078 ; gain = 462.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 775.078 ; gain = 462.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 775.078 ; gain = 462.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 775.078 ; gain = 462.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |    21|
|5     |LUT3   |    21|
|6     |LUT4   |    13|
|7     |LUT5   |    28|
|8     |LUT6   |    25|
|9     |FDRE   |    91|
|10    |FDSE   |     1|
|11    |IBUF   |    19|
|12    |OBUF   |    87|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   325|
|2     |  m      |mult   |    99|
|3     |  s      |sqrt   |    59|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 775.078 ; gain = 462.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 775.078 ; gain = 462.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 775.078 ; gain = 462.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 889.406 ; gain = 589.773
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/Verilog_Labs/VerilogLab3/VerilogLab3.runs/synth_1/func.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file func_utilization_synth.rpt -pb func_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 889.406 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 02:54:27 2022...
