 
****************************************
Report : area
Design : fpu
Version: M-2016.12-SP1
Date   : Fri May 10 00:46:38 2019
****************************************

Library(s) Used:

    saed32rvt_ss0p95v25c (File: /mnt/class_data/ecec574-w2019/PDKs/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db)

Number of ports:                         3438
Number of nets:                         31301
Number of cells:                        26547
Number of combinational cells:          20130
Number of sequential cells:              6373
Number of macros/black boxes:               0
Number of buf/inv:                       1566
Number of references:                      42

Combinational area:              49873.218760
Buf/Inv area:                     2250.699306
Noncombinational area:           37750.804749
Macro/Black Box area:                0.000000
Net Interconnect area:           35587.703431

Total cell area:                 87624.023509
Total area:                     123211.726939
1
