{
  "module_name": "translation.json",
  "hash_id": "c7ee8001b1ff6d794f855ae94b190928837314a27170ed9c5e159578190b76a8",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power8/translation.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x4c054\",\n    \"EventName\": \"PM_DERAT_MISS_16G\",\n    \"BriefDescription\": \"Data ERAT Miss (Data TLB Access) page size 16G\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3c054\",\n    \"EventName\": \"PM_DERAT_MISS_16M\",\n    \"BriefDescription\": \"Data ERAT Miss (Data TLB Access) page size 16M\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1c056\",\n    \"EventName\": \"PM_DERAT_MISS_4K\",\n    \"BriefDescription\": \"Data ERAT Miss (Data TLB Access) page size 4K\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c054\",\n    \"EventName\": \"PM_DERAT_MISS_64K\",\n    \"BriefDescription\": \"Data ERAT Miss (Data TLB Access) page size 64K\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4e048\",\n    \"EventName\": \"PM_DPTEG_FROM_DL2L3_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3e048\",\n    \"EventName\": \"PM_DPTEG_FROM_DL2L3_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e042\",\n    \"EventName\": \"PM_DPTEG_FROM_L2\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e04e\",\n    \"EventName\": \"PM_DPTEG_FROM_L2MISS\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e040\",\n    \"EventName\": \"PM_DPTEG_FROM_L2_MEPF\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e040\",\n    \"EventName\": \"PM_DPTEG_FROM_L2_NO_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4e042\",\n    \"EventName\": \"PM_DPTEG_FROM_L3\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3e042\",\n    \"EventName\": \"PM_DPTEG_FROM_L3_DISP_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e042\",\n    \"EventName\": \"PM_DPTEG_FROM_L3_MEPF\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state. due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e044\",\n    \"EventName\": \"PM_DPTEG_FROM_L3_NO_CONFLICT\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e04c\",\n    \"EventName\": \"PM_DPTEG_FROM_LL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e048\",\n    \"EventName\": \"PM_DPTEG_FROM_LMEM\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from the local chip's Memory due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e04c\",\n    \"EventName\": \"PM_DPTEG_FROM_MEMORY\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4e04a\",\n    \"EventName\": \"PM_DPTEG_FROM_OFF_CHIP_CACHE\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e048\",\n    \"EventName\": \"PM_DPTEG_FROM_ON_CHIP_CACHE\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e046\",\n    \"EventName\": \"PM_DPTEG_FROM_RL2L3_MOD\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e04a\",\n    \"EventName\": \"PM_DPTEG_FROM_RL2L3_SHR\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e04a\",\n    \"EventName\": \"PM_DPTEG_FROM_RL4\",\n    \"BriefDescription\": \"A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a data side request\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x300fc\",\n    \"EventName\": \"PM_DTLB_MISS\",\n    \"BriefDescription\": \"Data PTEG reload\",\n    \"PublicDescription\": \"Data PTEG Reloaded (DTLB Miss)\"\n  },\n  {\n    \"EventCode\": \"0x1c058\",\n    \"EventName\": \"PM_DTLB_MISS_16G\",\n    \"BriefDescription\": \"Data TLB Miss page size 16G\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c056\",\n    \"EventName\": \"PM_DTLB_MISS_16M\",\n    \"BriefDescription\": \"Data TLB Miss page size 16M\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c056\",\n    \"EventName\": \"PM_DTLB_MISS_4K\",\n    \"BriefDescription\": \"Data TLB Miss page size 4k\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3c056\",\n    \"EventName\": \"PM_DTLB_MISS_64K\",\n    \"BriefDescription\": \"Data TLB Miss page size 64K\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x200f6\",\n    \"EventName\": \"PM_LSU_DERAT_MISS\",\n    \"BriefDescription\": \"DERAT Reloaded due to a DERAT miss\",\n    \"PublicDescription\": \"DERAT Reloaded (Miss)\"\n  },\n  {\n    \"EventCode\": \"0x20066\",\n    \"EventName\": \"PM_TLB_MISS\",\n    \"BriefDescription\": \"TLB Miss (I + D)\",\n    \"PublicDescription\": \"\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}