// Mem file initialization records.
//
// SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
// Vivado v2025.1 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// Created on Thursday January 29, 2026 - 01:38:02 am, from:
//
//     Map file     - /home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/design_1.bmm
//     Data file(s) - /home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_1/data/riscv_bootloop.elf
//
// Address space 'design_1_i_microblaze_riscv_0.design_1_i_microblaze_riscv_0_local_memory_lmb_bram_128K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@0000000000000000
    0000006F
