Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Gen_Nms_1s.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Gen_Nms_1s.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Gen_Nms_1s"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : Gen_Nms_1s
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Gen_Nms_1s.v" in library work
Module <Gen_Nms_1s> compiled
No errors in compilation
Analysis of file <"Gen_Nms_1s.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Gen_Nms_1s> in library <work> with parameters.
	F1Hz = "00000000000000000000000000000001"
	F1kHz = "00000000000000000000001111101000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Gen_Nms_1s>.
	F1Hz = 32'sb00000000000000000000000000000001
	F1kHz = 32'sb00000000000000000000001111101000
Module <Gen_Nms_1s> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Gen_Nms_1s>.
    Related source file is "Gen_Nms_1s.v".
    Found 10-bit down counter for signal <cb_Nms>.
    Summary:
	inferred   1 Counter(s).
Unit <Gen_Nms_1s> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 10-bit down counter                                   : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 10-bit down counter                                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Gen_Nms_1s> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Gen_Nms_1s, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Gen_Nms_1s.ngr
Top Level Output File Name         : Gen_Nms_1s
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 46
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 1
#      LUT2                        : 2
#      LUT2_D                      : 1
#      LUT3                        : 7
#      LUT4                        : 3
#      LUT4_D                      : 2
#      MUXCY                       : 9
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 10
#      FDE                         : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       13  out of   4656     0%  
 Number of Slice Flip Flops:             10  out of   9312     0%  
 Number of 4 input LUTs:                 25  out of   9312     0%  
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    232     1%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.440ns (Maximum Frequency: 225.228MHz)
   Minimum input arrival time before clock: 2.740ns
   Maximum output required time after clock: 7.575ns
   Maximum combinational path delay: 6.189ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.440ns (frequency: 225.228MHz)
  Total number of paths / destination ports: 155 / 10
-------------------------------------------------------------------------
Delay:               4.440ns (Levels of Logic = 12)
  Source:            cb_Nms_0 (FF)
  Destination:       cb_Nms_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cb_Nms_0 to cb_Nms_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  cb_Nms_0 (cb_Nms_0)
     LUT1:I0->O            1   0.612   0.000  Mcount_cb_Nms_cy<0>_rt (Mcount_cb_Nms_cy<0>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcount_cb_Nms_cy<0> (Mcount_cb_Nms_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cb_Nms_cy<1> (Mcount_cb_Nms_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cb_Nms_cy<2> (Mcount_cb_Nms_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cb_Nms_cy<3> (Mcount_cb_Nms_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cb_Nms_cy<4> (Mcount_cb_Nms_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cb_Nms_cy<5> (Mcount_cb_Nms_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cb_Nms_cy<6> (Mcount_cb_Nms_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_cb_Nms_cy<7> (Mcount_cb_Nms_cy<7>)
     MUXCY:CI->O           0   0.052   0.000  Mcount_cb_Nms_cy<8> (Mcount_cb_Nms_cy<8>)
     XORCY:CI->O           1   0.699   0.387  Mcount_cb_Nms_xor<9> (Result<9>)
     LUT3:I2->O            1   0.612   0.000  Mcount_cb_Nms_eqn_91 (Mcount_cb_Nms_eqn_9)
     FDE:D                     0.268          cb_Nms_9
    ----------------------------------------
    Total                      4.440ns (3.521ns logic, 0.919ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.740ns (Levels of Logic = 2)
  Source:            Tmod (PAD)
  Destination:       cb_Nms_1 (FF)
  Destination Clock: clk rising

  Data Path: Tmod to cb_Nms_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  Tmod_IBUF (Tmod_IBUF)
     LUT3:I0->O            1   0.612   0.000  Mcount_cb_Nms_eqn_11 (Mcount_cb_Nms_eqn_1)
     FDE:D                     0.268          cb_Nms_1
    ----------------------------------------
    Total                      2.740ns (1.986ns logic, 0.754ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 1
-------------------------------------------------------------------------
Offset:              7.575ns (Levels of Logic = 4)
  Source:            cb_Nms_7 (FF)
  Destination:       CEO (PAD)
  Source Clock:      clk rising

  Data Path: cb_Nms_7 to CEO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  cb_Nms_7 (cb_Nms_7)
     LUT4:I0->O            3   0.612   0.454  CEO_cmp_eq000037 (CEO_cmp_eq000037)
     LUT4_D:I3->O          8   0.612   0.712  CEO_cmp_eq000039 (cb_Nms_not0001_inv)
     LUT2:I1->O            1   0.612   0.357  CEO1 (CEO_OBUF)
     OBUF:I->O                 3.169          CEO_OBUF (CEO)
    ----------------------------------------
    Total                      7.575ns (5.519ns logic, 2.056ns route)
                                       (72.9% logic, 27.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.189ns (Levels of Logic = 3)
  Source:            ce (PAD)
  Destination:       CEO (PAD)

  Data Path: ce to CEO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.106   0.945  ce_IBUF (ce_IBUF)
     LUT2:I0->O            1   0.612   0.357  CEO1 (CEO_OBUF)
     OBUF:I->O                 3.169          CEO_OBUF (CEO)
    ----------------------------------------
    Total                      6.189ns (4.887ns logic, 1.302ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.49 secs
 
--> 

Total memory usage is 324264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

