Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Feb  2 12:32:13 2020
| Host         : Hugh-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            1 |
|      8 |            3 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            8 |
| Yes          | No                    | No                     |               8 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------+----------------------------+------------------+----------------+
|     Clock Signal    |       Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------+---------------------------+----------------------------+------------------+----------------+
|  MMCM0/inst/clk_out | PROCESSOR/flag_enable     | PROCESSOR/I1               |                1 |              2 |
|  MMCM0/inst/clk_out |                           | PROCESSOR/active_interrupt |                2 |              4 |
|  MMCM0/inst/clk_out |                           | PROCESSOR/I1               |                3 |              6 |
|  MMCM0/inst/clk_out |                           | PROGRAM_ROM/instruction[7] |                3 |              8 |
|  MMCM0/inst/clk_out | PROCESSOR/spm_enable      |                            |                2 |              8 |
|  MMCM0/inst/clk_out | PROCESSOR/write_strobe    |                            |                5 |              8 |
|  MMCM0/inst/clk_out | PROCESSOR/t_state_0       | PROCESSOR/I1               |                3 |             12 |
|  MMCM0/inst/clk_out | PROCESSOR/register_enable |                            |                2 |             16 |
|  MMCM0/inst/clk_out | PROCESSOR/t_state_0       |                            |                2 |             16 |
|  MMCM0/inst/clk_out |                           |                            |               12 |             49 |
+---------------------+---------------------------+----------------------------+------------------+----------------+


