// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


void VysyxSoCFull___024root__traceInitSub0(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub1(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub2(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;
void VysyxSoCFull___024root__traceInitSub3(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) VL_ATTR_COLD;

void VysyxSoCFull___024root__traceInitTop(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    {
        VysyxSoCFull___024root__traceInitSub0(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub1(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub2(vlSelf, tracep);
        VysyxSoCFull___024root__traceInitSub3(vlSelf, tracep);
    }
}

void VysyxSoCFull___024root__traceInitSub0(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+19822,"clock", false,-1);
        tracep->declBit(c+19823,"reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic_reset", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic_intr_from_chipSlave", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull asic_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull asic_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic_spi_clk", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull asic_spi_cs", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic_spi_mosi", false,-1);
        tracep->declBit(c+18025,"ysyxSoCFull asic_spi_miso", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic_uart_rx", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull asic_uart_tx", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga_master_mem_0_awready", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull fpga_master_mem_0_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga_master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga_master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga_master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga_master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga_master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga_master_mem_0_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga_master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull fpga_master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull fpga_master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull fpga_master_mem_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga_master_mem_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga_master_mem_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga_master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga_master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga_master_mem_0_arready", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull fpga_master_mem_0_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga_master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga_master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga_master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga_master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga_master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga_master_mem_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga_master_mem_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga_master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga_master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga_master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga_master_mem_0_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull fpga_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull mem_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem_io_axi4_0_awready", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull mem_io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem_io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem_io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem_io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem_io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem_io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem_io_axi4_0_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull mem_io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull mem_io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull mem_io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull mem_io_axi4_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem_io_axi4_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem_io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem_io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem_io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem_io_axi4_0_arready", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull mem_io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem_io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem_io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem_io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem_io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem_io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem_io_axi4_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem_io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem_io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem_io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem_io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem_io_axi4_0_rlast", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull spiFlash_clk", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull spiFlash_cs", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull spiFlash_mosi", false,-1);
        tracep->declBit(c+18025,"ysyxSoCFull spiFlash_miso", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic reset", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic intr_from_chipSlave", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull asic fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull asic fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic spi_clk", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull asic spi_cs", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic spi_mosi", false,-1);
        tracep->declBit(c+18025,"ysyxSoCFull asic spi_miso", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic uart_rx", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull asic uart_tx", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster_slave_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster_slave_0_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster_slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster_slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster_slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster_slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic chipMaster_slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster_slave_0_wready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic chipMaster_slave_0_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic chipMaster_slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic chipMaster_slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster_slave_0_wlast", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic chipMaster_slave_0_bready", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic chipMaster_slave_0_bvalid", false,-1);
        tracep->declBus(c+15874,"ysyxSoCFull asic chipMaster_slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+15875,"ysyxSoCFull asic chipMaster_slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster_slave_0_arready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic chipMaster_slave_0_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster_slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster_slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster_slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster_slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster_slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster_slave_0_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster_slave_0_rvalid", false,-1);
        tracep->declBus(c+15876,"ysyxSoCFull asic chipMaster_slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster_slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster_slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+18089,"ysyxSoCFull asic chipMaster_slave_0_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster_fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull asic chipMaster_fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster_fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster_fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster_fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull asic chipMaster_fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster_fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster_fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic axi4xbar_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic axi4xbar_reset", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+15880,"ysyxSoCFull asic axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+18090,"ysyxSoCFull asic axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15881,"ysyxSoCFull asic axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+117,"ysyxSoCFull asic axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+118,"ysyxSoCFull asic axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+119,"ysyxSoCFull asic axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull asic axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+18091,"ysyxSoCFull asic axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19826,"ysyxSoCFull asic axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15883,"ysyxSoCFull asic axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+18092,"ysyxSoCFull asic axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+120,"ysyxSoCFull asic axi4xbar_auto_out_1_awready", false,-1);
        tracep->declBit(c+121,"ysyxSoCFull asic axi4xbar_auto_out_1_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar_auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+122,"ysyxSoCFull asic axi4xbar_auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar_auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+123,"ysyxSoCFull asic axi4xbar_auto_out_1_wready", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic axi4xbar_auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic axi4xbar_auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic axi4xbar_auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+15884,"ysyxSoCFull asic axi4xbar_auto_out_1_bready", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic axi4xbar_auto_out_1_bvalid", false,-1);
        tracep->declBus(c+126,"ysyxSoCFull asic axi4xbar_auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic axi4xbar_auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+127,"ysyxSoCFull asic axi4xbar_auto_out_1_arready", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic axi4xbar_auto_out_1_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar_auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+129,"ysyxSoCFull asic axi4xbar_auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi4xbar_auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic axi4xbar_auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+15885,"ysyxSoCFull asic axi4xbar_auto_out_1_rready", false,-1);
        tracep->declBit(c+18035,"ysyxSoCFull asic axi4xbar_auto_out_1_rvalid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic axi4xbar_auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+19828,"ysyxSoCFull asic axi4xbar_auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic axi4xbar_auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull asic axi4xbar_auto_out_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic axi4xbar_auto_out_0_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar_auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar_auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar_auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar_auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic axi4xbar_auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+99,"ysyxSoCFull asic axi4xbar_auto_out_0_wready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic axi4xbar_auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic axi4xbar_auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic axi4xbar_auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic axi4xbar_auto_out_0_wlast", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic axi4xbar_auto_out_0_bready", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic axi4xbar_auto_out_0_bvalid", false,-1);
        tracep->declBus(c+15874,"ysyxSoCFull asic axi4xbar_auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+15875,"ysyxSoCFull asic axi4xbar_auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+105,"ysyxSoCFull asic axi4xbar_auto_out_0_arready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic axi4xbar_auto_out_0_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar_auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi4xbar_auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi4xbar_auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic axi4xbar_auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic axi4xbar_auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic axi4xbar_auto_out_0_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic axi4xbar_auto_out_0_rvalid", false,-1);
        tracep->declBus(c+15876,"ysyxSoCFull asic axi4xbar_auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+15877,"ysyxSoCFull asic axi4xbar_auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic axi4xbar_auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+18089,"ysyxSoCFull asic axi4xbar_auto_out_0_rlast", false,-1);
        tracep->declBit(c+131,"ysyxSoCFull asic apbxbar_auto_in_psel", false,-1);
        tracep->declBit(c+132,"ysyxSoCFull asic apbxbar_auto_in_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic apbxbar_auto_in_pwrite", false,-1);
        tracep->declBus(c+18036,"ysyxSoCFull asic apbxbar_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+134,"ysyxSoCFull asic apbxbar_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic apbxbar_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18037,"ysyxSoCFull asic apbxbar_auto_in_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic apbxbar_auto_in_pslverr", false,-1);
        tracep->declBus(c+19830,"ysyxSoCFull asic apbxbar_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+18038,"ysyxSoCFull asic apbxbar_auto_out_1_psel", false,-1);
        tracep->declBit(c+18039,"ysyxSoCFull asic apbxbar_auto_out_1_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic apbxbar_auto_out_1_pwrite", false,-1);
        tracep->declBus(c+18040,"ysyxSoCFull asic apbxbar_auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+134,"ysyxSoCFull asic apbxbar_auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic apbxbar_auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+18041,"ysyxSoCFull asic apbxbar_auto_out_1_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic apbxbar_auto_out_1_pslverr", false,-1);
        tracep->declBus(c+19831,"ysyxSoCFull asic apbxbar_auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+18042,"ysyxSoCFull asic apbxbar_auto_out_0_psel", false,-1);
        tracep->declBit(c+18043,"ysyxSoCFull asic apbxbar_auto_out_0_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic apbxbar_auto_out_0_pwrite", false,-1);
        tracep->declBus(c+18036,"ysyxSoCFull asic apbxbar_auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+134,"ysyxSoCFull asic apbxbar_auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic apbxbar_auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+18044,"ysyxSoCFull asic apbxbar_auto_out_0_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic apbxbar_auto_out_0_pslverr", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic apbxbar_auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu_clock", false,-1);
        tracep->declBit(c+19832,"ysyxSoCFull asic cpu_reset", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic cpu_auto_master_out_awready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic cpu_auto_master_out_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu_auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu_auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu_auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu_auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic cpu_auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic cpu_auto_master_out_wready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic cpu_auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic cpu_auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic cpu_auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic cpu_auto_master_out_wlast", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic cpu_auto_master_out_bready", false,-1);
        tracep->declBit(c+15880,"ysyxSoCFull asic cpu_auto_master_out_bvalid", false,-1);
        tracep->declBus(c+18090,"ysyxSoCFull asic cpu_auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+15881,"ysyxSoCFull asic cpu_auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+117,"ysyxSoCFull asic cpu_auto_master_out_arready", false,-1);
        tracep->declBit(c+118,"ysyxSoCFull asic cpu_auto_master_out_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic cpu_auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic cpu_auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic cpu_auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic cpu_auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic cpu_auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+119,"ysyxSoCFull asic cpu_auto_master_out_rready", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull asic cpu_auto_master_out_rvalid", false,-1);
        tracep->declBus(c+18091,"ysyxSoCFull asic cpu_auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19826,"ysyxSoCFull asic cpu_auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15883,"ysyxSoCFull asic cpu_auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+18092,"ysyxSoCFull asic cpu_auto_master_out_rlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu_interrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic luart_reset", false,-1);
        tracep->declBit(c+18038,"ysyxSoCFull asic luart_auto_in_psel", false,-1);
        tracep->declBit(c+18039,"ysyxSoCFull asic luart_auto_in_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic luart_auto_in_pwrite", false,-1);
        tracep->declBus(c+18040,"ysyxSoCFull asic luart_auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+134,"ysyxSoCFull asic luart_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic luart_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18041,"ysyxSoCFull asic luart_auto_in_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart_auto_in_pslverr", false,-1);
        tracep->declBus(c+19831,"ysyxSoCFull asic luart_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart_uart_rx", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull asic luart_uart_tx", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic lspi_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic lspi_reset", false,-1);
        tracep->declBit(c+18042,"ysyxSoCFull asic lspi_auto_in_psel", false,-1);
        tracep->declBit(c+18043,"ysyxSoCFull asic lspi_auto_in_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic lspi_auto_in_pwrite", false,-1);
        tracep->declBus(c+18036,"ysyxSoCFull asic lspi_auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+134,"ysyxSoCFull asic lspi_auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic lspi_auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18044,"ysyxSoCFull asic lspi_auto_in_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic lspi_auto_in_pslverr", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic lspi_auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi_spi_bundle_clk", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull asic lspi_spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic lspi_spi_bundle_mosi", false,-1);
        tracep->declBit(c+18025,"ysyxSoCFull asic lspi_spi_bundle_miso", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic axi42apb_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic axi42apb_reset", false,-1);
        tracep->declBit(c+120,"ysyxSoCFull asic axi42apb_auto_in_awready", false,-1);
        tracep->declBit(c+121,"ysyxSoCFull asic axi42apb_auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi42apb_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+122,"ysyxSoCFull asic axi42apb_auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi42apb_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi42apb_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+123,"ysyxSoCFull asic axi42apb_auto_in_wready", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic axi42apb_auto_in_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic axi42apb_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic axi42apb_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15884,"ysyxSoCFull asic axi42apb_auto_in_bready", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic axi42apb_auto_in_bvalid", false,-1);
        tracep->declBus(c+126,"ysyxSoCFull asic axi42apb_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic axi42apb_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+127,"ysyxSoCFull asic axi42apb_auto_in_arready", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic axi42apb_auto_in_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic axi42apb_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+129,"ysyxSoCFull asic axi42apb_auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi42apb_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic axi42apb_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+15885,"ysyxSoCFull asic axi42apb_auto_in_rready", false,-1);
        tracep->declBit(c+18035,"ysyxSoCFull asic axi42apb_auto_in_rvalid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic axi42apb_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19828,"ysyxSoCFull asic axi42apb_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic axi42apb_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+131,"ysyxSoCFull asic axi42apb_auto_out_psel", false,-1);
        tracep->declBit(c+132,"ysyxSoCFull asic axi42apb_auto_out_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic axi42apb_auto_out_pwrite", false,-1);
        tracep->declBus(c+18036,"ysyxSoCFull asic axi42apb_auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+134,"ysyxSoCFull asic axi42apb_auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic axi42apb_auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+18037,"ysyxSoCFull asic axi42apb_auto_out_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic axi42apb_auto_out_pslverr", false,-1);
        tracep->declBus(c+19830,"ysyxSoCFull asic axi42apb_auto_out_prdata", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu_reset_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic cpu_reset_chain_io_d", false,-1);
        tracep->declBit(c+137,"ysyxSoCFull asic cpu_reset_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster slave_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster slave_0_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster slave_0_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster slave_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster slave_0_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster slave_0_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic chipMaster slave_0_awburst", false,-1, 1,0);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster slave_0_wready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic chipMaster slave_0_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic chipMaster slave_0_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic chipMaster slave_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster slave_0_wlast", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic chipMaster slave_0_bready", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic chipMaster slave_0_bvalid", false,-1);
        tracep->declBus(c+15874,"ysyxSoCFull asic chipMaster slave_0_bid", false,-1, 3,0);
        tracep->declBus(c+15875,"ysyxSoCFull asic chipMaster slave_0_bresp", false,-1, 1,0);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster slave_0_arready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic chipMaster slave_0_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster slave_0_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster slave_0_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster slave_0_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster slave_0_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster slave_0_arburst", false,-1, 1,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster slave_0_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster slave_0_rvalid", false,-1);
        tracep->declBus(c+15876,"ysyxSoCFull asic chipMaster slave_0_rid", false,-1, 3,0);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster slave_0_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster slave_0_rresp", false,-1, 1,0);
        tracep->declBit(c+18089,"ysyxSoCFull asic chipMaster slave_0_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull asic chipMaster fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster fpga_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull asic chipMaster fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster fpga_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster xbar_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster xbar_reset", false,-1);
        tracep->declBit(c+18093,"ysyxSoCFull asic chipMaster xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+18094,"ysyxSoCFull asic chipMaster xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18099,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18101,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18103,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18104,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster xbar_auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster xbar_auto_out_1_e_valid", false,-1);
        tracep->declBit(c+18105,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18106,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18099,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18101,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster xbar_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster xbar_1_reset", false,-1);
        tracep->declBit(c+18107,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18108,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+18109,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+18110,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18111,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18112,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18114,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18116,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+181,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+185,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18122,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18123,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18124,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15886,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15887,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18125,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+15888,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18126,"ysyxSoCFull asic chipMaster xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster ferr_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster ferr_reset", false,-1);
        tracep->declBit(c+178,"ysyxSoCFull asic chipMaster ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+179,"ysyxSoCFull asic chipMaster ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+180,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18118,"ysyxSoCFull asic chipMaster ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+181,"ysyxSoCFull asic chipMaster ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+182,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+183,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+184,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+185,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+186,"ysyxSoCFull asic chipMaster ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink_reset", false,-1);
        tracep->declBit(c+18127,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18128,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18122,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18123,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18124,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15886,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15887,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18125,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15888,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18126,"ysyxSoCFull asic chipMaster chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster fixer_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster fixer_reset", false,-1);
        tracep->declBit(c+18129,"ysyxSoCFull asic chipMaster fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+206,"ysyxSoCFull asic chipMaster fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18108,"ysyxSoCFull asic chipMaster fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+18109,"ysyxSoCFull asic chipMaster fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+18110,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18111,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18112,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18114,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18116,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18107,"ysyxSoCFull asic chipMaster fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+171,"ysyxSoCFull asic chipMaster fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18108,"ysyxSoCFull asic chipMaster fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+18109,"ysyxSoCFull asic chipMaster fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+18110,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18111,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18112,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18114,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18116,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_reset", false,-1);
        tracep->declBit(c+18130,"ysyxSoCFull asic chipMaster widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+211,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+212,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+213,"ysyxSoCFull asic chipMaster widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18131,"ysyxSoCFull asic chipMaster widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+18132,"ysyxSoCFull asic chipMaster widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+18110,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18112,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+18133,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18135,"ysyxSoCFull asic chipMaster widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18129,"ysyxSoCFull asic chipMaster widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+206,"ysyxSoCFull asic chipMaster widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18108,"ysyxSoCFull asic chipMaster widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+18109,"ysyxSoCFull asic chipMaster widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+18110,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18111,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18112,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18114,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18116,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18117,"ysyxSoCFull asic chipMaster widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi42tl_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi42tl_reset", false,-1);
        tracep->declBit(c+18136,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+217,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+18137,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+220,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+221,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+223,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+18138,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+18139,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+18141,"ysyxSoCFull asic chipMaster axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+18142,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+225,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+227,"ysyxSoCFull asic chipMaster axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+18130,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+211,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+212,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+213,"ysyxSoCFull asic chipMaster axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18131,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+18132,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+18110,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18112,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+18133,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18135,"ysyxSoCFull asic chipMaster axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_reset", false,-1);
        tracep->declBit(c+18145,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awvalid", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awid", false,-1);
        tracep->declBus(c+217,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+18137,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+220,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+221,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+223,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+18138,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+18139,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bid", false,-1);
        tracep->declBus(c+18141,"ysyxSoCFull asic chipMaster axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15889,"ysyxSoCFull asic chipMaster axi4yank_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18146,"ysyxSoCFull asic chipMaster axi4yank_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+18147,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arvalid", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arid", false,-1);
        tracep->declBus(c+227,"ysyxSoCFull asic chipMaster axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+235,"ysyxSoCFull asic chipMaster axi4yank_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15890,"ysyxSoCFull asic chipMaster axi4yank_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15891,"ysyxSoCFull asic chipMaster axi4yank_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+18136,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awvalid", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awid", false,-1);
        tracep->declBus(c+217,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+18137,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+220,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+221,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+223,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+18138,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+18139,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bid", false,-1);
        tracep->declBus(c+18141,"ysyxSoCFull asic chipMaster axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+18142,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+225,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arvalid", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arid", false,-1);
        tracep->declBus(c+227,"ysyxSoCFull asic chipMaster axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4frag_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4frag_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+236,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+237,"ysyxSoCFull asic chipMaster axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+15875,"ysyxSoCFull asic chipMaster axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15889,"ysyxSoCFull asic chipMaster axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15890,"ysyxSoCFull asic chipMaster axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18089,"ysyxSoCFull asic chipMaster axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+18145,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+217,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+18137,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+220,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+221,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+223,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+18138,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+18139,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+18141,"ysyxSoCFull asic chipMaster axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15889,"ysyxSoCFull asic chipMaster axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18146,"ysyxSoCFull asic chipMaster axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+18147,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+227,"ysyxSoCFull asic chipMaster axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+235,"ysyxSoCFull asic chipMaster axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15890,"ysyxSoCFull asic chipMaster axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15891,"ysyxSoCFull asic chipMaster axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4index_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic chipMaster axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic chipMaster axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic chipMaster axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic chipMaster axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic chipMaster axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic chipMaster axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+15874,"ysyxSoCFull asic chipMaster axi4index_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15875,"ysyxSoCFull asic chipMaster axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic chipMaster axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster axi4index_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+15876,"ysyxSoCFull asic chipMaster axi4index_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+18089,"ysyxSoCFull asic chipMaster axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index_auto_out_awvalid", false,-1);
        tracep->declBit(c+236,"ysyxSoCFull asic chipMaster axi4index_auto_out_awid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic chipMaster axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+237,"ysyxSoCFull asic chipMaster axi4index_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic chipMaster axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic chipMaster axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic chipMaster axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic chipMaster axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic chipMaster axi4index_auto_out_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi4index_auto_out_bid", false,-1);
        tracep->declBus(c+15875,"ysyxSoCFull asic chipMaster axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15889,"ysyxSoCFull asic chipMaster axi4index_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic chipMaster axi4index_auto_out_arvalid", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4index_auto_out_arid", false,-1);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4index_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4index_auto_out_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi4index_auto_out_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15890,"ysyxSoCFull asic chipMaster axi4index_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18089,"ysyxSoCFull asic chipMaster axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank_1_reset", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+15892,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18148,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18151,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+15896,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15897,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15899,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15900,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_wlast", false,-1);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+15901,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18148,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18151,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+248,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+15902,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18148,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+15896,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15897,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15899,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15900,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_wlast", false,-1);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+15903,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18148,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+15892,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18152,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+15896,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+15897,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15899,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15900,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_wlast", false,-1);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+15901,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18152,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+15892,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18148,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18151,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+15896,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15897,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15899,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15900,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_wlast", false,-1);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+15901,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18148,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18151,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+248,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster tl2axi4_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster tl2axi4_reset", false,-1);
        tracep->declBit(c+18105,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+18106,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18099,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18101,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+15892,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+18152,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+15896,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+15897,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15899,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15900,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+15901,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+18152,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster err_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster err_reset", false,-1);
        tracep->declBit(c+251,"ysyxSoCFull asic chipMaster err_auto_in_a_ready", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster err_auto_in_a_valid", false,-1);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15904,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18156,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18157,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18158,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster err_auto_in_c_ready", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull asic chipMaster err_auto_in_c_valid", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster err_auto_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster err_auto_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+261,"ysyxSoCFull asic chipMaster err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster err_auto_in_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster atomics_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster atomics_reset", false,-1);
        tracep->declBit(c+18159,"ysyxSoCFull asic chipMaster atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+18160,"ysyxSoCFull asic chipMaster atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18093,"ysyxSoCFull asic chipMaster atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+18094,"ysyxSoCFull asic chipMaster atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18099,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18101,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster fixer_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster fixer_1_reset", false,-1);
        tracep->declBit(c+18161,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18159,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+18160,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster hints_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster hints_reset", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic chipMaster hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic chipMaster hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+277,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+278,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+279,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18161,"ysyxSoCFull asic chipMaster hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_1_reset", false,-1);
        tracep->declBit(c+18127,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18128,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+277,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+278,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+279,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_2_reset", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+18103,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18104,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+251,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15904,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18156,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18157,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18158,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+261,"ysyxSoCFull asic chipMaster widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster xbar clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster xbar reset", false,-1);
        tracep->declBit(c+18093,"ysyxSoCFull asic chipMaster xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+18094,"ysyxSoCFull asic chipMaster xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18099,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18101,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18103,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18104,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster xbar auto_out_1_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster xbar auto_out_1_e_valid", false,-1);
        tracep->declBit(c+18105,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18106,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18099,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18101,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+165,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+166,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+167,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+168,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+169,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+170,"ysyxSoCFull asic chipMaster xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster xbar monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster xbar monitor_reset", false,-1);
        tracep->declBit(c+18165,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18094,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18099,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+280,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+281,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+282,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+283,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+284,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+285,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+286,"ysyxSoCFull asic chipMaster xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+287,"ysyxSoCFull asic chipMaster xbar beatsLeft", false,-1, 2,0);
        tracep->declBit(c+288,"ysyxSoCFull asic chipMaster xbar idle", false,-1);
        tracep->declBus(c+289,"ysyxSoCFull asic chipMaster xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+290,"ysyxSoCFull asic chipMaster xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+291,"ysyxSoCFull asic chipMaster xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+292,"ysyxSoCFull asic chipMaster xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+293,"ysyxSoCFull asic chipMaster xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+294,"ysyxSoCFull asic chipMaster xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+295,"ysyxSoCFull asic chipMaster xbar readys_0", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster xbar earlyWinner_0", false,-1);
        tracep->declBit(c+296,"ysyxSoCFull asic chipMaster xbar state_0", false,-1);
        tracep->declBit(c+297,"ysyxSoCFull asic chipMaster xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+298,"ysyxSoCFull asic chipMaster xbar readys_1", false,-1);
        tracep->declBit(c+299,"ysyxSoCFull asic chipMaster xbar earlyWinner_1", false,-1);
        tracep->declBit(c+300,"ysyxSoCFull asic chipMaster xbar state_1", false,-1);
        tracep->declBit(c+301,"ysyxSoCFull asic chipMaster xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+18166,"ysyxSoCFull asic chipMaster xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+18167,"ysyxSoCFull asic chipMaster xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster xbar requestEIO_0_1", false,-1);
        tracep->declBus(c+302,"ysyxSoCFull asic chipMaster xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+303,"ysyxSoCFull asic chipMaster xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+304,"ysyxSoCFull asic chipMaster xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+305,"ysyxSoCFull asic chipMaster xbar beatsDO_decode_1", false,-1, 2,0);
        tracep->declBit(c+306,"ysyxSoCFull asic chipMaster xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+307,"ysyxSoCFull asic chipMaster xbar beatsDO_1", false,-1, 2,0);
        tracep->declBit(c+308,"ysyxSoCFull asic chipMaster xbar latch", false,-1);
        tracep->declBus(c+19862,"ysyxSoCFull asic chipMaster xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+309,"ysyxSoCFull asic chipMaster xbar maskedBeats_1", false,-1, 2,0);
        tracep->declBus(c+309,"ysyxSoCFull asic chipMaster xbar initBeats", false,-1, 2,0);
        tracep->declBit(c+310,"ysyxSoCFull asic chipMaster xbar sink_ACancel_5_earlyValid", false,-1);
        tracep->declBit(c+311,"ysyxSoCFull asic chipMaster xbar allowed_0", false,-1);
        tracep->declBit(c+312,"ysyxSoCFull asic chipMaster xbar allowed_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster xbar monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster xbar monitor reset", false,-1);
        tracep->declBit(c+18165,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18094,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18099,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+280,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+281,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+282,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+283,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+284,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+285,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+286,"ysyxSoCFull asic chipMaster xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18168,"ysyxSoCFull asic chipMaster xbar monitor source_ok", false,-1);
        tracep->declBus(c+18169,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18170,"ysyxSoCFull asic chipMaster xbar monitor is_aligned", false,-1);
        tracep->declBus(c+18171,"ysyxSoCFull asic chipMaster xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18172,"ysyxSoCFull asic chipMaster xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18173,"ysyxSoCFull asic chipMaster xbar monitor mask_size", false,-1);
        tracep->declBit(c+18174,"ysyxSoCFull asic chipMaster xbar monitor mask_bit", false,-1);
        tracep->declBit(c+18175,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+18176,"ysyxSoCFull asic chipMaster xbar monitor mask_acc", false,-1);
        tracep->declBit(c+18177,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+18178,"ysyxSoCFull asic chipMaster xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+18179,"ysyxSoCFull asic chipMaster xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+18180,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18181,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+18182,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+18183,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+18184,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+18185,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+18186,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+18187,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+18188,"ysyxSoCFull asic chipMaster xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+18189,"ysyxSoCFull asic chipMaster xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+18190,"ysyxSoCFull asic chipMaster xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18191,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+18192,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18193,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+18194,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18195,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+18196,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18197,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+18198,"ysyxSoCFull asic chipMaster xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18199,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+18200,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18201,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+18202,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18203,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+18204,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18205,"ysyxSoCFull asic chipMaster xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+18206,"ysyxSoCFull asic chipMaster xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18207,"ysyxSoCFull asic chipMaster xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+313,"ysyxSoCFull asic chipMaster xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+314,"ysyxSoCFull asic chipMaster xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+315,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+316,"ysyxSoCFull asic chipMaster xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+317,"ysyxSoCFull asic chipMaster xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+318,"ysyxSoCFull asic chipMaster xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+18208,"ysyxSoCFull asic chipMaster xbar monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18209,"ysyxSoCFull asic chipMaster xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+319,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+320,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+321,"ysyxSoCFull asic chipMaster xbar monitor a_first", false,-1);
        tracep->declBus(c+322,"ysyxSoCFull asic chipMaster xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+323,"ysyxSoCFull asic chipMaster xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+324,"ysyxSoCFull asic chipMaster xbar monitor size", false,-1, 2,0);
        tracep->declBus(c+325,"ysyxSoCFull asic chipMaster xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+326,"ysyxSoCFull asic chipMaster xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+327,"ysyxSoCFull asic chipMaster xbar monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+328,"ysyxSoCFull asic chipMaster xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+329,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+330,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+331,"ysyxSoCFull asic chipMaster xbar monitor d_first", false,-1);
        tracep->declBus(c+332,"ysyxSoCFull asic chipMaster xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+333,"ysyxSoCFull asic chipMaster xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+334,"ysyxSoCFull asic chipMaster xbar monitor size_1", false,-1, 2,0);
        tracep->declBus(c+335,"ysyxSoCFull asic chipMaster xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+336,"ysyxSoCFull asic chipMaster xbar monitor denied", false,-1);
        tracep->declBus(c+337,"ysyxSoCFull asic chipMaster xbar monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+338,"ysyxSoCFull asic chipMaster xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+339,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+340,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+341,"ysyxSoCFull asic chipMaster xbar monitor c_first", false,-1);
        tracep->declBus(c+342,"ysyxSoCFull asic chipMaster xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+343,"ysyxSoCFull asic chipMaster xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+344,"ysyxSoCFull asic chipMaster xbar monitor size_3", false,-1, 2,0);
        tracep->declBus(c+345,"ysyxSoCFull asic chipMaster xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+346,"ysyxSoCFull asic chipMaster xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+347,"ysyxSoCFull asic chipMaster xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+351,"ysyxSoCFull asic chipMaster xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+367,"ysyxSoCFull asic chipMaster xbar monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+383,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+384,"ysyxSoCFull asic chipMaster xbar monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+385,"ysyxSoCFull asic chipMaster xbar monitor a_first_1", false,-1);
        tracep->declBus(c+386,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+387,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+388,"ysyxSoCFull asic chipMaster xbar monitor d_first_1", false,-1);
        tracep->declArray(c+18210,"ysyxSoCFull asic chipMaster xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15905,"ysyxSoCFull asic chipMaster xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15906,"ysyxSoCFull asic chipMaster xbar monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15907,"ysyxSoCFull asic chipMaster xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+389,"ysyxSoCFull asic chipMaster xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+393,"ysyxSoCFull asic chipMaster xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+15911,"ysyxSoCFull asic chipMaster xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+397,"ysyxSoCFull asic chipMaster xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+398,"ysyxSoCFull asic chipMaster xbar monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15912,"ysyxSoCFull asic chipMaster xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+399,"ysyxSoCFull asic chipMaster xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+15928,"ysyxSoCFull asic chipMaster xbar monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+415,"ysyxSoCFull asic chipMaster xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+416,"ysyxSoCFull asic chipMaster xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+420,"ysyxSoCFull asic chipMaster xbar monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+436,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+437,"ysyxSoCFull asic chipMaster xbar monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+438,"ysyxSoCFull asic chipMaster xbar monitor c_first_1", false,-1);
        tracep->declBus(c+439,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+440,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+441,"ysyxSoCFull asic chipMaster xbar monitor d_first_2", false,-1);
        tracep->declArray(c+15377,"ysyxSoCFull asic chipMaster xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15381,"ysyxSoCFull asic chipMaster xbar monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15382,"ysyxSoCFull asic chipMaster xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+442,"ysyxSoCFull asic chipMaster xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+446,"ysyxSoCFull asic chipMaster xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15386,"ysyxSoCFull asic chipMaster xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+450,"ysyxSoCFull asic chipMaster xbar monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+451,"ysyxSoCFull asic chipMaster xbar monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15387,"ysyxSoCFull asic chipMaster xbar monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+467,"ysyxSoCFull asic chipMaster xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+468,"ysyxSoCFull asic chipMaster xbar monitor inflight_2", false,-1);
        tracep->declBus(c+469,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+470,"ysyxSoCFull asic chipMaster xbar monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+471,"ysyxSoCFull asic chipMaster xbar monitor d_first_3", false,-1);
        tracep->declBit(c+472,"ysyxSoCFull asic chipMaster xbar monitor d_set", false,-1);
        tracep->declBit(c+15403,"ysyxSoCFull asic chipMaster xbar monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+2,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+3,"ysyxSoCFull asic chipMaster xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink reset", false,-1);
        tracep->declBit(c+18127,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18128,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18122,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18123,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18124,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15886,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15887,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18125,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15888,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18126,"ysyxSoCFull asic chipMaster chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sbypass_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sbypass_reset", false,-1);
        tracep->declBit(c+473,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+18214,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18215,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+17168,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+479,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+481,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18119,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+187,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18120,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18121,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18122,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18123,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18124,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+15886,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+15887,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18125,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+15888,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18126,"ysyxSoCFull asic chipMaster chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18216,"ysyxSoCFull asic chipMaster chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink mbypass_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink mbypass_reset", false,-1);
        tracep->declBit(c+18217,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+489,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18127,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+18128,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18218,"ysyxSoCFull asic chipMaster chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink monitor_reset", false,-1);
        tracep->declBit(c+473,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18214,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18215,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+17168,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+479,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+481,"ysyxSoCFull asic chipMaster chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkA_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkA_reset", false,-1);
        tracep->declBit(c+473,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+18214,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+501,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+502,"ysyxSoCFull asic chipMaster chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkB_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkB_reset", false,-1);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+504,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+505,"ysyxSoCFull asic chipMaster chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkC_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkC_reset", false,-1);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkD_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkD_reset", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+509,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+510,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+511,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+513,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15944,"ysyxSoCFull asic chipMaster chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+515,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15404,"ysyxSoCFull asic chipMaster chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+15945,"ysyxSoCFull asic chipMaster chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+15946,"ysyxSoCFull asic chipMaster chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_reset", false,-1);
        tracep->declBit(c+18217,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18221,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+17172,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+513,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15944,"ysyxSoCFull asic chipMaster chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_reset", false,-1);
        tracep->declBit(c+517,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+17173,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_reset", false,-1);
        tracep->declBit(c+489,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+519,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+17174,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+515,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15404,"ysyxSoCFull asic chipMaster chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_reset", false,-1);
        tracep->declBit(c+18215,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+17168,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+479,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+481,"ysyxSoCFull asic chipMaster chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+17175,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+15946,"ysyxSoCFull asic chipMaster chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx_clock", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull asic chipMaster chiplink rx_reset", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull asic chipMaster chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull asic chipMaster chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18653,"ysyxSoCFull asic chipMaster chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+17593,"ysyxSoCFull asic chipMaster chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+18644,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18654,"ysyxSoCFull asic chipMaster chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+17594,"ysyxSoCFull asic chipMaster chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+18769,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18655,"ysyxSoCFull asic chipMaster chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+17595,"ysyxSoCFull asic chipMaster chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+18778,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18656,"ysyxSoCFull asic chipMaster chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+17596,"ysyxSoCFull asic chipMaster chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+18787,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+561,"ysyxSoCFull asic chipMaster chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18657,"ysyxSoCFull asic chipMaster chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+17597,"ysyxSoCFull asic chipMaster chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+18796,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+562,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+565,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+566,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18658,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+17598,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+567,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+568,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+569,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+570,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+571,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18659,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+17599,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+18221,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17172,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+522,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+523,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+524,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+525,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+526,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+527,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+528,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+529,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18653,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17593,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19696,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18644,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+517,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17173,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+530,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+531,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+532,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+533,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+534,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+535,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+536,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+537,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18654,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17594,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19744,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18769,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+519,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17174,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+538,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+539,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+540,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+541,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+542,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+543,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+544,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+545,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18655,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17595,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19750,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18778,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17175,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+546,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+547,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+548,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+549,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+550,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+551,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+552,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+553,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18656,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17596,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19756,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18787,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+554,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+555,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+556,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+557,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+558,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+559,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+560,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+561,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18657,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17597,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19762,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+18796,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink tx_reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull asic chipMaster chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+501,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+502,"ysyxSoCFull asic chipMaster chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+504,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+505,"ysyxSoCFull asic chipMaster chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+509,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+510,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+511,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+15945,"ysyxSoCFull asic chipMaster chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+562,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+563,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+564,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+565,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+566,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18658,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+17598,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+19708,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19798,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+567,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+568,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+569,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+570,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+571,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18659,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+17599,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+19709,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19799,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19834,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic chipMaster chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+17600,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+17176,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink mbypass clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink mbypass reset", false,-1);
        tracep->declBit(c+18217,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+489,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18127,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+18128,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18218,"ysyxSoCFull asic chipMaster chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+572,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+573,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+18223,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+574,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+575,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+576,"ysyxSoCFull asic chipMaster chiplink mbypass bypass", false,-1);
        tracep->declBus(c+577,"ysyxSoCFull asic chipMaster chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+578,"ysyxSoCFull asic chipMaster chiplink mbypass stall_counter", false,-1, 3,0);
        tracep->declBit(c+579,"ysyxSoCFull asic chipMaster chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+18224,"ysyxSoCFull asic chipMaster chiplink mbypass stall", false,-1);
        tracep->declBit(c+19836,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+580,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+581,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode", false,-1, 3,0);
        tracep->declBus(c+582,"ysyxSoCFull asic chipMaster chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+583,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+584,"ysyxSoCFull asic chipMaster chiplink mbypass counter", false,-1, 3,0);
        tracep->declBus(c+585,"ysyxSoCFull asic chipMaster chiplink mbypass counter1", false,-1, 3,0);
        tracep->declBit(c+586,"ysyxSoCFull asic chipMaster chiplink mbypass a_first", false,-1);
        tracep->declBit(c+587,"ysyxSoCFull asic chipMaster chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+588,"ysyxSoCFull asic chipMaster chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+15405,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+589,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+590,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode_2", false,-1, 3,0);
        tracep->declBus(c+591,"ysyxSoCFull asic chipMaster chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+592,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+593,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_2", false,-1, 3,0);
        tracep->declBus(c+594,"ysyxSoCFull asic chipMaster chiplink mbypass counter_2", false,-1, 3,0);
        tracep->declBus(c+595,"ysyxSoCFull asic chipMaster chiplink mbypass counter1_2", false,-1, 3,0);
        tracep->declBit(c+596,"ysyxSoCFull asic chipMaster chiplink mbypass c_first", false,-1);
        tracep->declBit(c+597,"ysyxSoCFull asic chipMaster chiplink mbypass c_last", false,-1);
        tracep->declBit(c+598,"ysyxSoCFull asic chipMaster chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+599,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_decode_3", false,-1, 3,0);
        tracep->declBit(c+600,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+601,"ysyxSoCFull asic chipMaster chiplink mbypass beats1_3", false,-1, 3,0);
        tracep->declBus(c+602,"ysyxSoCFull asic chipMaster chiplink mbypass counter_3", false,-1, 3,0);
        tracep->declBus(c+603,"ysyxSoCFull asic chipMaster chiplink mbypass counter1_3", false,-1, 3,0);
        tracep->declBit(c+604,"ysyxSoCFull asic chipMaster chiplink mbypass d_first", false,-1);
        tracep->declBit(c+605,"ysyxSoCFull asic chipMaster chiplink mbypass d_last", false,-1);
        tracep->declBit(c+15406,"ysyxSoCFull asic chipMaster chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+15407,"ysyxSoCFull asic chipMaster chiplink mbypass done_4", false,-1);
        tracep->declBit(c+606,"ysyxSoCFull asic chipMaster chiplink mbypass c_request", false,-1);
        tracep->declBit(c+607,"ysyxSoCFull asic chipMaster chiplink mbypass c_response", false,-1);
        tracep->declBit(c+608,"ysyxSoCFull asic chipMaster chiplink mbypass d_request", false,-1);
        tracep->declBit(c+15947,"ysyxSoCFull asic chipMaster chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+15408,"ysyxSoCFull asic chipMaster chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+609,"ysyxSoCFull asic chipMaster chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+18225,"ysyxSoCFull asic chipMaster chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+15409,"ysyxSoCFull asic chipMaster chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+610,"ysyxSoCFull asic chipMaster chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+17177,"ysyxSoCFull asic chipMaster chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+18226,"ysyxSoCFull asic chipMaster chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+611,"ysyxSoCFull asic chipMaster chiplink mbypass stall_counter1", false,-1, 3,0);
        tracep->declBit(c+15948,"ysyxSoCFull asic chipMaster chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+572,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBit(c+573,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+599,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+600,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+612,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+613,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+614,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+615,"ysyxSoCFull asic chipMaster chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+616,"ysyxSoCFull asic chipMaster chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+617,"ysyxSoCFull asic chipMaster chiplink mbypass monitor size_1", false,-1, 2,0);
        tracep->declBit(c+618,"ysyxSoCFull asic chipMaster chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+619,"ysyxSoCFull asic chipMaster chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+620,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+621,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_sizes", false,-1, 3,0);
        tracep->declBus(c+622,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+623,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+624,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+625,"ysyxSoCFull asic chipMaster chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+626,"ysyxSoCFull asic chipMaster chiplink mbypass monitor a_size_lookup", false,-1, 3,0);
        tracep->declBus(c+627,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+628,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_sizes_1", false,-1, 3,0);
        tracep->declBus(c+629,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+630,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+631,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+632,"ysyxSoCFull asic chipMaster chiplink mbypass monitor c_size_lookup", false,-1, 3,0);
        tracep->declBus(c+633,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_opcodes_clr_1", false,-1, 3,0);
        tracep->declBit(c+634,"ysyxSoCFull asic chipMaster chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+635,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+636,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+637,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+638,"ysyxSoCFull asic chipMaster chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+4,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+5,"ysyxSoCFull asic chipMaster chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+18223,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+574,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+575,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+639,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+640,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+641,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+642,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+643,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+644,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+645,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+646,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+647,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+648,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+649,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+650,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+651,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+652,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+653,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+654,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+655,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+656,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+657,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+658,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+659,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+660,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+661,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+662,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+663,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+664,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+665,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+666,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+667,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+668,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter", false,-1, 3,0);
        tracep->declBus(c+669,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+670,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+671,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+672,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+673,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size", false,-1, 2,0);
        tracep->declBus(c+674,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+675,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+599,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+600,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+676,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter", false,-1, 3,0);
        tracep->declBus(c+677,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+678,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+679,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+680,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+681,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size_1", false,-1, 2,0);
        tracep->declBus(c+682,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+683,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+684,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+685,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+686,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter", false,-1, 3,0);
        tracep->declBus(c+687,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+688,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+689,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+690,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+691,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 size_3", false,-1, 2,0);
        tracep->declBus(c+692,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+693,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+694,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+696,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+704,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+712,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+713,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+714,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+715,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+716,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+717,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+17178,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15949,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+15950,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15951,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+718,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+720,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+15410,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+722,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+723,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+15953,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+724,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+15961,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+732,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+733,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+735,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+743,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+744,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+745,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+746,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+747,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+748,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+15411,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15413,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15414,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+749,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+751,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15416,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+753,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+754,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+15417,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+762,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+763,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+764,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+765,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+766,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+767,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+15425,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+6,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+7,"ysyxSoCFull asic chipMaster chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkA clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkA reset", false,-1);
        tracep->declBit(c+473,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+18214,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+499,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+500,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+501,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+502,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+768,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+769,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+770,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+773,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+774,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+776,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+777,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+778,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+773,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+774,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+779,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+473,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+18214,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+770,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+773,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+774,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+776,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+777,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+780,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+781,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+782,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+783,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+784,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+785,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+781,"ysyxSoCFull asic chipMaster chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+786,"ysyxSoCFull asic chipMaster chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+787,"ysyxSoCFull asic chipMaster chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+788,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+789,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+790,"ysyxSoCFull asic chipMaster chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+791,"ysyxSoCFull asic chipMaster chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+792,"ysyxSoCFull asic chipMaster chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+773,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+793,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+794,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+795,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+796,"ysyxSoCFull asic chipMaster chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+768,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+769,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+770,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+773,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+774,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+776,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+777,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+778,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+773,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+774,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+779,"ysyxSoCFull asic chipMaster chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+797,"ysyxSoCFull asic chipMaster chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+798,"ysyxSoCFull asic chipMaster chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+799,"ysyxSoCFull asic chipMaster chiplink sinkA inject full", false,-1);
        tracep->declBit(c+786,"ysyxSoCFull asic chipMaster chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+800,"ysyxSoCFull asic chipMaster chiplink sinkA inject last", false,-1);
        tracep->declBus(c+801,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+802,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+803,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+804,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+805,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+806,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+807,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+808,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+809,"ysyxSoCFull asic chipMaster chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+811,"ysyxSoCFull asic chipMaster chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+473,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+18214,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+770,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+18219,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+771,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+772,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+773,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+774,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+775,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+776,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+777,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+815+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+816,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+172,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15969,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+817+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+818,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19862,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+15969,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+819+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+820,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+173,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15969,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+821+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+822,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+174,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15969,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+823+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+824,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+175,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+15969,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+825+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+826,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+176,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+15969,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+827+i*1,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+828,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+177,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+15969,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+829,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+473,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+15969,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+15970,"ysyxSoCFull asic chipMaster chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkB clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkB reset", false,-1);
        tracep->declBit(c+503,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+504,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+505,"ysyxSoCFull asic chipMaster chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+830,"ysyxSoCFull asic chipMaster chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkC clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkC reset", false,-1);
        tracep->declBit(c+506,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+507,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+508,"ysyxSoCFull asic chipMaster chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+831,"ysyxSoCFull asic chipMaster chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkD clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkD reset", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+509,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+510,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+18220,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+511,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+512,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+513,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15944,"ysyxSoCFull asic chipMaster chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+515,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15404,"ysyxSoCFull asic chipMaster chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+832,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+510,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+833,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+834,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+835,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+836,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+837,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+838,"ysyxSoCFull asic chipMaster chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+839,"ysyxSoCFull asic chipMaster chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+840,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+841,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+842,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_beats1", false,-1, 3,0);
        tracep->declBus(c+843,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_counter", false,-1, 3,0);
        tracep->declBus(c+844,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_counter1", false,-1, 3,0);
        tracep->declBit(c+845,"ysyxSoCFull asic chipMaster chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+846,"ysyxSoCFull asic chipMaster chiplink sinkD d_last", false,-1);
        tracep->declBit(c+847,"ysyxSoCFull asic chipMaster chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+848,"ysyxSoCFull asic chipMaster chiplink sinkD relack", false,-1);
        tracep->declBus(c+849,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19837,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+850,"ysyxSoCFull asic chipMaster chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+833,"ysyxSoCFull asic chipMaster chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19838,"ysyxSoCFull asic chipMaster chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+851,"ysyxSoCFull asic chipMaster chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+835,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+852,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+853,"ysyxSoCFull asic chipMaster chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sinkD d clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sinkD d reset", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+496,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+832,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+510,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+833,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+834,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+835,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+836,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+837,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+838,"ysyxSoCFull asic chipMaster chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+854+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+855,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+857+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+858,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+859+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+860,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+861+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+862,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+863+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+864,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+865+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+866,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+867+i*1,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+868,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+856,"ysyxSoCFull asic chipMaster chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+869,"ysyxSoCFull asic chipMaster chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+495,"ysyxSoCFull asic chipMaster chiplink sinkD d empty", false,-1);
        tracep->declBit(c+856,"ysyxSoCFull asic chipMaster chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+870,"ysyxSoCFull asic chipMaster chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+15945,"ysyxSoCFull asic chipMaster chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+15946,"ysyxSoCFull asic chipMaster chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+15971,"ysyxSoCFull asic chipMaster chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA reset", false,-1);
        tracep->declBit(c+18217,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18221,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+17172,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+513,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15944,"ysyxSoCFull asic chipMaster chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+871,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+18227,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+872,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+873,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+874,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15972,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+876,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+18228,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+877,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+878,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+879,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15973,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+880,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+18229,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+881,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+882,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+883,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15974,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+884,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+18230,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+885,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+886,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+887,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15975,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+888,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+18231,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+889,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+890,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+891,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15976,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+892,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+18232,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+893,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+894,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+895,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15977,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+896,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+18233,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+897,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+898,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+899,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15978,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+900,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+18234,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+901,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+902,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+903,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15979,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+904,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+18235,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+17180,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+905,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18217,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+906,"ysyxSoCFull asic chipMaster chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+907,"ysyxSoCFull asic chipMaster chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+908,"ysyxSoCFull asic chipMaster chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+909,"ysyxSoCFull asic chipMaster chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+910,"ysyxSoCFull asic chipMaster chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+911,"ysyxSoCFull asic chipMaster chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+912,"ysyxSoCFull asic chipMaster chiplink sourceA enable", false,-1);
        tracep->declBus(c+913,"ysyxSoCFull asic chipMaster chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+914,"ysyxSoCFull asic chipMaster chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+915,"ysyxSoCFull asic chipMaster chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+916,"ysyxSoCFull asic chipMaster chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+917,"ysyxSoCFull asic chipMaster chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+918,"ysyxSoCFull asic chipMaster chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+919,"ysyxSoCFull asic chipMaster chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+920,"ysyxSoCFull asic chipMaster chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+921,"ysyxSoCFull asic chipMaster chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+922,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+923,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+924,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+925,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+926,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+927,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+928,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+929,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+930,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+931,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+932,"ysyxSoCFull asic chipMaster chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+933,"ysyxSoCFull asic chipMaster chiplink sourceA q_last", false,-1);
        tracep->declBit(c+934,"ysyxSoCFull asic chipMaster chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+935,"ysyxSoCFull asic chipMaster chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+936,"ysyxSoCFull asic chipMaster chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+938,"ysyxSoCFull asic chipMaster chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+939,"ysyxSoCFull asic chipMaster chiplink sourceA exists", false,-1);
        tracep->declBit(c+940,"ysyxSoCFull asic chipMaster chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+941,"ysyxSoCFull asic chipMaster chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+942,"ysyxSoCFull asic chipMaster chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+943,"ysyxSoCFull asic chipMaster chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+944,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+946,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+947,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+948,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+949,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+950,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+951,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+952,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+953,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+954,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+955,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+956,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+957,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+958,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+959,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+960,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+961,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+962,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+963,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+964,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+965,"ysyxSoCFull asic chipMaster chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+966,"ysyxSoCFull asic chipMaster chiplink sourceA stall", false,-1);
        tracep->declBit(c+967,"ysyxSoCFull asic chipMaster chiplink sourceA xmit", false,-1);
        tracep->declBus(c+849,"ysyxSoCFull asic chipMaster chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+968,"ysyxSoCFull asic chipMaster chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+871,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+18227,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+872,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+873,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+874,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15972,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+969+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+977,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+872,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+873,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+15980,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+978,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+979,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+980,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+981,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+982,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+983,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+984,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+985,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+986,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+987,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15981,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+15982,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+988,"ysyxSoCFull asic chipMaster chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+876,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+18228,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+877,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+878,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+879,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15973,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+989+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+997,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+877,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+878,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+15983,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+998,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+999,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+1000,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1001,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1002,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+1003,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1004,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1005,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+1006,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+1007,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15984,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+15985,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+1008,"ysyxSoCFull asic chipMaster chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+880,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+18229,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+881,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+882,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+883,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15974,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1009+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1017,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+881,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+882,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+15986,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+1018,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+1019,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+1020,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1021,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1022,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+1023,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1024,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1025,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+1026,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+1027,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15987,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+15988,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+1028,"ysyxSoCFull asic chipMaster chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+884,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+18230,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+885,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+886,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+887,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15975,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1029+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1037,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+885,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+886,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+15989,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+1038,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+1039,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+1040,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1041,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1042,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+1043,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1044,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1045,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+1046,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+1047,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15990,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+15991,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+1048,"ysyxSoCFull asic chipMaster chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+888,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+18231,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+889,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+890,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+891,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15976,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1049+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1057,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+889,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+890,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+15992,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+1058,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+1059,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+1060,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1061,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1062,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+1063,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1064,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1065,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+1066,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+1067,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15993,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+15994,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+1068,"ysyxSoCFull asic chipMaster chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+892,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+18232,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+893,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+894,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+895,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15977,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1069+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1077,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+893,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+894,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+15995,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+1078,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+1079,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+1080,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1081,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1082,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+1083,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1084,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1085,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+1086,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+1087,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15996,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+15997,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+1088,"ysyxSoCFull asic chipMaster chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+896,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+18233,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+897,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+898,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+899,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15978,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1089+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1097,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+897,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+898,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+15998,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+1098,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+1099,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+1100,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1101,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1102,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+1103,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1104,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1105,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+1106,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+1107,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15999,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+16000,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+1108,"ysyxSoCFull asic chipMaster chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+900,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+18234,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+901,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+902,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+903,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15979,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1109+i*1,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+1117,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+901,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+902,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+16001,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+1118,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+1119,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+1120,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1121,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1122,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+1123,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1124,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1125,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+1126,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+1127,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16002,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+16003,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+1128,"ysyxSoCFull asic chipMaster chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+904,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+18235,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+17180,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+905,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+516,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18217,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+17169,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+482,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+483,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+484,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+485,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+486,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+487,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+488,"ysyxSoCFull asic chipMaster chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+1129,"ysyxSoCFull asic chipMaster chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+1130,"ysyxSoCFull asic chipMaster chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+1131,"ysyxSoCFull asic chipMaster chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+1132,"ysyxSoCFull asic chipMaster chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+1133,"ysyxSoCFull asic chipMaster chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB reset", false,-1);
        tracep->declBit(c+517,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+17173,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+518,"ysyxSoCFull asic chipMaster chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+1136,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+1137,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+15426,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+1138,"ysyxSoCFull asic chipMaster chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1139,"ysyxSoCFull asic chipMaster chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+1140,"ysyxSoCFull asic chipMaster chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+1141,"ysyxSoCFull asic chipMaster chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+1142,"ysyxSoCFull asic chipMaster chiplink sourceB enable", false,-1);
        tracep->declBus(c+1143,"ysyxSoCFull asic chipMaster chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+1144,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+1145,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1146,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1147,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1148,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+1149,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+1150,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+1151,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+1152,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+1153,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+1154,"ysyxSoCFull asic chipMaster chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+1155,"ysyxSoCFull asic chipMaster chiplink sourceB q_last", false,-1);
        tracep->declBit(c+1156,"ysyxSoCFull asic chipMaster chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+1157,"ysyxSoCFull asic chipMaster chiplink sourceB xmit", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+1136,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+1137,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+15426,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+1138,"ysyxSoCFull asic chipMaster chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1158,"ysyxSoCFull asic chipMaster chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+1159,"ysyxSoCFull asic chipMaster chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+1160,"ysyxSoCFull asic chipMaster chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC reset", false,-1);
        tracep->declBit(c+489,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+17170,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+490,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+491,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+492,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+493,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+494,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+519,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+17174,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+520,"ysyxSoCFull asic chipMaster chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+515,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+514,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15404,"ysyxSoCFull asic chipMaster chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+1161,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+17181,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+1162,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1163,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+515,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15404,"ysyxSoCFull asic chipMaster chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+1164,"ysyxSoCFull asic chipMaster chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+1165,"ysyxSoCFull asic chipMaster chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+1166,"ysyxSoCFull asic chipMaster chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+1167,"ysyxSoCFull asic chipMaster chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+1168,"ysyxSoCFull asic chipMaster chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+1169,"ysyxSoCFull asic chipMaster chiplink sourceC enable", false,-1);
        tracep->declBus(c+1170,"ysyxSoCFull asic chipMaster chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+1171,"ysyxSoCFull asic chipMaster chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+1172,"ysyxSoCFull asic chipMaster chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+1173,"ysyxSoCFull asic chipMaster chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+1174,"ysyxSoCFull asic chipMaster chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+1175,"ysyxSoCFull asic chipMaster chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+1176,"ysyxSoCFull asic chipMaster chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+1177,"ysyxSoCFull asic chipMaster chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+1178,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+1179,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1180,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1181,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1182,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+1183,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+1184,"ysyxSoCFull asic chipMaster chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+1185,"ysyxSoCFull asic chipMaster chiplink sourceC q_last", false,-1);
        tracep->declBit(c+1186,"ysyxSoCFull asic chipMaster chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+1187,"ysyxSoCFull asic chipMaster chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+1188,"ysyxSoCFull asic chipMaster chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+1190,"ysyxSoCFull asic chipMaster chiplink sourceC exists", false,-1);
        tracep->declBit(c+1191,"ysyxSoCFull asic chipMaster chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+1192,"ysyxSoCFull asic chipMaster chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+1193,"ysyxSoCFull asic chipMaster chiplink sourceC q_release", false,-1);
        tracep->declBit(c+1194,"ysyxSoCFull asic chipMaster chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+1195,"ysyxSoCFull asic chipMaster chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+1196,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+1198,"ysyxSoCFull asic chipMaster chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+1199,"ysyxSoCFull asic chipMaster chiplink sourceC stall", false,-1);
        tracep->declBit(c+1200,"ysyxSoCFull asic chipMaster chiplink sourceC xmit", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+1161,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+17181,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+1162,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1163,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+515,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15404,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+1201+i*1,"ysyxSoCFull asic chipMaster chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+1209,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+875,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+1162,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+1163,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+15427,"ysyxSoCFull asic chipMaster chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+1210,"ysyxSoCFull asic chipMaster chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+1211,"ysyxSoCFull asic chipMaster chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+1212,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+1213,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+1214,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+1215,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+1216,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+1217,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+1218,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+1219,"ysyxSoCFull asic chipMaster chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15428,"ysyxSoCFull asic chipMaster chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+15429,"ysyxSoCFull asic chipMaster chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+1220,"ysyxSoCFull asic chipMaster chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD reset", false,-1);
        tracep->declBit(c+18215,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+17168,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+474,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+475,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+476,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+477,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+478,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+479,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+481,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+18222,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+17175,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+480,"ysyxSoCFull asic chipMaster chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+15946,"ysyxSoCFull asic chipMaster chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+1221,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+18236,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+1222,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1223,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+15946,"ysyxSoCFull asic chipMaster chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+1224,"ysyxSoCFull asic chipMaster chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+1225,"ysyxSoCFull asic chipMaster chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+1226,"ysyxSoCFull asic chipMaster chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+1227,"ysyxSoCFull asic chipMaster chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+1228,"ysyxSoCFull asic chipMaster chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+1229,"ysyxSoCFull asic chipMaster chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+1230,"ysyxSoCFull asic chipMaster chiplink sourceD enable", false,-1);
        tracep->declBus(c+1231,"ysyxSoCFull asic chipMaster chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+1232,"ysyxSoCFull asic chipMaster chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+1233,"ysyxSoCFull asic chipMaster chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+1234,"ysyxSoCFull asic chipMaster chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+1235,"ysyxSoCFull asic chipMaster chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+1236,"ysyxSoCFull asic chipMaster chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+1237,"ysyxSoCFull asic chipMaster chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+1238,"ysyxSoCFull asic chipMaster chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+1239,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+1240,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+1241,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+1242,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+1243,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+1244,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+1245,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+1246,"ysyxSoCFull asic chipMaster chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+1247,"ysyxSoCFull asic chipMaster chiplink sourceD q_last", false,-1);
        tracep->declBit(c+1248,"ysyxSoCFull asic chipMaster chiplink sourceD d_first", false,-1);
        tracep->declBus(c+1249,"ysyxSoCFull asic chipMaster chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+1250,"ysyxSoCFull asic chipMaster chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+1251,"ysyxSoCFull asic chipMaster chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+1252,"ysyxSoCFull asic chipMaster chiplink sourceD stall", false,-1);
        tracep->declBit(c+1253,"ysyxSoCFull asic chipMaster chiplink sourceD xmit", false,-1);
        tracep->declBit(c+1254,"ysyxSoCFull asic chipMaster chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+1221,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+18236,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+1222,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+1223,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+15946,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+1255+i*1,"ysyxSoCFull asic chipMaster chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+1287,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+19870,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+1222,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+1223,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+16004,"ysyxSoCFull asic chipMaster chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+1288,"ysyxSoCFull asic chipMaster chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+1289,"ysyxSoCFull asic chipMaster chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+1291,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+1292,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+1293,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+1294,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+1295,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+1296,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+1297,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+1298,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+1299,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+1300,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+1301,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+1302,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+1303,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+1304,"ysyxSoCFull asic chipMaster chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+16005,"ysyxSoCFull asic chipMaster chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+16006,"ysyxSoCFull asic chipMaster chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+498,"ysyxSoCFull asic chipMaster chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+497,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+17171,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+521,"ysyxSoCFull asic chipMaster chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+1305,"ysyxSoCFull asic chipMaster chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+19833,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull asic chipMaster chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+17600,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+17601,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+17601,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+17601,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19833,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+17601,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+17601,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+17602,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+17603,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+17176,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+17182,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+17183,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+17184,"ysyxSoCFull asic chipMaster chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi42tl clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi42tl reset", false,-1);
        tracep->declBit(c+18136,"ysyxSoCFull asic chipMaster axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+217,"ysyxSoCFull asic chipMaster axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+18137,"ysyxSoCFull asic chipMaster axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+220,"ysyxSoCFull asic chipMaster axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+221,"ysyxSoCFull asic chipMaster axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+223,"ysyxSoCFull asic chipMaster axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+18138,"ysyxSoCFull asic chipMaster axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+18139,"ysyxSoCFull asic chipMaster axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+18141,"ysyxSoCFull asic chipMaster axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+18142,"ysyxSoCFull asic chipMaster axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+225,"ysyxSoCFull asic chipMaster axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+227,"ysyxSoCFull asic chipMaster axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+18130,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+207,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+208,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+209,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+210,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+211,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+212,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+213,"ysyxSoCFull asic chipMaster axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18131,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+18132,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+18110,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18112,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18113,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18115,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+18133,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18135,"ysyxSoCFull asic chipMaster axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi42tl deq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi42tl deq_reset", false,-1);
        tracep->declBit(c+1306,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+18237,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+18238,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+18133,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18239,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+18240,"ysyxSoCFull asic chipMaster axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+1307,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18241,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+18238,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+18242,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+18243,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+18244,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+18141,"ysyxSoCFull asic chipMaster axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+1308,"ysyxSoCFull asic chipMaster axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+1309,"ysyxSoCFull asic chipMaster axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+1310,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+1311,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+1312,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+1313,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+1314,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+1315,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+1316,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+1317,"ysyxSoCFull asic chipMaster axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+1318,"ysyxSoCFull asic chipMaster axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+1319,"ysyxSoCFull asic chipMaster axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+1320,"ysyxSoCFull asic chipMaster axi42tl r_ok", false,-1);
        tracep->declBus(c+1321,"ysyxSoCFull asic chipMaster axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+1322,"ysyxSoCFull asic chipMaster axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+1323,"ysyxSoCFull asic chipMaster axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+1324,"ysyxSoCFull asic chipMaster axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+1325,"ysyxSoCFull asic chipMaster axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+1326,"ysyxSoCFull asic chipMaster axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+1327,"ysyxSoCFull asic chipMaster axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+1328,"ysyxSoCFull asic chipMaster axi42tl a_mask_size", false,-1);
        tracep->declBit(c+1329,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+1330,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+1331,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+1332,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+1333,"ysyxSoCFull asic chipMaster axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+1334,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+1335,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+1336,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+1337,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+1338,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+1339,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+1340,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+1341,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+1342,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+1343,"ysyxSoCFull asic chipMaster axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+1344,"ysyxSoCFull asic chipMaster axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+1345,"ysyxSoCFull asic chipMaster axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+1346,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+1347,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+1348,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+1349,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+1350,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+1351,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+1352,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+1353,"ysyxSoCFull asic chipMaster axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+1354,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+1355,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+1356,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+1357,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+1358,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+1359,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+1360,"ysyxSoCFull asic chipMaster axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+1361,"ysyxSoCFull asic chipMaster axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+1362,"ysyxSoCFull asic chipMaster axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+1363,"ysyxSoCFull asic chipMaster axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+1364,"ysyxSoCFull asic chipMaster axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+1365,"ysyxSoCFull asic chipMaster axi42tl idle", false,-1);
        tracep->declBit(c+1366,"ysyxSoCFull asic chipMaster axi42tl w_out_valid", false,-1);
        tracep->declBus(c+1367,"ysyxSoCFull asic chipMaster axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+1368,"ysyxSoCFull asic chipMaster axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+1369,"ysyxSoCFull asic chipMaster axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+1370,"ysyxSoCFull asic chipMaster axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+1371,"ysyxSoCFull asic chipMaster axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+1372,"ysyxSoCFull asic chipMaster axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+1373,"ysyxSoCFull asic chipMaster axi42tl readys_0", false,-1);
        tracep->declBit(c+1374,"ysyxSoCFull asic chipMaster axi42tl state_0", false,-1);
        tracep->declBit(c+1375,"ysyxSoCFull asic chipMaster axi42tl allowed_0", false,-1);
        tracep->declBit(c+16008,"ysyxSoCFull asic chipMaster axi42tl out_ready", false,-1);
        tracep->declBus(c+1376,"ysyxSoCFull asic chipMaster axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+1377,"ysyxSoCFull asic chipMaster axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+1378,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+1379,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+1380,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+1381,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+1382,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+1383,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+1384,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+1385,"ysyxSoCFull asic chipMaster axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+1386,"ysyxSoCFull asic chipMaster axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+1387,"ysyxSoCFull asic chipMaster axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+1388,"ysyxSoCFull asic chipMaster axi42tl w_ok", false,-1);
        tracep->declBus(c+1389,"ysyxSoCFull asic chipMaster axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+1390,"ysyxSoCFull asic chipMaster axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+1391,"ysyxSoCFull asic chipMaster axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+1392,"ysyxSoCFull asic chipMaster axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+1393,"ysyxSoCFull asic chipMaster axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+1394,"ysyxSoCFull asic chipMaster axi42tl readys_1", false,-1);
        tracep->declBit(c+1395,"ysyxSoCFull asic chipMaster axi42tl state_1", false,-1);
        tracep->declBit(c+1396,"ysyxSoCFull asic chipMaster axi42tl allowed_1", false,-1);
        tracep->declBit(c+18245,"ysyxSoCFull asic chipMaster axi42tl out_1_ready", false,-1);
        tracep->declBit(c+16009,"ysyxSoCFull asic chipMaster axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+1397,"ysyxSoCFull asic chipMaster axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+18246,"ysyxSoCFull asic chipMaster axi42tl latch", false,-1);
        tracep->declBit(c+1398,"ysyxSoCFull asic chipMaster axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+1399,"ysyxSoCFull asic chipMaster axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+1400,"ysyxSoCFull asic chipMaster axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+1401,"ysyxSoCFull asic chipMaster axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+1402,"ysyxSoCFull asic chipMaster axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+1403,"ysyxSoCFull asic chipMaster axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+1404,"ysyxSoCFull asic chipMaster axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+18247,"ysyxSoCFull asic chipMaster axi42tl d_hasData", false,-1);
        tracep->declBit(c+1306,"ysyxSoCFull asic chipMaster axi42tl ok_rready", false,-1);
        tracep->declBit(c+1307,"ysyxSoCFull asic chipMaster axi42tl ok_bready", false,-1);
        tracep->declBit(c+16010,"ysyxSoCFull asic chipMaster axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+18248,"ysyxSoCFull asic chipMaster axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+18249,"ysyxSoCFull asic chipMaster axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+1405,"ysyxSoCFull asic chipMaster axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+1406,"ysyxSoCFull asic chipMaster axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+1407,"ysyxSoCFull asic chipMaster axi42tl d_last_first", false,-1);
        tracep->declBus(c+1408,"ysyxSoCFull asic chipMaster axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+1409,"ysyxSoCFull asic chipMaster axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi42tl q_bid", false,-1);
        tracep->declBit(c+18250,"ysyxSoCFull asic chipMaster axi42tl b_allow", false,-1);
        tracep->declBus(c+18251,"ysyxSoCFull asic chipMaster axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+18244,"ysyxSoCFull asic chipMaster axi42tl q_bvalid", false,-1);
        tracep->declBit(c+18252,"ysyxSoCFull asic chipMaster axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi42tl deq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi42tl deq reset", false,-1);
        tracep->declBit(c+1306,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+18237,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+18238,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+18133,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18239,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+18240,"ysyxSoCFull asic chipMaster axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1410+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+1411,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18238,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16011,"ysyxSoCFull asic chipMaster axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+1412+i*2,"ysyxSoCFull asic chipMaster axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+1414,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18133,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16011,"ysyxSoCFull asic chipMaster axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1416+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+1417,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18239,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+16011,"ysyxSoCFull asic chipMaster axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1418+i*1,"ysyxSoCFull asic chipMaster axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+1419,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18240,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16011,"ysyxSoCFull asic chipMaster axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+1420,"ysyxSoCFull asic chipMaster axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+1306,"ysyxSoCFull asic chipMaster axi42tl deq empty", false,-1);
        tracep->declBit(c+16011,"ysyxSoCFull asic chipMaster axi42tl deq do_enq", false,-1);
        tracep->declBit(c+16012,"ysyxSoCFull asic chipMaster axi42tl deq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+1307,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+18241,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+18238,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+18242,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+18243,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+18244,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+18141,"ysyxSoCFull asic chipMaster axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1421+i*1,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+1422,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18238,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16013,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1423+i*1,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+1424,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18242,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+16013,"ysyxSoCFull asic chipMaster axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+1425,"ysyxSoCFull asic chipMaster axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+1307,"ysyxSoCFull asic chipMaster axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+16013,"ysyxSoCFull asic chipMaster axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+16014,"ysyxSoCFull asic chipMaster axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank reset", false,-1);
        tracep->declBit(c+18145,"ysyxSoCFull asic chipMaster axi4yank auto_in_awready", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4yank auto_in_awvalid", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi4yank auto_in_awid", false,-1);
        tracep->declBus(c+217,"ysyxSoCFull asic chipMaster axi4yank auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4yank auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4yank auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+18137,"ysyxSoCFull asic chipMaster axi4yank auto_in_wready", false,-1);
        tracep->declBit(c+220,"ysyxSoCFull asic chipMaster axi4yank auto_in_wvalid", false,-1);
        tracep->declQuad(c+221,"ysyxSoCFull asic chipMaster axi4yank auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+223,"ysyxSoCFull asic chipMaster axi4yank auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4yank auto_in_wlast", false,-1);
        tracep->declBit(c+18138,"ysyxSoCFull asic chipMaster axi4yank auto_in_bready", false,-1);
        tracep->declBit(c+18139,"ysyxSoCFull asic chipMaster axi4yank auto_in_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi4yank auto_in_bid", false,-1);
        tracep->declBus(c+18141,"ysyxSoCFull asic chipMaster axi4yank auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15889,"ysyxSoCFull asic chipMaster axi4yank auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18146,"ysyxSoCFull asic chipMaster axi4yank auto_in_becho_real_last", false,-1);
        tracep->declBit(c+18147,"ysyxSoCFull asic chipMaster axi4yank auto_in_arready", false,-1);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4yank auto_in_arvalid", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank auto_in_arid", false,-1);
        tracep->declBus(c+227,"ysyxSoCFull asic chipMaster axi4yank auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4yank auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+235,"ysyxSoCFull asic chipMaster axi4yank auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4yank auto_in_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4yank auto_in_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi4yank auto_in_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4yank auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4yank auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15890,"ysyxSoCFull asic chipMaster axi4yank auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15891,"ysyxSoCFull asic chipMaster axi4yank auto_in_recho_real_last", false,-1);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster axi4yank auto_in_rlast", false,-1);
        tracep->declBit(c+18136,"ysyxSoCFull asic chipMaster axi4yank auto_out_awready", false,-1);
        tracep->declBit(c+215,"ysyxSoCFull asic chipMaster axi4yank auto_out_awvalid", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi4yank auto_out_awid", false,-1);
        tracep->declBus(c+217,"ysyxSoCFull asic chipMaster axi4yank auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4yank auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4yank auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+18137,"ysyxSoCFull asic chipMaster axi4yank auto_out_wready", false,-1);
        tracep->declBit(c+220,"ysyxSoCFull asic chipMaster axi4yank auto_out_wvalid", false,-1);
        tracep->declQuad(c+221,"ysyxSoCFull asic chipMaster axi4yank auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+223,"ysyxSoCFull asic chipMaster axi4yank auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4yank auto_out_wlast", false,-1);
        tracep->declBit(c+18138,"ysyxSoCFull asic chipMaster axi4yank auto_out_bready", false,-1);
        tracep->declBit(c+18139,"ysyxSoCFull asic chipMaster axi4yank auto_out_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi4yank auto_out_bid", false,-1);
        tracep->declBus(c+18141,"ysyxSoCFull asic chipMaster axi4yank auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+18142,"ysyxSoCFull asic chipMaster axi4yank auto_out_arready", false,-1);
        tracep->declBit(c+225,"ysyxSoCFull asic chipMaster axi4yank auto_out_arvalid", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4yank auto_out_arid", false,-1);
        tracep->declBus(c+227,"ysyxSoCFull asic chipMaster axi4yank auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4yank auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4yank auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4yank auto_out_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4yank auto_out_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi4yank auto_out_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4yank auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4yank auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster axi4yank auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_reset", false,-1);
        tracep->declBit(c+1426,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+18253,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+235,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18254,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+18255,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+1427,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1428,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+1429,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+18256,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+235,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18257,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+18258,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+1430,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1431,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+1432,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+18259,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18260,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+18261,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+1433,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1434,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+1435,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+18262,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18263,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+1436,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1437,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+1438,"ysyxSoCFull asic chipMaster axi4yank arsel_0", false,-1);
        tracep->declBit(c+1439,"ysyxSoCFull asic chipMaster axi4yank arsel_1", false,-1);
        tracep->declBit(c+18265,"ysyxSoCFull asic chipMaster axi4yank rsel_0", false,-1);
        tracep->declBit(c+18266,"ysyxSoCFull asic chipMaster axi4yank rsel_1", false,-1);
        tracep->declBit(c+1440,"ysyxSoCFull asic chipMaster axi4yank awsel_0", false,-1);
        tracep->declBit(c+1441,"ysyxSoCFull asic chipMaster axi4yank awsel_1", false,-1);
        tracep->declBit(c+18267,"ysyxSoCFull asic chipMaster axi4yank bsel_0", false,-1);
        tracep->declBit(c+18268,"ysyxSoCFull asic chipMaster axi4yank bsel_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility reset", false,-1);
        tracep->declBit(c+1426,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+18253,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+235,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18254,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+18255,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+1427,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1428,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1442+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1446,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1447,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1448,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16015,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1449+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+1453,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1447,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+235,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1448,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16015,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1448,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1447,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1454,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+1455,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+1456,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility empty", false,-1);
        tracep->declBit(c+1457,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility full", false,-1);
        tracep->declBit(c+18269,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+18270,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+1429,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+18256,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+235,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18257,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+18258,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+1430,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1431,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1458+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1462,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1463,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1464,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16016,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1465+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1469,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1463,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+235,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1464,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16016,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1464,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1463,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1470,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+1471,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+1472,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+1473,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+18271,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+18272,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+1432,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+18259,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18260,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+18261,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+1433,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1434,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1474+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1478,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1479,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1480,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16017,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1481+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1485,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1479,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1480,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16017,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1480,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1479,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1486,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+1487,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+1488,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+1489,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+18273,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+18274,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+1435,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+18262,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+18263,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+18264,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+1436,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+1437,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+1490+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1494,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1495,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+1496,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16018,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+1497+i*1,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+1501,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+1495,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+1496,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16018,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+1496,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+1495,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+1502,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+1503,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+1504,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+1505,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+18275,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+18276,"ysyxSoCFull asic chipMaster axi4yank QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4frag clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4frag reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+236,"ysyxSoCFull asic chipMaster axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic chipMaster axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+237,"ysyxSoCFull asic chipMaster axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic chipMaster axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic chipMaster axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic chipMaster axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic chipMaster axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic chipMaster axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+15875,"ysyxSoCFull asic chipMaster axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+15889,"ysyxSoCFull asic chipMaster axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic chipMaster axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+15890,"ysyxSoCFull asic chipMaster axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18089,"ysyxSoCFull asic chipMaster axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+18145,"ysyxSoCFull asic chipMaster axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+230,"ysyxSoCFull asic chipMaster axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+217,"ysyxSoCFull asic chipMaster axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+218,"ysyxSoCFull asic chipMaster axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+232,"ysyxSoCFull asic chipMaster axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+18137,"ysyxSoCFull asic chipMaster axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+220,"ysyxSoCFull asic chipMaster axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+221,"ysyxSoCFull asic chipMaster axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+223,"ysyxSoCFull asic chipMaster axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+18138,"ysyxSoCFull asic chipMaster axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+18139,"ysyxSoCFull asic chipMaster axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+18141,"ysyxSoCFull asic chipMaster axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15889,"ysyxSoCFull asic chipMaster axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18146,"ysyxSoCFull asic chipMaster axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+18147,"ysyxSoCFull asic chipMaster axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+227,"ysyxSoCFull asic chipMaster axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+228,"ysyxSoCFull asic chipMaster axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+235,"ysyxSoCFull asic chipMaster axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15890,"ysyxSoCFull asic chipMaster axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+15891,"ysyxSoCFull asic chipMaster axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+18144,"ysyxSoCFull asic chipMaster axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4frag deq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4frag deq_reset", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+1506,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1507,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1508,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+236,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+237,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+1509,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+1510,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1511,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1512,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+1513,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+221,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+223,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+1514,"ysyxSoCFull asic chipMaster axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+1515,"ysyxSoCFull asic chipMaster axi4frag busy", false,-1);
        tracep->declBus(c+1516,"ysyxSoCFull asic chipMaster axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+1517,"ysyxSoCFull asic chipMaster axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+1507,"ysyxSoCFull asic chipMaster axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+1518,"ysyxSoCFull asic chipMaster axi4frag len", false,-1, 7,0);
        tracep->declBus(c+1506,"ysyxSoCFull asic chipMaster axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1519,"ysyxSoCFull asic chipMaster axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+1520,"ysyxSoCFull asic chipMaster axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+1521,"ysyxSoCFull asic chipMaster axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+1522,"ysyxSoCFull asic chipMaster axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+1523,"ysyxSoCFull asic chipMaster axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+1524,"ysyxSoCFull asic chipMaster axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+1525,"ysyxSoCFull asic chipMaster axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+1508,"ysyxSoCFull asic chipMaster axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+1526,"ysyxSoCFull asic chipMaster axi4frag fixed", false,-1);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+1527,"ysyxSoCFull asic chipMaster axi4frag narrow", false,-1);
        tracep->declBit(c+1528,"ysyxSoCFull asic chipMaster axi4frag bad", false,-1);
        tracep->declBus(c+1529,"ysyxSoCFull asic chipMaster axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+1530,"ysyxSoCFull asic chipMaster axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+1531,"ysyxSoCFull asic chipMaster axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+1532,"ysyxSoCFull asic chipMaster axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+1533,"ysyxSoCFull asic chipMaster axi4frag ar_last", false,-1);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4frag irr_valid", false,-1);
        tracep->declBit(c+1534,"ysyxSoCFull asic chipMaster axi4frag busy_1", false,-1);
        tracep->declBus(c+1535,"ysyxSoCFull asic chipMaster axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+1536,"ysyxSoCFull asic chipMaster axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+1511,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+1537,"ysyxSoCFull asic chipMaster axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+1510,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1538,"ysyxSoCFull asic chipMaster axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+1539,"ysyxSoCFull asic chipMaster axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+1540,"ysyxSoCFull asic chipMaster axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+1541,"ysyxSoCFull asic chipMaster axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+1542,"ysyxSoCFull asic chipMaster axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+1543,"ysyxSoCFull asic chipMaster axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+1544,"ysyxSoCFull asic chipMaster axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+1512,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+1545,"ysyxSoCFull asic chipMaster axi4frag fixed_1", false,-1);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+1546,"ysyxSoCFull asic chipMaster axi4frag narrow_1", false,-1);
        tracep->declBit(c+1547,"ysyxSoCFull asic chipMaster axi4frag bad_1", false,-1);
        tracep->declBus(c+1548,"ysyxSoCFull asic chipMaster axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+1549,"ysyxSoCFull asic chipMaster axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+1550,"ysyxSoCFull asic chipMaster axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+1551,"ysyxSoCFull asic chipMaster axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+1552,"ysyxSoCFull asic chipMaster axi4frag aw_last", false,-1);
        tracep->declBus(c+1553,"ysyxSoCFull asic chipMaster axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+1554,"ysyxSoCFull asic chipMaster axi4frag w_idle", false,-1);
        tracep->declBit(c+1555,"ysyxSoCFull asic chipMaster axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+18280,"ysyxSoCFull asic chipMaster axi4frag in_awready", false,-1);
        tracep->declBit(c+1509,"ysyxSoCFull asic chipMaster axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+1556,"ysyxSoCFull asic chipMaster axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+1557,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+1558,"ysyxSoCFull asic chipMaster axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+224,"ysyxSoCFull asic chipMaster axi4frag w_last", false,-1);
        tracep->declBit(c+1513,"ysyxSoCFull asic chipMaster axi4frag in_wvalid", false,-1);
        tracep->declBit(c+1559,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+1514,"ysyxSoCFull asic chipMaster axi4frag in_wlast", false,-1);
        tracep->declBit(c+18281,"ysyxSoCFull asic chipMaster axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+1560,"ysyxSoCFull asic chipMaster axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+1561,"ysyxSoCFull asic chipMaster axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4frag deq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4frag deq reset", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+18277,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+233,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+226,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+1506,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1507,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+229,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1508,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+234,"ysyxSoCFull asic chipMaster axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1562+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+1563,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull asic chipMaster axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1564+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+1565,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull asic chipMaster axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1566+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+1567,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull asic chipMaster axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1568+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1569,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull asic chipMaster axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1570+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+1571,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull asic chipMaster axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1572+i*1,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1573,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull asic chipMaster axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+1574,"ysyxSoCFull asic chipMaster axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4frag deq empty", false,-1);
        tracep->declBit(c+16019,"ysyxSoCFull asic chipMaster axi4frag deq do_enq", false,-1);
        tracep->declBit(c+16020,"ysyxSoCFull asic chipMaster axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+236,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+237,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+18278,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+1509,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+216,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+1510,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+1511,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+219,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1512,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+231,"ysyxSoCFull asic chipMaster axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1575+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+1576,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+236,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1577+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+1578,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1579+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+1580,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1581+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1582,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1583+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+1584,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+98,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1585+i*1,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+1586,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+237,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull asic chipMaster axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+1587,"ysyxSoCFull asic chipMaster axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+16021,"ysyxSoCFull asic chipMaster axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+16022,"ysyxSoCFull asic chipMaster axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+18279,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+1513,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+221,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+223,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+1514,"ysyxSoCFull asic chipMaster axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+1588+i*2,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+1590,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16023,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1592+i*1,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+1593,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+103,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16023,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+1594+i*1,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+1595,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16023,"ysyxSoCFull asic chipMaster axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+1596,"ysyxSoCFull asic chipMaster axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+16023,"ysyxSoCFull asic chipMaster axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+16024,"ysyxSoCFull asic chipMaster axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index auto_in_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic chipMaster axi4index auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic chipMaster axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index auto_in_wready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic chipMaster axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic chipMaster axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic chipMaster axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic chipMaster axi4index auto_in_bready", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic chipMaster axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+15874,"ysyxSoCFull asic chipMaster axi4index auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15875,"ysyxSoCFull asic chipMaster axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index auto_in_arready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic chipMaster axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic chipMaster axi4index auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4index auto_in_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+15876,"ysyxSoCFull asic chipMaster axi4index auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+18089,"ysyxSoCFull asic chipMaster axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+92,"ysyxSoCFull asic chipMaster axi4index auto_out_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic chipMaster axi4index auto_out_awvalid", false,-1);
        tracep->declBit(c+236,"ysyxSoCFull asic chipMaster axi4index auto_out_awid", false,-1);
        tracep->declBus(c+95,"ysyxSoCFull asic chipMaster axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic chipMaster axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic chipMaster axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic chipMaster axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+237,"ysyxSoCFull asic chipMaster axi4index auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+99,"ysyxSoCFull asic chipMaster axi4index auto_out_wready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic chipMaster axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic chipMaster axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic chipMaster axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic chipMaster axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic chipMaster axi4index auto_out_bready", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic chipMaster axi4index auto_out_bvalid", false,-1);
        tracep->declBit(c+18140,"ysyxSoCFull asic chipMaster axi4index auto_out_bid", false,-1);
        tracep->declBus(c+15875,"ysyxSoCFull asic chipMaster axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+15889,"ysyxSoCFull asic chipMaster axi4index auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+105,"ysyxSoCFull asic chipMaster axi4index auto_out_arready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic chipMaster axi4index auto_out_arvalid", false,-1);
        tracep->declBit(c+238,"ysyxSoCFull asic chipMaster axi4index auto_out_arid", false,-1);
        tracep->declBus(c+108,"ysyxSoCFull asic chipMaster axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic chipMaster axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic chipMaster axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic chipMaster axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+239,"ysyxSoCFull asic chipMaster axi4index auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic chipMaster axi4index auto_out_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic chipMaster axi4index auto_out_rvalid", false,-1);
        tracep->declBit(c+18143,"ysyxSoCFull asic chipMaster axi4index auto_out_rid", false,-1);
        tracep->declQuad(c+15877,"ysyxSoCFull asic chipMaster axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic chipMaster axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+15890,"ysyxSoCFull asic chipMaster axi4index auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18089,"ysyxSoCFull asic chipMaster axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+15892,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18152,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+15896,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+15897,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+15899,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15900,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_wlast", false,-1);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+249,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+15901,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18152,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+250,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+15892,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18148,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18151,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+15896,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+15897,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+15899,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+15900,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_wlast", false,-1);
        tracep->declBit(c+241,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+242,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+243,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+244,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+15901,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18148,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+15893,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+15894,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+15895,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+240,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18149,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18150,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18151,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+245,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+246,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+247,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+248,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster err clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster err reset", false,-1);
        tracep->declBit(c+251,"ysyxSoCFull asic chipMaster err auto_in_a_ready", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster err auto_in_a_valid", false,-1);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15904,"ysyxSoCFull asic chipMaster err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18156,"ysyxSoCFull asic chipMaster err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18157,"ysyxSoCFull asic chipMaster err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18158,"ysyxSoCFull asic chipMaster err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster err auto_in_c_ready", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull asic chipMaster err auto_in_c_valid", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster err auto_in_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster err auto_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+261,"ysyxSoCFull asic chipMaster err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster err auto_in_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster err monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster err monitor_reset", false,-1);
        tracep->declBit(c+251,"ysyxSoCFull asic chipMaster err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15904,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18156,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18157,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18158,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull asic chipMaster err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1597,"ysyxSoCFull asic chipMaster err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1598,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1599,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1600,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1601,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1602,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1603,"ysyxSoCFull asic chipMaster err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster err a_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster err a_reset", false,-1);
        tracep->declBit(c+251,"ysyxSoCFull asic chipMaster err a_io_enq_ready", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster err a_io_enq_valid", false,-1);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18156,"ysyxSoCFull asic chipMaster err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1604,"ysyxSoCFull asic chipMaster err a_io_deq_ready", false,-1);
        tracep->declBit(c+1605,"ysyxSoCFull asic chipMaster err a_io_deq_valid", false,-1);
        tracep->declBus(c+1606,"ysyxSoCFull asic chipMaster err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1607,"ysyxSoCFull asic chipMaster err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1608,"ysyxSoCFull asic chipMaster err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster err c_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster err c_reset", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster err c_io_enq_ready", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull asic chipMaster err c_io_enq_valid", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1609,"ysyxSoCFull asic chipMaster err c_io_deq_ready", false,-1);
        tracep->declBit(c+1610,"ysyxSoCFull asic chipMaster err c_io_deq_valid", false,-1);
        tracep->declBus(c+1611,"ysyxSoCFull asic chipMaster err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1612,"ysyxSoCFull asic chipMaster err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1613,"ysyxSoCFull asic chipMaster err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1614,"ysyxSoCFull asic chipMaster err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1615,"ysyxSoCFull asic chipMaster err idle", false,-1);
        tracep->declBus(c+1616,"ysyxSoCFull asic chipMaster err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1617,"ysyxSoCFull asic chipMaster err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+1618,"ysyxSoCFull asic chipMaster err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+1619,"ysyxSoCFull asic chipMaster err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+1620,"ysyxSoCFull asic chipMaster err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+1621,"ysyxSoCFull asic chipMaster err a_last_first", false,-1);
        tracep->declBit(c+1622,"ysyxSoCFull asic chipMaster err a_last", false,-1);
        tracep->declBus(c+1623,"ysyxSoCFull asic chipMaster err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+1624,"ysyxSoCFull asic chipMaster err idle_1", false,-1);
        tracep->declBit(c+1625,"ysyxSoCFull asic chipMaster err da_valid", false,-1);
        tracep->declBus(c+1626,"ysyxSoCFull asic chipMaster err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+1627,"ysyxSoCFull asic chipMaster err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+1628,"ysyxSoCFull asic chipMaster err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1629,"ysyxSoCFull asic chipMaster err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+1630,"ysyxSoCFull asic chipMaster err c_last", false,-1);
        tracep->declBit(c+1631,"ysyxSoCFull asic chipMaster err dc_valid", false,-1);
        tracep->declBit(c+1632,"ysyxSoCFull asic chipMaster err readys_1", false,-1);
        tracep->declBit(c+1633,"ysyxSoCFull asic chipMaster err state_1", false,-1);
        tracep->declBit(c+1634,"ysyxSoCFull asic chipMaster err allowed_1", false,-1);
        tracep->declBit(c+1635,"ysyxSoCFull asic chipMaster err out_1_ready", false,-1);
        tracep->declBus(c+1607,"ysyxSoCFull asic chipMaster err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+1616,"ysyxSoCFull asic chipMaster err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+1636,"ysyxSoCFull asic chipMaster err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1637,"ysyxSoCFull asic chipMaster err beats1_opdata", false,-1);
        tracep->declBus(c+1638,"ysyxSoCFull asic chipMaster err beats1", false,-1, 3,0);
        tracep->declBus(c+1639,"ysyxSoCFull asic chipMaster err counter", false,-1, 3,0);
        tracep->declBus(c+1640,"ysyxSoCFull asic chipMaster err counter1", false,-1, 3,0);
        tracep->declBit(c+1641,"ysyxSoCFull asic chipMaster err da_first", false,-1);
        tracep->declBit(c+1642,"ysyxSoCFull asic chipMaster err da_last", false,-1);
        tracep->declBus(c+1643,"ysyxSoCFull asic chipMaster err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+1644,"ysyxSoCFull asic chipMaster err c_last_first", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster err readys_0", false,-1);
        tracep->declBit(c+1645,"ysyxSoCFull asic chipMaster err state_0", false,-1);
        tracep->declBit(c+1646,"ysyxSoCFull asic chipMaster err allowed_0", false,-1);
        tracep->declBit(c+1647,"ysyxSoCFull asic chipMaster err out_ready", false,-1);
        tracep->declBus(c+1613,"ysyxSoCFull asic chipMaster err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+1648,"ysyxSoCFull asic chipMaster err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+1649,"ysyxSoCFull asic chipMaster err latch", false,-1);
        tracep->declBit(c+1631,"ysyxSoCFull asic chipMaster err earlyWinner_0", false,-1);
        tracep->declBit(c+1650,"ysyxSoCFull asic chipMaster err earlyWinner_1", false,-1);
        tracep->declBit(c+1651,"ysyxSoCFull asic chipMaster err muxStateEarly_0", false,-1);
        tracep->declBit(c+1652,"ysyxSoCFull asic chipMaster err muxStateEarly_1", false,-1);
        tracep->declBit(c+1653,"ysyxSoCFull asic chipMaster err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+1614,"ysyxSoCFull asic chipMaster err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+1608,"ysyxSoCFull asic chipMaster err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster err monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster err monitor reset", false,-1);
        tracep->declBit(c+251,"ysyxSoCFull asic chipMaster err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15904,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18156,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18157,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18158,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull asic chipMaster err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1597,"ysyxSoCFull asic chipMaster err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1598,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1599,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+1600,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+1601,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1602,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1603,"ysyxSoCFull asic chipMaster err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18282,"ysyxSoCFull asic chipMaster err monitor source_ok", false,-1);
        tracep->declBus(c+18283,"ysyxSoCFull asic chipMaster err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18284,"ysyxSoCFull asic chipMaster err monitor is_aligned", false,-1);
        tracep->declBit(c+18285,"ysyxSoCFull asic chipMaster err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+18286,"ysyxSoCFull asic chipMaster err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+18287,"ysyxSoCFull asic chipMaster err monitor mask_size", false,-1);
        tracep->declBit(c+18288,"ysyxSoCFull asic chipMaster err monitor mask_bit", false,-1);
        tracep->declBit(c+18289,"ysyxSoCFull asic chipMaster err monitor mask_nbit", false,-1);
        tracep->declBit(c+18290,"ysyxSoCFull asic chipMaster err monitor mask_acc", false,-1);
        tracep->declBit(c+18291,"ysyxSoCFull asic chipMaster err monitor mask_acc_1", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster err monitor mask_size_1", false,-1);
        tracep->declBit(c+18292,"ysyxSoCFull asic chipMaster err monitor mask_bit_1", false,-1);
        tracep->declBit(c+18293,"ysyxSoCFull asic chipMaster err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18294,"ysyxSoCFull asic chipMaster err monitor mask_eq_2", false,-1);
        tracep->declBit(c+18295,"ysyxSoCFull asic chipMaster err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+18296,"ysyxSoCFull asic chipMaster err monitor mask_eq_3", false,-1);
        tracep->declBit(c+18297,"ysyxSoCFull asic chipMaster err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+18298,"ysyxSoCFull asic chipMaster err monitor mask_eq_4", false,-1);
        tracep->declBit(c+18299,"ysyxSoCFull asic chipMaster err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+18300,"ysyxSoCFull asic chipMaster err monitor mask_eq_5", false,-1);
        tracep->declBit(c+18301,"ysyxSoCFull asic chipMaster err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+18302,"ysyxSoCFull asic chipMaster err monitor mask", false,-1, 3,0);
        tracep->declBit(c+1654,"ysyxSoCFull asic chipMaster err monitor source_ok_1", false,-1);
        tracep->declBit(c+1655,"ysyxSoCFull asic chipMaster err monitor source_ok_2", false,-1);
        tracep->declBus(c+1656,"ysyxSoCFull asic chipMaster err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+1657,"ysyxSoCFull asic chipMaster err monitor is_aligned_2", false,-1);
        tracep->declBus(c+18303,"ysyxSoCFull asic chipMaster err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+18304,"ysyxSoCFull asic chipMaster err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+1658,"ysyxSoCFull asic chipMaster err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+1659,"ysyxSoCFull asic chipMaster err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1660,"ysyxSoCFull asic chipMaster err monitor a_first", false,-1);
        tracep->declBus(c+1661,"ysyxSoCFull asic chipMaster err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+1662,"ysyxSoCFull asic chipMaster err monitor param", false,-1, 2,0);
        tracep->declBus(c+1663,"ysyxSoCFull asic chipMaster err monitor size", false,-1, 2,0);
        tracep->declBus(c+1664,"ysyxSoCFull asic chipMaster err monitor source", false,-1, 6,0);
        tracep->declBus(c+1665,"ysyxSoCFull asic chipMaster err monitor address", false,-1, 12,0);
        tracep->declBus(c+1666,"ysyxSoCFull asic chipMaster err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1667,"ysyxSoCFull asic chipMaster err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+1668,"ysyxSoCFull asic chipMaster err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+1669,"ysyxSoCFull asic chipMaster err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1670,"ysyxSoCFull asic chipMaster err monitor d_first", false,-1);
        tracep->declBus(c+1671,"ysyxSoCFull asic chipMaster err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+1672,"ysyxSoCFull asic chipMaster err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+1673,"ysyxSoCFull asic chipMaster err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+1674,"ysyxSoCFull asic chipMaster err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+1675,"ysyxSoCFull asic chipMaster err monitor denied", false,-1);
        tracep->declBus(c+1676,"ysyxSoCFull asic chipMaster err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+1677,"ysyxSoCFull asic chipMaster err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+1678,"ysyxSoCFull asic chipMaster err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+1679,"ysyxSoCFull asic chipMaster err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+1680,"ysyxSoCFull asic chipMaster err monitor c_first", false,-1);
        tracep->declBus(c+1681,"ysyxSoCFull asic chipMaster err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+1682,"ysyxSoCFull asic chipMaster err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+1683,"ysyxSoCFull asic chipMaster err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+1684,"ysyxSoCFull asic chipMaster err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+1685,"ysyxSoCFull asic chipMaster err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+1686,"ysyxSoCFull asic chipMaster err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+1690,"ysyxSoCFull asic chipMaster err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+1706,"ysyxSoCFull asic chipMaster err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+1722,"ysyxSoCFull asic chipMaster err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1723,"ysyxSoCFull asic chipMaster err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1724,"ysyxSoCFull asic chipMaster err monitor a_first_1", false,-1);
        tracep->declBus(c+1725,"ysyxSoCFull asic chipMaster err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1726,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1727,"ysyxSoCFull asic chipMaster err monitor d_first_1", false,-1);
        tracep->declArray(c+18305,"ysyxSoCFull asic chipMaster err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16025,"ysyxSoCFull asic chipMaster err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16026,"ysyxSoCFull asic chipMaster err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16027,"ysyxSoCFull asic chipMaster err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+1728,"ysyxSoCFull asic chipMaster err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+1732,"ysyxSoCFull asic chipMaster err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16031,"ysyxSoCFull asic chipMaster err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+1736,"ysyxSoCFull asic chipMaster err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+1737,"ysyxSoCFull asic chipMaster err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16032,"ysyxSoCFull asic chipMaster err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+1738,"ysyxSoCFull asic chipMaster err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16048,"ysyxSoCFull asic chipMaster err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1754,"ysyxSoCFull asic chipMaster err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+1755,"ysyxSoCFull asic chipMaster err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+1759,"ysyxSoCFull asic chipMaster err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+1775,"ysyxSoCFull asic chipMaster err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+1776,"ysyxSoCFull asic chipMaster err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+1777,"ysyxSoCFull asic chipMaster err monitor c_first_1", false,-1);
        tracep->declBus(c+1778,"ysyxSoCFull asic chipMaster err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+1779,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+1780,"ysyxSoCFull asic chipMaster err monitor d_first_2", false,-1);
        tracep->declArray(c+15430,"ysyxSoCFull asic chipMaster err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15434,"ysyxSoCFull asic chipMaster err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15435,"ysyxSoCFull asic chipMaster err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+1781,"ysyxSoCFull asic chipMaster err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+1785,"ysyxSoCFull asic chipMaster err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15439,"ysyxSoCFull asic chipMaster err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+1789,"ysyxSoCFull asic chipMaster err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+1790,"ysyxSoCFull asic chipMaster err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15440,"ysyxSoCFull asic chipMaster err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+1806,"ysyxSoCFull asic chipMaster err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+1807,"ysyxSoCFull asic chipMaster err monitor inflight_2", false,-1);
        tracep->declBus(c+1808,"ysyxSoCFull asic chipMaster err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+1809,"ysyxSoCFull asic chipMaster err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+1810,"ysyxSoCFull asic chipMaster err monitor d_first_3", false,-1);
        tracep->declBit(c+1811,"ysyxSoCFull asic chipMaster err monitor d_set", false,-1);
        tracep->declBit(c+17185,"ysyxSoCFull asic chipMaster err monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+8,"ysyxSoCFull asic chipMaster err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+9,"ysyxSoCFull asic chipMaster err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster err a clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster err a reset", false,-1);
        tracep->declBit(c+251,"ysyxSoCFull asic chipMaster err a io_enq_ready", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster err a io_enq_valid", false,-1);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18156,"ysyxSoCFull asic chipMaster err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1604,"ysyxSoCFull asic chipMaster err a io_deq_ready", false,-1);
        tracep->declBit(c+1605,"ysyxSoCFull asic chipMaster err a io_deq_valid", false,-1);
        tracep->declBus(c+1606,"ysyxSoCFull asic chipMaster err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1607,"ysyxSoCFull asic chipMaster err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1608,"ysyxSoCFull asic chipMaster err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1812+i*1,"ysyxSoCFull asic chipMaster err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+1606,"ysyxSoCFull asic chipMaster err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16064,"ysyxSoCFull asic chipMaster err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1813+i*1,"ysyxSoCFull asic chipMaster err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1607,"ysyxSoCFull asic chipMaster err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16064,"ysyxSoCFull asic chipMaster err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1814+i*1,"ysyxSoCFull asic chipMaster err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1608,"ysyxSoCFull asic chipMaster err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18156,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16064,"ysyxSoCFull asic chipMaster err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+1605,"ysyxSoCFull asic chipMaster err a maybe_full", false,-1);
        tracep->declBit(c+251,"ysyxSoCFull asic chipMaster err a empty", false,-1);
        tracep->declBit(c+18309,"ysyxSoCFull asic chipMaster err a do_enq", false,-1);
        tracep->declBit(c+1815,"ysyxSoCFull asic chipMaster err a do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster err c clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster err c reset", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster err c io_enq_ready", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull asic chipMaster err c io_enq_valid", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+1609,"ysyxSoCFull asic chipMaster err c io_deq_ready", false,-1);
        tracep->declBit(c+1610,"ysyxSoCFull asic chipMaster err c io_deq_valid", false,-1);
        tracep->declBus(c+1611,"ysyxSoCFull asic chipMaster err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1612,"ysyxSoCFull asic chipMaster err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+1613,"ysyxSoCFull asic chipMaster err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+1614,"ysyxSoCFull asic chipMaster err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1816+i*1,"ysyxSoCFull asic chipMaster err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+1611,"ysyxSoCFull asic chipMaster err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15456,"ysyxSoCFull asic chipMaster err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1817+i*1,"ysyxSoCFull asic chipMaster err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+1612,"ysyxSoCFull asic chipMaster err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+15456,"ysyxSoCFull asic chipMaster err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1818+i*1,"ysyxSoCFull asic chipMaster err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+1613,"ysyxSoCFull asic chipMaster err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15456,"ysyxSoCFull asic chipMaster err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+1819+i*1,"ysyxSoCFull asic chipMaster err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+1614,"ysyxSoCFull asic chipMaster err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15456,"ysyxSoCFull asic chipMaster err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+1610,"ysyxSoCFull asic chipMaster err c maybe_full", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster err c empty", false,-1);
        tracep->declBit(c+17186,"ysyxSoCFull asic chipMaster err c do_enq", false,-1);
        tracep->declBit(c+1820,"ysyxSoCFull asic chipMaster err c do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster atomics clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster atomics reset", false,-1);
        tracep->declBit(c+18159,"ysyxSoCFull asic chipMaster atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+18160,"ysyxSoCFull asic chipMaster atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18093,"ysyxSoCFull asic chipMaster atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+18094,"ysyxSoCFull asic chipMaster atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18099,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18101,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+145,"ysyxSoCFull asic chipMaster atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+146,"ysyxSoCFull asic chipMaster atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+147,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+151,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+152,"ysyxSoCFull asic chipMaster atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster atomics monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster atomics monitor_reset", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18160,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+1821,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+1822,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1823,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1824,"ysyxSoCFull asic chipMaster atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+1825,"ysyxSoCFull asic chipMaster atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+1826,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+1827,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+1828,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_size", false,-1, 2,0);
        tracep->declBus(c+1829,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+1830,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+1831,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+1832,"ysyxSoCFull asic chipMaster atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBit(c+1834,"ysyxSoCFull asic chipMaster atomics cam_a_0_fifoId", false,-1);
        tracep->declBus(c+1835,"ysyxSoCFull asic chipMaster atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+1836,"ysyxSoCFull asic chipMaster atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+1838,"ysyxSoCFull asic chipMaster atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+1839,"ysyxSoCFull asic chipMaster atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+1840,"ysyxSoCFull asic chipMaster atomics cam_free_0", false,-1);
        tracep->declBit(c+1841,"ysyxSoCFull asic chipMaster atomics cam_amo_0", false,-1);
        tracep->declBit(c+1842,"ysyxSoCFull asic chipMaster atomics cam_abusy_0", false,-1);
        tracep->declBit(c+1843,"ysyxSoCFull asic chipMaster atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+1844,"ysyxSoCFull asic chipMaster atomics a_isLogical", false,-1);
        tracep->declBit(c+1845,"ysyxSoCFull asic chipMaster atomics a_isArithmetic", false,-1);
        tracep->declBit(c+1846,"ysyxSoCFull asic chipMaster atomics a_isSupported", false,-1);
        tracep->declBit(c+1847,"ysyxSoCFull asic chipMaster atomics a_cam_busy", false,-1);
        tracep->declBit(c+1848,"ysyxSoCFull asic chipMaster atomics indexes_hi", false,-1);
        tracep->declBit(c+1849,"ysyxSoCFull asic chipMaster atomics indexes_lo", false,-1);
        tracep->declBus(c+1850,"ysyxSoCFull asic chipMaster atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+1851,"ysyxSoCFull asic chipMaster atomics indexes_hi_1", false,-1);
        tracep->declBit(c+1852,"ysyxSoCFull asic chipMaster atomics indexes_lo_1", false,-1);
        tracep->declBus(c+1853,"ysyxSoCFull asic chipMaster atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+1854,"ysyxSoCFull asic chipMaster atomics indexes_hi_2", false,-1);
        tracep->declBit(c+1855,"ysyxSoCFull asic chipMaster atomics indexes_lo_2", false,-1);
        tracep->declBus(c+1856,"ysyxSoCFull asic chipMaster atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+1857,"ysyxSoCFull asic chipMaster atomics indexes_hi_3", false,-1);
        tracep->declBit(c+1858,"ysyxSoCFull asic chipMaster atomics indexes_lo_3", false,-1);
        tracep->declBus(c+1859,"ysyxSoCFull asic chipMaster atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+1860,"ysyxSoCFull asic chipMaster atomics indexes_hi_4", false,-1);
        tracep->declBit(c+1861,"ysyxSoCFull asic chipMaster atomics indexes_lo_4", false,-1);
        tracep->declBus(c+1862,"ysyxSoCFull asic chipMaster atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+1863,"ysyxSoCFull asic chipMaster atomics indexes_hi_5", false,-1);
        tracep->declBit(c+1864,"ysyxSoCFull asic chipMaster atomics indexes_lo_5", false,-1);
        tracep->declBus(c+1865,"ysyxSoCFull asic chipMaster atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+1866,"ysyxSoCFull asic chipMaster atomics indexes_hi_6", false,-1);
        tracep->declBit(c+1867,"ysyxSoCFull asic chipMaster atomics indexes_lo_6", false,-1);
        tracep->declBus(c+1868,"ysyxSoCFull asic chipMaster atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+1869,"ysyxSoCFull asic chipMaster atomics indexes_hi_7", false,-1);
        tracep->declBit(c+1870,"ysyxSoCFull asic chipMaster atomics indexes_lo_7", false,-1);
        tracep->declBus(c+1871,"ysyxSoCFull asic chipMaster atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+1872,"ysyxSoCFull asic chipMaster atomics indexes_hi_8", false,-1);
        tracep->declBit(c+1873,"ysyxSoCFull asic chipMaster atomics indexes_lo_8", false,-1);
        tracep->declBus(c+1874,"ysyxSoCFull asic chipMaster atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+1875,"ysyxSoCFull asic chipMaster atomics indexes_hi_9", false,-1);
        tracep->declBit(c+1876,"ysyxSoCFull asic chipMaster atomics indexes_lo_9", false,-1);
        tracep->declBus(c+1877,"ysyxSoCFull asic chipMaster atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+1878,"ysyxSoCFull asic chipMaster atomics indexes_hi_10", false,-1);
        tracep->declBit(c+1879,"ysyxSoCFull asic chipMaster atomics indexes_lo_10", false,-1);
        tracep->declBus(c+1880,"ysyxSoCFull asic chipMaster atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+1881,"ysyxSoCFull asic chipMaster atomics indexes_hi_11", false,-1);
        tracep->declBit(c+1882,"ysyxSoCFull asic chipMaster atomics indexes_lo_11", false,-1);
        tracep->declBus(c+1883,"ysyxSoCFull asic chipMaster atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+1884,"ysyxSoCFull asic chipMaster atomics indexes_hi_12", false,-1);
        tracep->declBit(c+1885,"ysyxSoCFull asic chipMaster atomics indexes_lo_12", false,-1);
        tracep->declBus(c+1886,"ysyxSoCFull asic chipMaster atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+1887,"ysyxSoCFull asic chipMaster atomics indexes_hi_13", false,-1);
        tracep->declBit(c+1888,"ysyxSoCFull asic chipMaster atomics indexes_lo_13", false,-1);
        tracep->declBus(c+1889,"ysyxSoCFull asic chipMaster atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+1890,"ysyxSoCFull asic chipMaster atomics indexes_hi_14", false,-1);
        tracep->declBit(c+1891,"ysyxSoCFull asic chipMaster atomics indexes_lo_14", false,-1);
        tracep->declBus(c+1892,"ysyxSoCFull asic chipMaster atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+1893,"ysyxSoCFull asic chipMaster atomics indexes_hi_15", false,-1);
        tracep->declBit(c+1894,"ysyxSoCFull asic chipMaster atomics indexes_lo_15", false,-1);
        tracep->declBus(c+1895,"ysyxSoCFull asic chipMaster atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+1896,"ysyxSoCFull asic chipMaster atomics indexes_hi_16", false,-1);
        tracep->declBit(c+1897,"ysyxSoCFull asic chipMaster atomics indexes_lo_16", false,-1);
        tracep->declBus(c+1898,"ysyxSoCFull asic chipMaster atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+1899,"ysyxSoCFull asic chipMaster atomics indexes_hi_17", false,-1);
        tracep->declBit(c+1900,"ysyxSoCFull asic chipMaster atomics indexes_lo_17", false,-1);
        tracep->declBus(c+1901,"ysyxSoCFull asic chipMaster atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+1902,"ysyxSoCFull asic chipMaster atomics indexes_hi_18", false,-1);
        tracep->declBit(c+1903,"ysyxSoCFull asic chipMaster atomics indexes_lo_18", false,-1);
        tracep->declBus(c+1904,"ysyxSoCFull asic chipMaster atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+1905,"ysyxSoCFull asic chipMaster atomics indexes_hi_19", false,-1);
        tracep->declBit(c+1906,"ysyxSoCFull asic chipMaster atomics indexes_lo_19", false,-1);
        tracep->declBus(c+1907,"ysyxSoCFull asic chipMaster atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+1908,"ysyxSoCFull asic chipMaster atomics indexes_hi_20", false,-1);
        tracep->declBit(c+1909,"ysyxSoCFull asic chipMaster atomics indexes_lo_20", false,-1);
        tracep->declBus(c+1910,"ysyxSoCFull asic chipMaster atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+1911,"ysyxSoCFull asic chipMaster atomics indexes_hi_21", false,-1);
        tracep->declBit(c+1912,"ysyxSoCFull asic chipMaster atomics indexes_lo_21", false,-1);
        tracep->declBus(c+1913,"ysyxSoCFull asic chipMaster atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+1914,"ysyxSoCFull asic chipMaster atomics indexes_hi_22", false,-1);
        tracep->declBit(c+1915,"ysyxSoCFull asic chipMaster atomics indexes_lo_22", false,-1);
        tracep->declBus(c+1916,"ysyxSoCFull asic chipMaster atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+1917,"ysyxSoCFull asic chipMaster atomics indexes_hi_23", false,-1);
        tracep->declBit(c+1918,"ysyxSoCFull asic chipMaster atomics indexes_lo_23", false,-1);
        tracep->declBus(c+1919,"ysyxSoCFull asic chipMaster atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+1920,"ysyxSoCFull asic chipMaster atomics indexes_hi_24", false,-1);
        tracep->declBit(c+1921,"ysyxSoCFull asic chipMaster atomics indexes_lo_24", false,-1);
        tracep->declBus(c+1922,"ysyxSoCFull asic chipMaster atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+1923,"ysyxSoCFull asic chipMaster atomics indexes_hi_25", false,-1);
        tracep->declBit(c+1924,"ysyxSoCFull asic chipMaster atomics indexes_lo_25", false,-1);
        tracep->declBus(c+1925,"ysyxSoCFull asic chipMaster atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+1926,"ysyxSoCFull asic chipMaster atomics indexes_hi_26", false,-1);
        tracep->declBit(c+1927,"ysyxSoCFull asic chipMaster atomics indexes_lo_26", false,-1);
        tracep->declBus(c+1928,"ysyxSoCFull asic chipMaster atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+1929,"ysyxSoCFull asic chipMaster atomics indexes_hi_27", false,-1);
        tracep->declBit(c+1930,"ysyxSoCFull asic chipMaster atomics indexes_lo_27", false,-1);
        tracep->declBus(c+1931,"ysyxSoCFull asic chipMaster atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+1932,"ysyxSoCFull asic chipMaster atomics indexes_hi_28", false,-1);
        tracep->declBit(c+1933,"ysyxSoCFull asic chipMaster atomics indexes_lo_28", false,-1);
        tracep->declBus(c+1934,"ysyxSoCFull asic chipMaster atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+1935,"ysyxSoCFull asic chipMaster atomics indexes_hi_29", false,-1);
        tracep->declBit(c+1936,"ysyxSoCFull asic chipMaster atomics indexes_lo_29", false,-1);
        tracep->declBus(c+1937,"ysyxSoCFull asic chipMaster atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+1938,"ysyxSoCFull asic chipMaster atomics indexes_hi_30", false,-1);
        tracep->declBit(c+1939,"ysyxSoCFull asic chipMaster atomics indexes_lo_30", false,-1);
        tracep->declBus(c+1940,"ysyxSoCFull asic chipMaster atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+1941,"ysyxSoCFull asic chipMaster atomics indexes_hi_31", false,-1);
        tracep->declBit(c+1942,"ysyxSoCFull asic chipMaster atomics indexes_lo_31", false,-1);
        tracep->declBus(c+1943,"ysyxSoCFull asic chipMaster atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+1944,"ysyxSoCFull asic chipMaster atomics indexes_hi_32", false,-1);
        tracep->declBit(c+1945,"ysyxSoCFull asic chipMaster atomics indexes_lo_32", false,-1);
        tracep->declBus(c+1946,"ysyxSoCFull asic chipMaster atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+1947,"ysyxSoCFull asic chipMaster atomics indexes_hi_33", false,-1);
        tracep->declBit(c+1948,"ysyxSoCFull asic chipMaster atomics indexes_lo_33", false,-1);
        tracep->declBus(c+1949,"ysyxSoCFull asic chipMaster atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+1950,"ysyxSoCFull asic chipMaster atomics indexes_hi_34", false,-1);
        tracep->declBit(c+1951,"ysyxSoCFull asic chipMaster atomics indexes_lo_34", false,-1);
        tracep->declBus(c+1952,"ysyxSoCFull asic chipMaster atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+1953,"ysyxSoCFull asic chipMaster atomics indexes_hi_35", false,-1);
        tracep->declBit(c+1954,"ysyxSoCFull asic chipMaster atomics indexes_lo_35", false,-1);
        tracep->declBus(c+1955,"ysyxSoCFull asic chipMaster atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+1956,"ysyxSoCFull asic chipMaster atomics indexes_hi_36", false,-1);
        tracep->declBit(c+1957,"ysyxSoCFull asic chipMaster atomics indexes_lo_36", false,-1);
        tracep->declBus(c+1958,"ysyxSoCFull asic chipMaster atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+1959,"ysyxSoCFull asic chipMaster atomics indexes_hi_37", false,-1);
        tracep->declBit(c+1960,"ysyxSoCFull asic chipMaster atomics indexes_lo_37", false,-1);
        tracep->declBus(c+1961,"ysyxSoCFull asic chipMaster atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+1962,"ysyxSoCFull asic chipMaster atomics indexes_hi_38", false,-1);
        tracep->declBit(c+1963,"ysyxSoCFull asic chipMaster atomics indexes_lo_38", false,-1);
        tracep->declBus(c+1964,"ysyxSoCFull asic chipMaster atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+1965,"ysyxSoCFull asic chipMaster atomics indexes_hi_39", false,-1);
        tracep->declBit(c+1966,"ysyxSoCFull asic chipMaster atomics indexes_lo_39", false,-1);
        tracep->declBus(c+1967,"ysyxSoCFull asic chipMaster atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+1968,"ysyxSoCFull asic chipMaster atomics indexes_hi_40", false,-1);
        tracep->declBit(c+1969,"ysyxSoCFull asic chipMaster atomics indexes_lo_40", false,-1);
        tracep->declBus(c+1970,"ysyxSoCFull asic chipMaster atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+1971,"ysyxSoCFull asic chipMaster atomics indexes_hi_41", false,-1);
        tracep->declBit(c+1972,"ysyxSoCFull asic chipMaster atomics indexes_lo_41", false,-1);
        tracep->declBus(c+1973,"ysyxSoCFull asic chipMaster atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+1974,"ysyxSoCFull asic chipMaster atomics indexes_hi_42", false,-1);
        tracep->declBit(c+1975,"ysyxSoCFull asic chipMaster atomics indexes_lo_42", false,-1);
        tracep->declBus(c+1976,"ysyxSoCFull asic chipMaster atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+1977,"ysyxSoCFull asic chipMaster atomics indexes_hi_43", false,-1);
        tracep->declBit(c+1978,"ysyxSoCFull asic chipMaster atomics indexes_lo_43", false,-1);
        tracep->declBus(c+1979,"ysyxSoCFull asic chipMaster atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+1980,"ysyxSoCFull asic chipMaster atomics indexes_hi_44", false,-1);
        tracep->declBit(c+1981,"ysyxSoCFull asic chipMaster atomics indexes_lo_44", false,-1);
        tracep->declBus(c+1982,"ysyxSoCFull asic chipMaster atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+1983,"ysyxSoCFull asic chipMaster atomics indexes_hi_45", false,-1);
        tracep->declBit(c+1984,"ysyxSoCFull asic chipMaster atomics indexes_lo_45", false,-1);
        tracep->declBus(c+1985,"ysyxSoCFull asic chipMaster atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+1986,"ysyxSoCFull asic chipMaster atomics indexes_hi_46", false,-1);
        tracep->declBit(c+1987,"ysyxSoCFull asic chipMaster atomics indexes_lo_46", false,-1);
        tracep->declBus(c+1988,"ysyxSoCFull asic chipMaster atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+1989,"ysyxSoCFull asic chipMaster atomics indexes_hi_47", false,-1);
        tracep->declBit(c+1990,"ysyxSoCFull asic chipMaster atomics indexes_lo_47", false,-1);
        tracep->declBus(c+1991,"ysyxSoCFull asic chipMaster atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+1992,"ysyxSoCFull asic chipMaster atomics indexes_hi_48", false,-1);
        tracep->declBit(c+1993,"ysyxSoCFull asic chipMaster atomics indexes_lo_48", false,-1);
        tracep->declBus(c+1994,"ysyxSoCFull asic chipMaster atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+1995,"ysyxSoCFull asic chipMaster atomics indexes_hi_49", false,-1);
        tracep->declBit(c+1996,"ysyxSoCFull asic chipMaster atomics indexes_lo_49", false,-1);
        tracep->declBus(c+1997,"ysyxSoCFull asic chipMaster atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+1998,"ysyxSoCFull asic chipMaster atomics indexes_hi_50", false,-1);
        tracep->declBit(c+1999,"ysyxSoCFull asic chipMaster atomics indexes_lo_50", false,-1);
        tracep->declBus(c+2000,"ysyxSoCFull asic chipMaster atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+2001,"ysyxSoCFull asic chipMaster atomics indexes_hi_51", false,-1);
        tracep->declBit(c+2002,"ysyxSoCFull asic chipMaster atomics indexes_lo_51", false,-1);
        tracep->declBus(c+2003,"ysyxSoCFull asic chipMaster atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+2004,"ysyxSoCFull asic chipMaster atomics indexes_hi_52", false,-1);
        tracep->declBit(c+2005,"ysyxSoCFull asic chipMaster atomics indexes_lo_52", false,-1);
        tracep->declBus(c+2006,"ysyxSoCFull asic chipMaster atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+2007,"ysyxSoCFull asic chipMaster atomics indexes_hi_53", false,-1);
        tracep->declBit(c+2008,"ysyxSoCFull asic chipMaster atomics indexes_lo_53", false,-1);
        tracep->declBus(c+2009,"ysyxSoCFull asic chipMaster atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+2010,"ysyxSoCFull asic chipMaster atomics indexes_hi_54", false,-1);
        tracep->declBit(c+2011,"ysyxSoCFull asic chipMaster atomics indexes_lo_54", false,-1);
        tracep->declBus(c+2012,"ysyxSoCFull asic chipMaster atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+2013,"ysyxSoCFull asic chipMaster atomics indexes_hi_55", false,-1);
        tracep->declBit(c+2014,"ysyxSoCFull asic chipMaster atomics indexes_lo_55", false,-1);
        tracep->declBus(c+2015,"ysyxSoCFull asic chipMaster atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+2016,"ysyxSoCFull asic chipMaster atomics indexes_hi_56", false,-1);
        tracep->declBit(c+2017,"ysyxSoCFull asic chipMaster atomics indexes_lo_56", false,-1);
        tracep->declBus(c+2018,"ysyxSoCFull asic chipMaster atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+2019,"ysyxSoCFull asic chipMaster atomics indexes_hi_57", false,-1);
        tracep->declBit(c+2020,"ysyxSoCFull asic chipMaster atomics indexes_lo_57", false,-1);
        tracep->declBus(c+2021,"ysyxSoCFull asic chipMaster atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+2022,"ysyxSoCFull asic chipMaster atomics indexes_hi_58", false,-1);
        tracep->declBit(c+2023,"ysyxSoCFull asic chipMaster atomics indexes_lo_58", false,-1);
        tracep->declBus(c+2024,"ysyxSoCFull asic chipMaster atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+2025,"ysyxSoCFull asic chipMaster atomics indexes_hi_59", false,-1);
        tracep->declBit(c+2026,"ysyxSoCFull asic chipMaster atomics indexes_lo_59", false,-1);
        tracep->declBus(c+2027,"ysyxSoCFull asic chipMaster atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+2028,"ysyxSoCFull asic chipMaster atomics indexes_hi_60", false,-1);
        tracep->declBit(c+2029,"ysyxSoCFull asic chipMaster atomics indexes_lo_60", false,-1);
        tracep->declBus(c+2030,"ysyxSoCFull asic chipMaster atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+2031,"ysyxSoCFull asic chipMaster atomics indexes_hi_61", false,-1);
        tracep->declBit(c+2032,"ysyxSoCFull asic chipMaster atomics indexes_lo_61", false,-1);
        tracep->declBus(c+2033,"ysyxSoCFull asic chipMaster atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+2034,"ysyxSoCFull asic chipMaster atomics indexes_hi_62", false,-1);
        tracep->declBit(c+2035,"ysyxSoCFull asic chipMaster atomics indexes_lo_62", false,-1);
        tracep->declBus(c+2036,"ysyxSoCFull asic chipMaster atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+2037,"ysyxSoCFull asic chipMaster atomics indexes_hi_63", false,-1);
        tracep->declBit(c+2038,"ysyxSoCFull asic chipMaster atomics indexes_lo_63", false,-1);
        tracep->declBus(c+2039,"ysyxSoCFull asic chipMaster atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+2040,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2041,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2042,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2043,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2044,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2045,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2046,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2047,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2048,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2049,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2050,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2051,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2052,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2053,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2054,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2055,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+2056,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2057,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2058,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2059,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2060,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2061,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2062,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2063,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2064,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2065,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2066,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2067,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2068,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2069,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2070,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2071,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+2072,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2073,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2074,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2075,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2076,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2077,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2078,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2079,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2080,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2081,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2082,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2083,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2084,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2085,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2086,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2087,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+2088,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+2089,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+2090,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+2091,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+2092,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+2093,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+2094,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+2095,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+2096,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+2097,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+2098,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+2099,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+2100,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+2101,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+2102,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+2103,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+2104,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2105,"ysyxSoCFull asic chipMaster atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+2106,"ysyxSoCFull asic chipMaster atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2107,"ysyxSoCFull asic chipMaster atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+2108,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2109,"ysyxSoCFull asic chipMaster atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+2110,"ysyxSoCFull asic chipMaster atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2111,"ysyxSoCFull asic chipMaster atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+2112,"ysyxSoCFull asic chipMaster atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+2114,"ysyxSoCFull asic chipMaster atomics unsigned_", false,-1);
        tracep->declBit(c+2115,"ysyxSoCFull asic chipMaster atomics take_max", false,-1);
        tracep->declBit(c+2116,"ysyxSoCFull asic chipMaster atomics adder", false,-1);
        tracep->declBus(c+2117,"ysyxSoCFull asic chipMaster atomics signSel", false,-1, 7,0);
        tracep->declBus(c+2118,"ysyxSoCFull asic chipMaster atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+2119,"ysyxSoCFull asic chipMaster atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+2120,"ysyxSoCFull asic chipMaster atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+2121,"ysyxSoCFull asic chipMaster atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+2122,"ysyxSoCFull asic chipMaster atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2123,"ysyxSoCFull asic chipMaster atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2124,"ysyxSoCFull asic chipMaster atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2125,"ysyxSoCFull asic chipMaster atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+2126,"ysyxSoCFull asic chipMaster atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2127,"ysyxSoCFull asic chipMaster atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2128,"ysyxSoCFull asic chipMaster atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2129,"ysyxSoCFull asic chipMaster atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+2130,"ysyxSoCFull asic chipMaster atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+2132,"ysyxSoCFull asic chipMaster atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2133,"ysyxSoCFull asic chipMaster atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2134,"ysyxSoCFull asic chipMaster atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2135,"ysyxSoCFull asic chipMaster atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+2136,"ysyxSoCFull asic chipMaster atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2137,"ysyxSoCFull asic chipMaster atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2138,"ysyxSoCFull asic chipMaster atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2139,"ysyxSoCFull asic chipMaster atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+2140,"ysyxSoCFull asic chipMaster atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+2142,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2143,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2144,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2145,"ysyxSoCFull asic chipMaster atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+2146,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+2147,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+2148,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+2149,"ysyxSoCFull asic chipMaster atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+2150,"ysyxSoCFull asic chipMaster atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+2152,"ysyxSoCFull asic chipMaster atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+2154,"ysyxSoCFull asic chipMaster atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+2156,"ysyxSoCFull asic chipMaster atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+2158,"ysyxSoCFull asic chipMaster atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+2160,"ysyxSoCFull asic chipMaster atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+2161,"ysyxSoCFull asic chipMaster atomics a_bigger", false,-1);
        tracep->declBit(c+2162,"ysyxSoCFull asic chipMaster atomics pick_a", false,-1);
        tracep->declQuad(c+2163,"ysyxSoCFull asic chipMaster atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+2165,"ysyxSoCFull asic chipMaster atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+2167,"ysyxSoCFull asic chipMaster atomics a_allow", false,-1);
        tracep->declBus(c+2168,"ysyxSoCFull asic chipMaster atomics beatsLeft", false,-1, 2,0);
        tracep->declBit(c+2169,"ysyxSoCFull asic chipMaster atomics idle", false,-1);
        tracep->declBit(c+18311,"ysyxSoCFull asic chipMaster atomics source_i_valid", false,-1);
        tracep->declBit(c+18312,"ysyxSoCFull asic chipMaster atomics readys_1", false,-1);
        tracep->declBit(c+2170,"ysyxSoCFull asic chipMaster atomics state_1", false,-1);
        tracep->declBit(c+16065,"ysyxSoCFull asic chipMaster atomics allowed_1", false,-1);
        tracep->declBit(c+18313,"ysyxSoCFull asic chipMaster atomics out_1_ready", false,-1);
        tracep->declBus(c+2171,"ysyxSoCFull asic chipMaster atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+2172,"ysyxSoCFull asic chipMaster atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+2173,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2174,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2175,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+2176,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+2177,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+2178,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+2179,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+2180,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+2181,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+2182,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+2183,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+2184,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+2185,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+2186,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+2187,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+2188,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+2189,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+2190,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+2191,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+2192,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+2193,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+2194,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2195,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+2196,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2197,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+2198,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2199,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+2200,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2201,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+2202,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2203,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+2204,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2205,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+2206,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2207,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+2208,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2209,"ysyxSoCFull asic chipMaster atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+2210,"ysyxSoCFull asic chipMaster atomics decode", false,-1, 2,0);
        tracep->declBit(c+2211,"ysyxSoCFull asic chipMaster atomics opdata", false,-1);
        tracep->declBit(c+16066,"ysyxSoCFull asic chipMaster atomics latch", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster atomics readys_0", false,-1);
        tracep->declBit(c+1841,"ysyxSoCFull asic chipMaster atomics earlyWinner_0", false,-1);
        tracep->declBit(c+18314,"ysyxSoCFull asic chipMaster atomics earlyWinner_1", false,-1);
        tracep->declBit(c+2212,"ysyxSoCFull asic chipMaster atomics state_0", false,-1);
        tracep->declBit(c+2213,"ysyxSoCFull asic chipMaster atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+18315,"ysyxSoCFull asic chipMaster atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+16067,"ysyxSoCFull asic chipMaster atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+2214,"ysyxSoCFull asic chipMaster atomics allowed_0", false,-1);
        tracep->declBit(c+16068,"ysyxSoCFull asic chipMaster atomics out_ready", false,-1);
        tracep->declBus(c+2215,"ysyxSoCFull asic chipMaster atomics d_first_counter", false,-1, 2,0);
        tracep->declBit(c+2216,"ysyxSoCFull asic chipMaster atomics d_first", false,-1);
        tracep->declBit(c+2217,"ysyxSoCFull asic chipMaster atomics d_ackd", false,-1);
        tracep->declBit(c+2218,"ysyxSoCFull asic chipMaster atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+2219,"ysyxSoCFull asic chipMaster atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+2220,"ysyxSoCFull asic chipMaster atomics d_drop", false,-1);
        tracep->declBit(c+2221,"ysyxSoCFull asic chipMaster atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+2222,"ysyxSoCFull asic chipMaster atomics d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2223,"ysyxSoCFull asic chipMaster atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2224,"ysyxSoCFull asic chipMaster atomics d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2225,"ysyxSoCFull asic chipMaster atomics d_ack", false,-1);
        tracep->declBit(c+2226,"ysyxSoCFull asic chipMaster atomics d_replace", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster atomics monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster atomics monitor reset", false,-1);
        tracep->declBit(c+18310,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18160,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+1821,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+1822,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+1823,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+1824,"ysyxSoCFull asic chipMaster atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2227,"ysyxSoCFull asic chipMaster atomics monitor source_ok", false,-1);
        tracep->declBus(c+2228,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2229,"ysyxSoCFull asic chipMaster atomics monitor is_aligned", false,-1);
        tracep->declBus(c+2230,"ysyxSoCFull asic chipMaster atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2231,"ysyxSoCFull asic chipMaster atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2232,"ysyxSoCFull asic chipMaster atomics monitor mask_size", false,-1);
        tracep->declBit(c+2233,"ysyxSoCFull asic chipMaster atomics monitor mask_bit", false,-1);
        tracep->declBit(c+2234,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+2235,"ysyxSoCFull asic chipMaster atomics monitor mask_acc", false,-1);
        tracep->declBit(c+2236,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+2237,"ysyxSoCFull asic chipMaster atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+2238,"ysyxSoCFull asic chipMaster atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+2239,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2240,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+2241,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+2242,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+2243,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+2244,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+2245,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+2246,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+2247,"ysyxSoCFull asic chipMaster atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+2248,"ysyxSoCFull asic chipMaster atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+2249,"ysyxSoCFull asic chipMaster atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2250,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+2251,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2252,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+2253,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2254,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+2255,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2256,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+2257,"ysyxSoCFull asic chipMaster atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2258,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+2259,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2260,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+2261,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2262,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+2263,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2264,"ysyxSoCFull asic chipMaster atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+2265,"ysyxSoCFull asic chipMaster atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2266,"ysyxSoCFull asic chipMaster atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+2267,"ysyxSoCFull asic chipMaster atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+314,"ysyxSoCFull asic chipMaster atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+315,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+316,"ysyxSoCFull asic chipMaster atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+317,"ysyxSoCFull asic chipMaster atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+318,"ysyxSoCFull asic chipMaster atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+2210,"ysyxSoCFull asic chipMaster atomics monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2211,"ysyxSoCFull asic chipMaster atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2268,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2269,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2270,"ysyxSoCFull asic chipMaster atomics monitor a_first", false,-1);
        tracep->declBus(c+2271,"ysyxSoCFull asic chipMaster atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2272,"ysyxSoCFull asic chipMaster atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+2273,"ysyxSoCFull asic chipMaster atomics monitor size", false,-1, 2,0);
        tracep->declBus(c+2274,"ysyxSoCFull asic chipMaster atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+2275,"ysyxSoCFull asic chipMaster atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+2222,"ysyxSoCFull asic chipMaster atomics monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2276,"ysyxSoCFull asic chipMaster atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2277,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2278,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2279,"ysyxSoCFull asic chipMaster atomics monitor d_first", false,-1);
        tracep->declBus(c+2280,"ysyxSoCFull asic chipMaster atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2281,"ysyxSoCFull asic chipMaster atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2282,"ysyxSoCFull asic chipMaster atomics monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2283,"ysyxSoCFull asic chipMaster atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2284,"ysyxSoCFull asic chipMaster atomics monitor denied", false,-1);
        tracep->declBus(c+337,"ysyxSoCFull asic chipMaster atomics monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+338,"ysyxSoCFull asic chipMaster atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2285,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2286,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2287,"ysyxSoCFull asic chipMaster atomics monitor c_first", false,-1);
        tracep->declBus(c+2288,"ysyxSoCFull asic chipMaster atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2289,"ysyxSoCFull asic chipMaster atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2290,"ysyxSoCFull asic chipMaster atomics monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2291,"ysyxSoCFull asic chipMaster atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2292,"ysyxSoCFull asic chipMaster atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+2293,"ysyxSoCFull asic chipMaster atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2297,"ysyxSoCFull asic chipMaster atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2313,"ysyxSoCFull asic chipMaster atomics monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2329,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2330,"ysyxSoCFull asic chipMaster atomics monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2331,"ysyxSoCFull asic chipMaster atomics monitor a_first_1", false,-1);
        tracep->declBus(c+2332,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2333,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2334,"ysyxSoCFull asic chipMaster atomics monitor d_first_1", false,-1);
        tracep->declArray(c+18316,"ysyxSoCFull asic chipMaster atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16069,"ysyxSoCFull asic chipMaster atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16070,"ysyxSoCFull asic chipMaster atomics monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16071,"ysyxSoCFull asic chipMaster atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2335,"ysyxSoCFull asic chipMaster atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2339,"ysyxSoCFull asic chipMaster atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16075,"ysyxSoCFull asic chipMaster atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2343,"ysyxSoCFull asic chipMaster atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2344,"ysyxSoCFull asic chipMaster atomics monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16076,"ysyxSoCFull asic chipMaster atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2345,"ysyxSoCFull asic chipMaster atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16092,"ysyxSoCFull asic chipMaster atomics monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2361,"ysyxSoCFull asic chipMaster atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2362,"ysyxSoCFull asic chipMaster atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+2366,"ysyxSoCFull asic chipMaster atomics monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+2382,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2383,"ysyxSoCFull asic chipMaster atomics monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2384,"ysyxSoCFull asic chipMaster atomics monitor c_first_1", false,-1);
        tracep->declBus(c+2385,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2386,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2387,"ysyxSoCFull asic chipMaster atomics monitor d_first_2", false,-1);
        tracep->declArray(c+15457,"ysyxSoCFull asic chipMaster atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15461,"ysyxSoCFull asic chipMaster atomics monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15462,"ysyxSoCFull asic chipMaster atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+2388,"ysyxSoCFull asic chipMaster atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+2392,"ysyxSoCFull asic chipMaster atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15466,"ysyxSoCFull asic chipMaster atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2396,"ysyxSoCFull asic chipMaster atomics monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2397,"ysyxSoCFull asic chipMaster atomics monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15467,"ysyxSoCFull asic chipMaster atomics monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2413,"ysyxSoCFull asic chipMaster atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2414,"ysyxSoCFull asic chipMaster atomics monitor inflight_2", false,-1);
        tracep->declBus(c+2415,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2416,"ysyxSoCFull asic chipMaster atomics monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2417,"ysyxSoCFull asic chipMaster atomics monitor d_first_3", false,-1);
        tracep->declBit(c+2418,"ysyxSoCFull asic chipMaster atomics monitor d_set", false,-1);
        tracep->declBit(c+15403,"ysyxSoCFull asic chipMaster atomics monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+10,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+11,"ysyxSoCFull asic chipMaster atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster fixer_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster fixer_1 reset", false,-1);
        tracep->declBit(c+18161,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18159,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+18160,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+18320,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+2419,"ysyxSoCFull asic chipMaster fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+2420,"ysyxSoCFull asic chipMaster fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+2421,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+2422,"ysyxSoCFull asic chipMaster fixer_1 a_first_counter", false,-1, 2,0);
        tracep->declBit(c+2423,"ysyxSoCFull asic chipMaster fixer_1 a_first", false,-1);
        tracep->declBit(c+2424,"ysyxSoCFull asic chipMaster fixer_1 flight_16", false,-1);
        tracep->declBit(c+2425,"ysyxSoCFull asic chipMaster fixer_1 flight_17", false,-1);
        tracep->declBit(c+2426,"ysyxSoCFull asic chipMaster fixer_1 flight_18", false,-1);
        tracep->declBit(c+2427,"ysyxSoCFull asic chipMaster fixer_1 flight_19", false,-1);
        tracep->declBit(c+2428,"ysyxSoCFull asic chipMaster fixer_1 flight_20", false,-1);
        tracep->declBit(c+2429,"ysyxSoCFull asic chipMaster fixer_1 flight_21", false,-1);
        tracep->declBit(c+2430,"ysyxSoCFull asic chipMaster fixer_1 flight_22", false,-1);
        tracep->declBit(c+2431,"ysyxSoCFull asic chipMaster fixer_1 flight_23", false,-1);
        tracep->declBit(c+2432,"ysyxSoCFull asic chipMaster fixer_1 flight_24", false,-1);
        tracep->declBit(c+2433,"ysyxSoCFull asic chipMaster fixer_1 flight_25", false,-1);
        tracep->declBit(c+2434,"ysyxSoCFull asic chipMaster fixer_1 flight_26", false,-1);
        tracep->declBit(c+2435,"ysyxSoCFull asic chipMaster fixer_1 flight_27", false,-1);
        tracep->declBit(c+2436,"ysyxSoCFull asic chipMaster fixer_1 flight_28", false,-1);
        tracep->declBit(c+2437,"ysyxSoCFull asic chipMaster fixer_1 flight_29", false,-1);
        tracep->declBit(c+2438,"ysyxSoCFull asic chipMaster fixer_1 flight_30", false,-1);
        tracep->declBit(c+2439,"ysyxSoCFull asic chipMaster fixer_1 flight_31", false,-1);
        tracep->declBus(c+2440,"ysyxSoCFull asic chipMaster fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+2441,"ysyxSoCFull asic chipMaster fixer_1 stalls_0", false,-1);
        tracep->declBit(c+2442,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+2443,"ysyxSoCFull asic chipMaster fixer_1 flight_32", false,-1);
        tracep->declBit(c+2444,"ysyxSoCFull asic chipMaster fixer_1 flight_33", false,-1);
        tracep->declBit(c+2445,"ysyxSoCFull asic chipMaster fixer_1 flight_34", false,-1);
        tracep->declBit(c+2446,"ysyxSoCFull asic chipMaster fixer_1 flight_35", false,-1);
        tracep->declBit(c+2447,"ysyxSoCFull asic chipMaster fixer_1 flight_36", false,-1);
        tracep->declBit(c+2448,"ysyxSoCFull asic chipMaster fixer_1 flight_37", false,-1);
        tracep->declBit(c+2449,"ysyxSoCFull asic chipMaster fixer_1 flight_38", false,-1);
        tracep->declBit(c+2450,"ysyxSoCFull asic chipMaster fixer_1 flight_39", false,-1);
        tracep->declBit(c+2451,"ysyxSoCFull asic chipMaster fixer_1 flight_40", false,-1);
        tracep->declBit(c+2452,"ysyxSoCFull asic chipMaster fixer_1 flight_41", false,-1);
        tracep->declBit(c+2453,"ysyxSoCFull asic chipMaster fixer_1 flight_42", false,-1);
        tracep->declBit(c+2454,"ysyxSoCFull asic chipMaster fixer_1 flight_43", false,-1);
        tracep->declBit(c+2455,"ysyxSoCFull asic chipMaster fixer_1 flight_44", false,-1);
        tracep->declBit(c+2456,"ysyxSoCFull asic chipMaster fixer_1 flight_45", false,-1);
        tracep->declBit(c+2457,"ysyxSoCFull asic chipMaster fixer_1 flight_46", false,-1);
        tracep->declBit(c+2458,"ysyxSoCFull asic chipMaster fixer_1 flight_47", false,-1);
        tracep->declBus(c+2459,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+2460,"ysyxSoCFull asic chipMaster fixer_1 stalls_1", false,-1);
        tracep->declBit(c+2461,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+2462,"ysyxSoCFull asic chipMaster fixer_1 flight_48", false,-1);
        tracep->declBit(c+2463,"ysyxSoCFull asic chipMaster fixer_1 flight_49", false,-1);
        tracep->declBit(c+2464,"ysyxSoCFull asic chipMaster fixer_1 flight_50", false,-1);
        tracep->declBit(c+2465,"ysyxSoCFull asic chipMaster fixer_1 flight_51", false,-1);
        tracep->declBit(c+2466,"ysyxSoCFull asic chipMaster fixer_1 flight_52", false,-1);
        tracep->declBit(c+2467,"ysyxSoCFull asic chipMaster fixer_1 flight_53", false,-1);
        tracep->declBit(c+2468,"ysyxSoCFull asic chipMaster fixer_1 flight_54", false,-1);
        tracep->declBit(c+2469,"ysyxSoCFull asic chipMaster fixer_1 flight_55", false,-1);
        tracep->declBit(c+2470,"ysyxSoCFull asic chipMaster fixer_1 flight_56", false,-1);
        tracep->declBit(c+2471,"ysyxSoCFull asic chipMaster fixer_1 flight_57", false,-1);
        tracep->declBit(c+2472,"ysyxSoCFull asic chipMaster fixer_1 flight_58", false,-1);
        tracep->declBit(c+2473,"ysyxSoCFull asic chipMaster fixer_1 flight_59", false,-1);
        tracep->declBit(c+2474,"ysyxSoCFull asic chipMaster fixer_1 flight_60", false,-1);
        tracep->declBit(c+2475,"ysyxSoCFull asic chipMaster fixer_1 flight_61", false,-1);
        tracep->declBit(c+2476,"ysyxSoCFull asic chipMaster fixer_1 flight_62", false,-1);
        tracep->declBit(c+2477,"ysyxSoCFull asic chipMaster fixer_1 flight_63", false,-1);
        tracep->declBus(c+2478,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+2479,"ysyxSoCFull asic chipMaster fixer_1 stalls_2", false,-1);
        tracep->declBit(c+2480,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+2481,"ysyxSoCFull asic chipMaster fixer_1 flight_64", false,-1);
        tracep->declBit(c+2482,"ysyxSoCFull asic chipMaster fixer_1 flight_65", false,-1);
        tracep->declBit(c+2483,"ysyxSoCFull asic chipMaster fixer_1 flight_66", false,-1);
        tracep->declBit(c+2484,"ysyxSoCFull asic chipMaster fixer_1 flight_67", false,-1);
        tracep->declBit(c+2485,"ysyxSoCFull asic chipMaster fixer_1 flight_68", false,-1);
        tracep->declBit(c+2486,"ysyxSoCFull asic chipMaster fixer_1 flight_69", false,-1);
        tracep->declBit(c+2487,"ysyxSoCFull asic chipMaster fixer_1 flight_70", false,-1);
        tracep->declBit(c+2488,"ysyxSoCFull asic chipMaster fixer_1 flight_71", false,-1);
        tracep->declBit(c+2489,"ysyxSoCFull asic chipMaster fixer_1 flight_72", false,-1);
        tracep->declBit(c+2490,"ysyxSoCFull asic chipMaster fixer_1 flight_73", false,-1);
        tracep->declBit(c+2491,"ysyxSoCFull asic chipMaster fixer_1 flight_74", false,-1);
        tracep->declBit(c+2492,"ysyxSoCFull asic chipMaster fixer_1 flight_75", false,-1);
        tracep->declBit(c+2493,"ysyxSoCFull asic chipMaster fixer_1 flight_76", false,-1);
        tracep->declBit(c+2494,"ysyxSoCFull asic chipMaster fixer_1 flight_77", false,-1);
        tracep->declBit(c+2495,"ysyxSoCFull asic chipMaster fixer_1 flight_78", false,-1);
        tracep->declBit(c+2496,"ysyxSoCFull asic chipMaster fixer_1 flight_79", false,-1);
        tracep->declBus(c+2497,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+2498,"ysyxSoCFull asic chipMaster fixer_1 stalls_3", false,-1);
        tracep->declBit(c+2499,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+2500,"ysyxSoCFull asic chipMaster fixer_1 flight_80", false,-1);
        tracep->declBit(c+2501,"ysyxSoCFull asic chipMaster fixer_1 flight_81", false,-1);
        tracep->declBit(c+2502,"ysyxSoCFull asic chipMaster fixer_1 flight_82", false,-1);
        tracep->declBit(c+2503,"ysyxSoCFull asic chipMaster fixer_1 flight_83", false,-1);
        tracep->declBit(c+2504,"ysyxSoCFull asic chipMaster fixer_1 flight_84", false,-1);
        tracep->declBit(c+2505,"ysyxSoCFull asic chipMaster fixer_1 flight_85", false,-1);
        tracep->declBit(c+2506,"ysyxSoCFull asic chipMaster fixer_1 flight_86", false,-1);
        tracep->declBit(c+2507,"ysyxSoCFull asic chipMaster fixer_1 flight_87", false,-1);
        tracep->declBit(c+2508,"ysyxSoCFull asic chipMaster fixer_1 flight_88", false,-1);
        tracep->declBit(c+2509,"ysyxSoCFull asic chipMaster fixer_1 flight_89", false,-1);
        tracep->declBit(c+2510,"ysyxSoCFull asic chipMaster fixer_1 flight_90", false,-1);
        tracep->declBit(c+2511,"ysyxSoCFull asic chipMaster fixer_1 flight_91", false,-1);
        tracep->declBit(c+2512,"ysyxSoCFull asic chipMaster fixer_1 flight_92", false,-1);
        tracep->declBit(c+2513,"ysyxSoCFull asic chipMaster fixer_1 flight_93", false,-1);
        tracep->declBit(c+2514,"ysyxSoCFull asic chipMaster fixer_1 flight_94", false,-1);
        tracep->declBit(c+2515,"ysyxSoCFull asic chipMaster fixer_1 flight_95", false,-1);
        tracep->declBus(c+2516,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+2517,"ysyxSoCFull asic chipMaster fixer_1 stalls_4", false,-1);
        tracep->declBit(c+2518,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+2519,"ysyxSoCFull asic chipMaster fixer_1 flight_96", false,-1);
        tracep->declBit(c+2520,"ysyxSoCFull asic chipMaster fixer_1 flight_97", false,-1);
        tracep->declBit(c+2521,"ysyxSoCFull asic chipMaster fixer_1 flight_98", false,-1);
        tracep->declBit(c+2522,"ysyxSoCFull asic chipMaster fixer_1 flight_99", false,-1);
        tracep->declBit(c+2523,"ysyxSoCFull asic chipMaster fixer_1 flight_100", false,-1);
        tracep->declBit(c+2524,"ysyxSoCFull asic chipMaster fixer_1 flight_101", false,-1);
        tracep->declBit(c+2525,"ysyxSoCFull asic chipMaster fixer_1 flight_102", false,-1);
        tracep->declBit(c+2526,"ysyxSoCFull asic chipMaster fixer_1 flight_103", false,-1);
        tracep->declBit(c+2527,"ysyxSoCFull asic chipMaster fixer_1 flight_104", false,-1);
        tracep->declBit(c+2528,"ysyxSoCFull asic chipMaster fixer_1 flight_105", false,-1);
        tracep->declBit(c+2529,"ysyxSoCFull asic chipMaster fixer_1 flight_106", false,-1);
        tracep->declBit(c+2530,"ysyxSoCFull asic chipMaster fixer_1 flight_107", false,-1);
        tracep->declBit(c+2531,"ysyxSoCFull asic chipMaster fixer_1 flight_108", false,-1);
        tracep->declBit(c+2532,"ysyxSoCFull asic chipMaster fixer_1 flight_109", false,-1);
        tracep->declBit(c+2533,"ysyxSoCFull asic chipMaster fixer_1 flight_110", false,-1);
        tracep->declBit(c+2534,"ysyxSoCFull asic chipMaster fixer_1 flight_111", false,-1);
        tracep->declBus(c+2535,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+2536,"ysyxSoCFull asic chipMaster fixer_1 stalls_5", false,-1);
        tracep->declBit(c+2537,"ysyxSoCFull asic chipMaster fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+2538,"ysyxSoCFull asic chipMaster fixer_1 flight_112", false,-1);
        tracep->declBit(c+2539,"ysyxSoCFull asic chipMaster fixer_1 flight_113", false,-1);
        tracep->declBit(c+2540,"ysyxSoCFull asic chipMaster fixer_1 flight_114", false,-1);
        tracep->declBit(c+2541,"ysyxSoCFull asic chipMaster fixer_1 flight_115", false,-1);
        tracep->declBit(c+2542,"ysyxSoCFull asic chipMaster fixer_1 flight_116", false,-1);
        tracep->declBit(c+2543,"ysyxSoCFull asic chipMaster fixer_1 flight_117", false,-1);
        tracep->declBit(c+2544,"ysyxSoCFull asic chipMaster fixer_1 flight_118", false,-1);
        tracep->declBit(c+2545,"ysyxSoCFull asic chipMaster fixer_1 flight_119", false,-1);
        tracep->declBit(c+2546,"ysyxSoCFull asic chipMaster fixer_1 flight_120", false,-1);
        tracep->declBit(c+2547,"ysyxSoCFull asic chipMaster fixer_1 flight_121", false,-1);
        tracep->declBit(c+2548,"ysyxSoCFull asic chipMaster fixer_1 flight_122", false,-1);
        tracep->declBit(c+2549,"ysyxSoCFull asic chipMaster fixer_1 flight_123", false,-1);
        tracep->declBit(c+2550,"ysyxSoCFull asic chipMaster fixer_1 flight_124", false,-1);
        tracep->declBit(c+2551,"ysyxSoCFull asic chipMaster fixer_1 flight_125", false,-1);
        tracep->declBit(c+2552,"ysyxSoCFull asic chipMaster fixer_1 flight_126", false,-1);
        tracep->declBit(c+2553,"ysyxSoCFull asic chipMaster fixer_1 flight_127", false,-1);
        tracep->declBus(c+2554,"ysyxSoCFull asic chipMaster fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+2555,"ysyxSoCFull asic chipMaster fixer_1 stalls_6", false,-1);
        tracep->declBit(c+2556,"ysyxSoCFull asic chipMaster fixer_1 stall", false,-1);
        tracep->declBit(c+16108,"ysyxSoCFull asic chipMaster fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+2210,"ysyxSoCFull asic chipMaster fixer_1 a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2211,"ysyxSoCFull asic chipMaster fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2557,"ysyxSoCFull asic chipMaster fixer_1 a_first_counter1", false,-1, 2,0);
        tracep->declBus(c+2222,"ysyxSoCFull asic chipMaster fixer_1 d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2558,"ysyxSoCFull asic chipMaster fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2559,"ysyxSoCFull asic chipMaster fixer_1 d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2560,"ysyxSoCFull asic chipMaster fixer_1 d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2561,"ysyxSoCFull asic chipMaster fixer_1 d_first_first", false,-1);
        tracep->declBit(c+2562,"ysyxSoCFull asic chipMaster fixer_1 d_first", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster fixer_1 monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster fixer_1 monitor reset", false,-1);
        tracep->declBit(c+18320,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2563,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+2228,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2229,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+2230,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2231,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2232,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+2233,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+2234,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+2564,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+2565,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+2237,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+2238,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+2239,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2566,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+2567,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+2568,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+2569,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+2570,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+2571,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+2572,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+2573,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+2248,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+2249,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2574,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+2575,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2576,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+2577,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2578,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+2579,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2580,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+2581,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2582,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+2583,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2584,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+2585,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2586,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+2587,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2588,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+2589,"ysyxSoCFull asic chipMaster fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2590,"ysyxSoCFull asic chipMaster fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+2267,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+314,"ysyxSoCFull asic chipMaster fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+315,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+316,"ysyxSoCFull asic chipMaster fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+317,"ysyxSoCFull asic chipMaster fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+318,"ysyxSoCFull asic chipMaster fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+2210,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2211,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2591,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2592,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2593,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+2594,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2595,"ysyxSoCFull asic chipMaster fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+2596,"ysyxSoCFull asic chipMaster fixer_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+2597,"ysyxSoCFull asic chipMaster fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+2598,"ysyxSoCFull asic chipMaster fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+2222,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2558,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2599,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2600,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2601,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+2602,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2603,"ysyxSoCFull asic chipMaster fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2604,"ysyxSoCFull asic chipMaster fixer_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2605,"ysyxSoCFull asic chipMaster fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+2606,"ysyxSoCFull asic chipMaster fixer_1 monitor denied", false,-1);
        tracep->declBus(c+337,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+338,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2607,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2608,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2609,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+2610,"ysyxSoCFull asic chipMaster fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2611,"ysyxSoCFull asic chipMaster fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2612,"ysyxSoCFull asic chipMaster fixer_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2613,"ysyxSoCFull asic chipMaster fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+2614,"ysyxSoCFull asic chipMaster fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+2615,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+2619,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+2635,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+2651,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2652,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2653,"ysyxSoCFull asic chipMaster fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+2654,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2655,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2656,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+18321,"ysyxSoCFull asic chipMaster fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16109,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16110,"ysyxSoCFull asic chipMaster fixer_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16111,"ysyxSoCFull asic chipMaster fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+2657,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+2661,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16115,"ysyxSoCFull asic chipMaster fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2665,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2666,"ysyxSoCFull asic chipMaster fixer_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16116,"ysyxSoCFull asic chipMaster fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+2667,"ysyxSoCFull asic chipMaster fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16132,"ysyxSoCFull asic chipMaster fixer_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2683,"ysyxSoCFull asic chipMaster fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+2684,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+2688,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+2704,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2705,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2706,"ysyxSoCFull asic chipMaster fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+2707,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2708,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2709,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+15483,"ysyxSoCFull asic chipMaster fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15487,"ysyxSoCFull asic chipMaster fixer_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15488,"ysyxSoCFull asic chipMaster fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+2710,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+2714,"ysyxSoCFull asic chipMaster fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15492,"ysyxSoCFull asic chipMaster fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2718,"ysyxSoCFull asic chipMaster fixer_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2719,"ysyxSoCFull asic chipMaster fixer_1 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15493,"ysyxSoCFull asic chipMaster fixer_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+2735,"ysyxSoCFull asic chipMaster fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2736,"ysyxSoCFull asic chipMaster fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+2737,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2738,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2739,"ysyxSoCFull asic chipMaster fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+2740,"ysyxSoCFull asic chipMaster fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+15403,"ysyxSoCFull asic chipMaster fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+12,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+13,"ysyxSoCFull asic chipMaster fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster hints clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster hints reset", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic chipMaster hints auto_in_a_ready", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic chipMaster hints auto_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+277,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster hints auto_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster hints auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster hints auto_in_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster hints auto_in_d_valid", false,-1);
        tracep->declBus(c+278,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+279,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster hints auto_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster hints auto_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18161,"ysyxSoCFull asic chipMaster hints auto_out_a_ready", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster hints auto_out_a_valid", false,-1);
        tracep->declBus(c+262,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+263,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+265,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+267,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster hints auto_out_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster hints auto_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster hints auto_out_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster hints auto_out_d_valid", false,-1);
        tracep->declBus(c+272,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+150,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster hints auto_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster hints auto_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster hints monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster hints monitor_reset", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+277,"ysyxSoCFull asic chipMaster hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+2741,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+279,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster hints a_repeater_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster hints a_repeater_reset", false,-1);
        tracep->declBit(c+2742,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+2743,"ysyxSoCFull asic chipMaster hints a_repeater_io_full", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+18161,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+2744,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+2745,"ysyxSoCFull asic chipMaster hints isHint", false,-1);
        tracep->declBit(c+2746,"ysyxSoCFull asic chipMaster hints helpPP", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster hints a_valid", false,-1);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster hints a_bits_size", false,-1, 2,0);
        tracep->declBus(c+2210,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2747,"ysyxSoCFull asic chipMaster hints mapPP", false,-1);
        tracep->declBus(c+2748,"ysyxSoCFull asic chipMaster hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+2749,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+2750,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_beats1", false,-1, 2,0);
        tracep->declBus(c+2751,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_counter", false,-1, 2,0);
        tracep->declBus(c+2752,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_counter1", false,-1, 2,0);
        tracep->declBit(c+2753,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+2754,"ysyxSoCFull asic chipMaster hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+2744,"ysyxSoCFull asic chipMaster hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+2755,"ysyxSoCFull asic chipMaster hints transform", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster hints monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster hints monitor reset", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic chipMaster hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic chipMaster hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+277,"ysyxSoCFull asic chipMaster hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+2741,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+279,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+2756,"ysyxSoCFull asic chipMaster hints monitor source_ok", false,-1);
        tracep->declBus(c+2757,"ysyxSoCFull asic chipMaster hints monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2758,"ysyxSoCFull asic chipMaster hints monitor is_aligned", false,-1);
        tracep->declBus(c+2759,"ysyxSoCFull asic chipMaster hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2760,"ysyxSoCFull asic chipMaster hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2761,"ysyxSoCFull asic chipMaster hints monitor mask_size", false,-1);
        tracep->declBit(c+2762,"ysyxSoCFull asic chipMaster hints monitor mask_bit", false,-1);
        tracep->declBit(c+2763,"ysyxSoCFull asic chipMaster hints monitor mask_nbit", false,-1);
        tracep->declBit(c+2764,"ysyxSoCFull asic chipMaster hints monitor mask_acc", false,-1);
        tracep->declBit(c+2765,"ysyxSoCFull asic chipMaster hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+2766,"ysyxSoCFull asic chipMaster hints monitor mask_size_1", false,-1);
        tracep->declBit(c+2767,"ysyxSoCFull asic chipMaster hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+2768,"ysyxSoCFull asic chipMaster hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+2769,"ysyxSoCFull asic chipMaster hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+2770,"ysyxSoCFull asic chipMaster hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+2771,"ysyxSoCFull asic chipMaster hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+2772,"ysyxSoCFull asic chipMaster hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+2773,"ysyxSoCFull asic chipMaster hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+2774,"ysyxSoCFull asic chipMaster hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+2775,"ysyxSoCFull asic chipMaster hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+2776,"ysyxSoCFull asic chipMaster hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster hints monitor mask_size_2", false,-1);
        tracep->declBit(c+2777,"ysyxSoCFull asic chipMaster hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+2778,"ysyxSoCFull asic chipMaster hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+2779,"ysyxSoCFull asic chipMaster hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+2780,"ysyxSoCFull asic chipMaster hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2781,"ysyxSoCFull asic chipMaster hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+2782,"ysyxSoCFull asic chipMaster hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2783,"ysyxSoCFull asic chipMaster hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+2784,"ysyxSoCFull asic chipMaster hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2785,"ysyxSoCFull asic chipMaster hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+2786,"ysyxSoCFull asic chipMaster hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2787,"ysyxSoCFull asic chipMaster hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+2788,"ysyxSoCFull asic chipMaster hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2789,"ysyxSoCFull asic chipMaster hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+2790,"ysyxSoCFull asic chipMaster hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2791,"ysyxSoCFull asic chipMaster hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+2792,"ysyxSoCFull asic chipMaster hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2793,"ysyxSoCFull asic chipMaster hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+2794,"ysyxSoCFull asic chipMaster hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+2795,"ysyxSoCFull asic chipMaster hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+2796,"ysyxSoCFull asic chipMaster hints monitor source_ok_1", false,-1);
        tracep->declBit(c+2797,"ysyxSoCFull asic chipMaster hints monitor source_ok_2", false,-1);
        tracep->declBus(c+315,"ysyxSoCFull asic chipMaster hints monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+316,"ysyxSoCFull asic chipMaster hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+317,"ysyxSoCFull asic chipMaster hints monitor address_ok_1", false,-1);
        tracep->declBit(c+318,"ysyxSoCFull asic chipMaster hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+2798,"ysyxSoCFull asic chipMaster hints monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2799,"ysyxSoCFull asic chipMaster hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+2800,"ysyxSoCFull asic chipMaster hints monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+2801,"ysyxSoCFull asic chipMaster hints monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2802,"ysyxSoCFull asic chipMaster hints monitor a_first", false,-1);
        tracep->declBus(c+2803,"ysyxSoCFull asic chipMaster hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+2804,"ysyxSoCFull asic chipMaster hints monitor param", false,-1, 2,0);
        tracep->declBus(c+2805,"ysyxSoCFull asic chipMaster hints monitor size", false,-1, 2,0);
        tracep->declBus(c+2806,"ysyxSoCFull asic chipMaster hints monitor source", false,-1, 5,0);
        tracep->declBus(c+2807,"ysyxSoCFull asic chipMaster hints monitor address", false,-1, 31,0);
        tracep->declBus(c+2222,"ysyxSoCFull asic chipMaster hints monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+2808,"ysyxSoCFull asic chipMaster hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+2809,"ysyxSoCFull asic chipMaster hints monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+2810,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2811,"ysyxSoCFull asic chipMaster hints monitor d_first", false,-1);
        tracep->declBus(c+2812,"ysyxSoCFull asic chipMaster hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+2813,"ysyxSoCFull asic chipMaster hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+2814,"ysyxSoCFull asic chipMaster hints monitor size_1", false,-1, 2,0);
        tracep->declBus(c+2815,"ysyxSoCFull asic chipMaster hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+2816,"ysyxSoCFull asic chipMaster hints monitor denied", false,-1);
        tracep->declBus(c+337,"ysyxSoCFull asic chipMaster hints monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+338,"ysyxSoCFull asic chipMaster hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+2817,"ysyxSoCFull asic chipMaster hints monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+2818,"ysyxSoCFull asic chipMaster hints monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+2819,"ysyxSoCFull asic chipMaster hints monitor c_first", false,-1);
        tracep->declBus(c+2820,"ysyxSoCFull asic chipMaster hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+2821,"ysyxSoCFull asic chipMaster hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+2822,"ysyxSoCFull asic chipMaster hints monitor size_3", false,-1, 2,0);
        tracep->declBus(c+2823,"ysyxSoCFull asic chipMaster hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+2824,"ysyxSoCFull asic chipMaster hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+2825,"ysyxSoCFull asic chipMaster hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+2827,"ysyxSoCFull asic chipMaster hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+2835,"ysyxSoCFull asic chipMaster hints monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+2843,"ysyxSoCFull asic chipMaster hints monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2844,"ysyxSoCFull asic chipMaster hints monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2845,"ysyxSoCFull asic chipMaster hints monitor a_first_1", false,-1);
        tracep->declBus(c+2846,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2847,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2848,"ysyxSoCFull asic chipMaster hints monitor d_first_1", false,-1);
        tracep->declQuad(c+18325,"ysyxSoCFull asic chipMaster hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16148,"ysyxSoCFull asic chipMaster hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16149,"ysyxSoCFull asic chipMaster hints monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+16150,"ysyxSoCFull asic chipMaster hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+2849,"ysyxSoCFull asic chipMaster hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+2851,"ysyxSoCFull asic chipMaster hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+16152,"ysyxSoCFull asic chipMaster hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+2853,"ysyxSoCFull asic chipMaster hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+2854,"ysyxSoCFull asic chipMaster hints monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16153,"ysyxSoCFull asic chipMaster hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+2855,"ysyxSoCFull asic chipMaster hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16161,"ysyxSoCFull asic chipMaster hints monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2863,"ysyxSoCFull asic chipMaster hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+2864,"ysyxSoCFull asic chipMaster hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+2866,"ysyxSoCFull asic chipMaster hints monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+2874,"ysyxSoCFull asic chipMaster hints monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+2875,"ysyxSoCFull asic chipMaster hints monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+2876,"ysyxSoCFull asic chipMaster hints monitor c_first_1", false,-1);
        tracep->declBus(c+2877,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+2878,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+2879,"ysyxSoCFull asic chipMaster hints monitor d_first_2", false,-1);
        tracep->declQuad(c+15509,"ysyxSoCFull asic chipMaster hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15511,"ysyxSoCFull asic chipMaster hints monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15512,"ysyxSoCFull asic chipMaster hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+2880,"ysyxSoCFull asic chipMaster hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+2882,"ysyxSoCFull asic chipMaster hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15514,"ysyxSoCFull asic chipMaster hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+2884,"ysyxSoCFull asic chipMaster hints monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+2885,"ysyxSoCFull asic chipMaster hints monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+15515,"ysyxSoCFull asic chipMaster hints monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+2893,"ysyxSoCFull asic chipMaster hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+2894,"ysyxSoCFull asic chipMaster hints monitor inflight_2", false,-1);
        tracep->declBus(c+2895,"ysyxSoCFull asic chipMaster hints monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+2896,"ysyxSoCFull asic chipMaster hints monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+2897,"ysyxSoCFull asic chipMaster hints monitor d_first_3", false,-1);
        tracep->declBit(c+2898,"ysyxSoCFull asic chipMaster hints monitor d_set", false,-1);
        tracep->declBit(c+15403,"ysyxSoCFull asic chipMaster hints monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+14,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+15,"ysyxSoCFull asic chipMaster hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster hints a_repeater clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster hints a_repeater reset", false,-1);
        tracep->declBit(c+2742,"ysyxSoCFull asic chipMaster hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+2743,"ysyxSoCFull asic chipMaster hints a_repeater io_full", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+18161,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+18162,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+264,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+2744,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+266,"ysyxSoCFull asic chipMaster hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+2743,"ysyxSoCFull asic chipMaster hints a_repeater full", false,-1);
        tracep->declBus(c+2899,"ysyxSoCFull asic chipMaster hints a_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+2900,"ysyxSoCFull asic chipMaster hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+2901,"ysyxSoCFull asic chipMaster hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_1 reset", false,-1);
        tracep->declBit(c+18127,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18128,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+194,"ysyxSoCFull asic chipMaster widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+195,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+204,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18163,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+18164,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+277,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+268,"ysyxSoCFull asic chipMaster widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+278,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+279,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_1 monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_1 monitor_reset", false,-1);
        tracep->declBit(c+18327,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18128,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+2902,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+2903,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+278,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+279,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+2904,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+2799,"ysyxSoCFull asic chipMaster widget_1 hasData", false,-1);
        tracep->declBit(c+2906,"ysyxSoCFull asic chipMaster widget_1 limit", false,-1);
        tracep->declBit(c+2907,"ysyxSoCFull asic chipMaster widget_1 count", false,-1);
        tracep->declBit(c+2908,"ysyxSoCFull asic chipMaster widget_1 last", false,-1);
        tracep->declBit(c+2909,"ysyxSoCFull asic chipMaster widget_1 enable_0", false,-1);
        tracep->declBit(c+16169,"ysyxSoCFull asic chipMaster widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+2910,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+2911,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+2912,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+2913,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+2759,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+2760,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+2761,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+2762,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+2763,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+2914,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+2915,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+2766,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+2767,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+2768,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+2916,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+2917,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+2918,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+2919,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+2920,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+2921,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+2922,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+2923,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+2777,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+2778,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+2924,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+2925,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+2926,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+2927,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+2928,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+2929,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+2930,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+2931,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+2932,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+2933,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+2934,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+2935,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+2936,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+2937,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+2938,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+2939,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+2940,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+2941,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+2942,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+2943,"ysyxSoCFull asic chipMaster widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+2944,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+2945,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+2946,"ysyxSoCFull asic chipMaster widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+600,"ysyxSoCFull asic chipMaster widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget_1 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+2948,"ysyxSoCFull asic chipMaster widget_1 repeat_limit", false,-1);
        tracep->declBit(c+2949,"ysyxSoCFull asic chipMaster widget_1 repeat_count", false,-1);
        tracep->declBit(c+2950,"ysyxSoCFull asic chipMaster widget_1 repeat_first", false,-1);
        tracep->declBit(c+2951,"ysyxSoCFull asic chipMaster widget_1 repeat_last", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_1 cated_valid", false,-1);
        tracep->declBit(c+2952,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+2953,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+2954,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+2955,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+2956,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+2957,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+2958,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+2959,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+2960,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+2961,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+2962,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+2963,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+2964,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+2965,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+2966,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+2967,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+2968,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+2969,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+2970,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+2971,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+2972,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+2973,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+2974,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+2975,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+2976,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+2977,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+2978,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+2979,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+2980,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+2981,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+2982,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+2983,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+2984,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+2985,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+2986,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+2987,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+2988,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+2989,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+2990,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+2991,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+2992,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+2993,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+2994,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+2995,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+2996,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+2997,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+2998,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+2999,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+3000,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+3001,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+3002,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+3003,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+3004,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+3005,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+3006,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+3007,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+3008,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+3009,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+3010,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+3011,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+3012,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+3013,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+3014,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+3015,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+3016,"ysyxSoCFull asic chipMaster widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+3017,"ysyxSoCFull asic chipMaster widget_1 repeat_sel", false,-1);
        tracep->declBit(c+3018,"ysyxSoCFull asic chipMaster widget_1 repeat_index", false,-1);
        tracep->declBus(c+3019,"ysyxSoCFull asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+3020,"ysyxSoCFull asic chipMaster widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+338,"ysyxSoCFull asic chipMaster widget_1 hasData_1", false,-1);
        tracep->declBit(c+3021,"ysyxSoCFull asic chipMaster widget_1 limit_1", false,-1);
        tracep->declBit(c+3022,"ysyxSoCFull asic chipMaster widget_1 count_1", false,-1);
        tracep->declBit(c+3023,"ysyxSoCFull asic chipMaster widget_1 last_1", false,-1);
        tracep->declBit(c+3024,"ysyxSoCFull asic chipMaster widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_1 monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_1 monitor reset", false,-1);
        tracep->declBit(c+18327,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18128,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+188,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+189,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+190,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+191,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+192,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+193,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+2902,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17166,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+196,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+144,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+153,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17164,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+154,"ysyxSoCFull asic chipMaster widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+3025,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+2757,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+2758,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+3026,"ysyxSoCFull asic chipMaster widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+3027,"ysyxSoCFull asic chipMaster widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+3028,"ysyxSoCFull asic chipMaster widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+2767,"ysyxSoCFull asic chipMaster widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+2768,"ysyxSoCFull asic chipMaster widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+3029,"ysyxSoCFull asic chipMaster widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+3030,"ysyxSoCFull asic chipMaster widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+2777,"ysyxSoCFull asic chipMaster widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+2778,"ysyxSoCFull asic chipMaster widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+3031,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+3032,"ysyxSoCFull asic chipMaster widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+3033,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+3034,"ysyxSoCFull asic chipMaster widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+3035,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+3036,"ysyxSoCFull asic chipMaster widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+3037,"ysyxSoCFull asic chipMaster widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+3038,"ysyxSoCFull asic chipMaster widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+3039,"ysyxSoCFull asic chipMaster widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+660,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+2797,"ysyxSoCFull asic chipMaster widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+315,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+316,"ysyxSoCFull asic chipMaster widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+317,"ysyxSoCFull asic chipMaster widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+318,"ysyxSoCFull asic chipMaster widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+3040,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+2799,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3041,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+3042,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3043,"ysyxSoCFull asic chipMaster widget_1 monitor a_first", false,-1);
        tracep->declBus(c+3044,"ysyxSoCFull asic chipMaster widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3045,"ysyxSoCFull asic chipMaster widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+3046,"ysyxSoCFull asic chipMaster widget_1 monitor size", false,-1, 2,0);
        tracep->declBus(c+3047,"ysyxSoCFull asic chipMaster widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+3048,"ysyxSoCFull asic chipMaster widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+599,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+600,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3049,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+3050,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3051,"ysyxSoCFull asic chipMaster widget_1 monitor d_first", false,-1);
        tracep->declBus(c+3052,"ysyxSoCFull asic chipMaster widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+3053,"ysyxSoCFull asic chipMaster widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+3054,"ysyxSoCFull asic chipMaster widget_1 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+3055,"ysyxSoCFull asic chipMaster widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+3056,"ysyxSoCFull asic chipMaster widget_1 monitor denied", false,-1);
        tracep->declBus(c+3057,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+338,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+3058,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+3059,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+3060,"ysyxSoCFull asic chipMaster widget_1 monitor c_first", false,-1);
        tracep->declBus(c+3061,"ysyxSoCFull asic chipMaster widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+3062,"ysyxSoCFull asic chipMaster widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+3063,"ysyxSoCFull asic chipMaster widget_1 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+3064,"ysyxSoCFull asic chipMaster widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+3065,"ysyxSoCFull asic chipMaster widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+3066,"ysyxSoCFull asic chipMaster widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+3068,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+3076,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_sizes", false,-1, 255,0);
        tracep->declBus(c+3084,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3085,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3086,"ysyxSoCFull asic chipMaster widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+3087,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3088,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3089,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+18328,"ysyxSoCFull asic chipMaster widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16170,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16171,"ysyxSoCFull asic chipMaster widget_1 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+16172,"ysyxSoCFull asic chipMaster widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+3090,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+3092,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+16174,"ysyxSoCFull asic chipMaster widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+3094,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+3095,"ysyxSoCFull asic chipMaster widget_1 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16175,"ysyxSoCFull asic chipMaster widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+3096,"ysyxSoCFull asic chipMaster widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16183,"ysyxSoCFull asic chipMaster widget_1 monitor a_sizes_set", false,-1, 255,0);
        tracep->declBus(c+3104,"ysyxSoCFull asic chipMaster widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+3105,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+3107,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_sizes_1", false,-1, 255,0);
        tracep->declBus(c+3115,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+3116,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+3117,"ysyxSoCFull asic chipMaster widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+3118,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+3119,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+3120,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+15523,"ysyxSoCFull asic chipMaster widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15525,"ysyxSoCFull asic chipMaster widget_1 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declQuad(c+15526,"ysyxSoCFull asic chipMaster widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+3121,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+3123,"ysyxSoCFull asic chipMaster widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15528,"ysyxSoCFull asic chipMaster widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+3125,"ysyxSoCFull asic chipMaster widget_1 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+3126,"ysyxSoCFull asic chipMaster widget_1 monitor d_opcodes_clr_1", false,-1, 255,0);
        tracep->declArray(c+15529,"ysyxSoCFull asic chipMaster widget_1 monitor c_sizes_set", false,-1, 255,0);
        tracep->declBus(c+3134,"ysyxSoCFull asic chipMaster widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+3135,"ysyxSoCFull asic chipMaster widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+3136,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+3137,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+3138,"ysyxSoCFull asic chipMaster widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+3139,"ysyxSoCFull asic chipMaster widget_1 monitor d_set", false,-1);
        tracep->declBit(c+15403,"ysyxSoCFull asic chipMaster widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+16,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+17,"ysyxSoCFull asic chipMaster widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+2903,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+270,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+271,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+278,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+148,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+149,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+279,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+273,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+274,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+276,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+197,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+198,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+199,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+200,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+201,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+202,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+203,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+2904,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+205,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+3140,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+3141,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3142,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+3143,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+3144,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+3145,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+3146,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+3148,"ysyxSoCFull asic chipMaster widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_2 reset", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+18103,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18104,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+158,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+164,"ysyxSoCFull asic chipMaster widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+251,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15904,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18156,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18157,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18158,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+259,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+260,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+261,"ysyxSoCFull asic chipMaster widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_2 monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_2 monitor_reset", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18103,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18104,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+3149,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3150,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+18330,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+18103,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18104,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+251,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15904,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18156,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18157,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18331,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+3151,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+18304,"ysyxSoCFull asic chipMaster widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+18332,"ysyxSoCFull asic chipMaster widget_2 repeat_limit", false,-1);
        tracep->declBit(c+3152,"ysyxSoCFull asic chipMaster widget_2 repeat_count", false,-1);
        tracep->declBit(c+18333,"ysyxSoCFull asic chipMaster widget_2 repeat_last", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster widget_2 cated_valid", false,-1);
        tracep->declBus(c+18157,"ysyxSoCFull asic chipMaster widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+18334,"ysyxSoCFull asic chipMaster widget_2 repeat_sel", false,-1);
        tracep->declBit(c+16191,"ysyxSoCFull asic chipMaster widget_2 repeat_index", false,-1);
        tracep->declBus(c+18331,"ysyxSoCFull asic chipMaster widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+18335,"ysyxSoCFull asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+18336,"ysyxSoCFull asic chipMaster widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+306,"ysyxSoCFull asic chipMaster widget_2 hasData", false,-1);
        tracep->declBit(c+3153,"ysyxSoCFull asic chipMaster widget_2 limit", false,-1);
        tracep->declBit(c+3154,"ysyxSoCFull asic chipMaster widget_2 count", false,-1);
        tracep->declBit(c+3155,"ysyxSoCFull asic chipMaster widget_2 last", false,-1);
        tracep->declBit(c+3156,"ysyxSoCFull asic chipMaster widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+3150,"ysyxSoCFull asic chipMaster widget_2 corrupt_out", false,-1);
        tracep->declBit(c+3157,"ysyxSoCFull asic chipMaster widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+1677,"ysyxSoCFull asic chipMaster widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+3158,"ysyxSoCFull asic chipMaster widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+3159,"ysyxSoCFull asic chipMaster widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+3160,"ysyxSoCFull asic chipMaster widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull asic chipMaster widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_2 monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_2 monitor reset", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18103,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18104,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+157,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+3149,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+159,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+160,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+161,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+162,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+163,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+3150,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17165,"ysyxSoCFull asic chipMaster widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18337,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+18169,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+18338,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+18171,"ysyxSoCFull asic chipMaster widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18172,"ysyxSoCFull asic chipMaster widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18173,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+18339,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+18340,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+18341,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+18342,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+18178,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+18343,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+18344,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18345,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+18346,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+18347,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+18348,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+18349,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+18350,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+18351,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+18352,"ysyxSoCFull asic chipMaster widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic chipMaster widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+18353,"ysyxSoCFull asic chipMaster widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+18354,"ysyxSoCFull asic chipMaster widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18355,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+18356,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18357,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+18358,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18359,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+18360,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18361,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+18362,"ysyxSoCFull asic chipMaster widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18363,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+18364,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18365,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+18366,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18367,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+18368,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18369,"ysyxSoCFull asic chipMaster widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+18370,"ysyxSoCFull asic chipMaster widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18371,"ysyxSoCFull asic chipMaster widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+3161,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+314,"ysyxSoCFull asic chipMaster widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+315,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+3162,"ysyxSoCFull asic chipMaster widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+18208,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18209,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+3163,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+3164,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3165,"ysyxSoCFull asic chipMaster widget_2 monitor a_first", false,-1);
        tracep->declBus(c+3166,"ysyxSoCFull asic chipMaster widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+3167,"ysyxSoCFull asic chipMaster widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+3168,"ysyxSoCFull asic chipMaster widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+3169,"ysyxSoCFull asic chipMaster widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+3170,"ysyxSoCFull asic chipMaster widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+305,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+306,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+3171,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+3172,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3173,"ysyxSoCFull asic chipMaster widget_2 monitor d_first", false,-1);
        tracep->declBus(c+3174,"ysyxSoCFull asic chipMaster widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+3175,"ysyxSoCFull asic chipMaster widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+3176,"ysyxSoCFull asic chipMaster widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+3177,"ysyxSoCFull asic chipMaster widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+3178,"ysyxSoCFull asic chipMaster widget_2 monitor denied", false,-1);
        tracep->declBus(c+337,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+338,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+3179,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+3180,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+3181,"ysyxSoCFull asic chipMaster widget_2 monitor c_first", false,-1);
        tracep->declBus(c+3182,"ysyxSoCFull asic chipMaster widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+3183,"ysyxSoCFull asic chipMaster widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+3184,"ysyxSoCFull asic chipMaster widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+3185,"ysyxSoCFull asic chipMaster widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+3186,"ysyxSoCFull asic chipMaster widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+3187,"ysyxSoCFull asic chipMaster widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+3191,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+3207,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+3223,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3224,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3225,"ysyxSoCFull asic chipMaster widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+3226,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3227,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3228,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+18372,"ysyxSoCFull asic chipMaster widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16192,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16193,"ysyxSoCFull asic chipMaster widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16194,"ysyxSoCFull asic chipMaster widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+3229,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+3233,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16198,"ysyxSoCFull asic chipMaster widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+3237,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+3238,"ysyxSoCFull asic chipMaster widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16199,"ysyxSoCFull asic chipMaster widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+3239,"ysyxSoCFull asic chipMaster widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16215,"ysyxSoCFull asic chipMaster widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+3255,"ysyxSoCFull asic chipMaster widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+3256,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+3260,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+3276,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+3277,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+3278,"ysyxSoCFull asic chipMaster widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+3279,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+3280,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+3281,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+15537,"ysyxSoCFull asic chipMaster widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15541,"ysyxSoCFull asic chipMaster widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15542,"ysyxSoCFull asic chipMaster widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+3282,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+3286,"ysyxSoCFull asic chipMaster widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15546,"ysyxSoCFull asic chipMaster widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+3290,"ysyxSoCFull asic chipMaster widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+3291,"ysyxSoCFull asic chipMaster widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15547,"ysyxSoCFull asic chipMaster widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+3307,"ysyxSoCFull asic chipMaster widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+3308,"ysyxSoCFull asic chipMaster widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+3309,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+3310,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+3311,"ysyxSoCFull asic chipMaster widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+3312,"ysyxSoCFull asic chipMaster widget_2 monitor d_set", false,-1);
        tracep->declBit(c+17185,"ysyxSoCFull asic chipMaster widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+18,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+19,"ysyxSoCFull asic chipMaster widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+18330,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+155,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+18103,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+18095,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18096,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18097,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18098,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18104,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18100,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+138,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+251,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+18153,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+18154,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+15904,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18155,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18156,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18157,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18331,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+252,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+3313,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+3314,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3315,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+3316,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+3317,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+3318,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+3319,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+3320,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+3151,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+139,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+17163,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+140,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+141,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+142,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+143,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+156,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+253,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+17167,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+254,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+255,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+256,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+257,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+258,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+3321,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+3322,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+3323,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+3324,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+3325,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+3326,"ysyxSoCFull asic chipMaster widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic axi4xbar clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic axi4xbar reset", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+15880,"ysyxSoCFull asic axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+18090,"ysyxSoCFull asic axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+15881,"ysyxSoCFull asic axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+117,"ysyxSoCFull asic axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+118,"ysyxSoCFull asic axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+119,"ysyxSoCFull asic axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull asic axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+18091,"ysyxSoCFull asic axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19826,"ysyxSoCFull asic axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+15883,"ysyxSoCFull asic axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+18092,"ysyxSoCFull asic axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+120,"ysyxSoCFull asic axi4xbar auto_out_1_awready", false,-1);
        tracep->declBit(c+121,"ysyxSoCFull asic axi4xbar auto_out_1_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar auto_out_1_awid", false,-1, 3,0);
        tracep->declBus(c+122,"ysyxSoCFull asic axi4xbar auto_out_1_awaddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_out_1_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar auto_out_1_awsize", false,-1, 2,0);
        tracep->declBit(c+123,"ysyxSoCFull asic axi4xbar auto_out_1_wready", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic axi4xbar auto_out_1_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic axi4xbar auto_out_1_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic axi4xbar auto_out_1_wstrb", false,-1, 7,0);
        tracep->declBit(c+15884,"ysyxSoCFull asic axi4xbar auto_out_1_bready", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic axi4xbar auto_out_1_bvalid", false,-1);
        tracep->declBus(c+126,"ysyxSoCFull asic axi4xbar auto_out_1_bid", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic axi4xbar auto_out_1_bresp", false,-1, 1,0);
        tracep->declBit(c+127,"ysyxSoCFull asic axi4xbar auto_out_1_arready", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic axi4xbar auto_out_1_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar auto_out_1_arid", false,-1, 3,0);
        tracep->declBus(c+129,"ysyxSoCFull asic axi4xbar auto_out_1_araddr", false,-1, 29,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi4xbar auto_out_1_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic axi4xbar auto_out_1_arsize", false,-1, 2,0);
        tracep->declBit(c+15885,"ysyxSoCFull asic axi4xbar auto_out_1_rready", false,-1);
        tracep->declBit(c+18035,"ysyxSoCFull asic axi4xbar auto_out_1_rvalid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic axi4xbar auto_out_1_rid", false,-1, 3,0);
        tracep->declQuad(c+19828,"ysyxSoCFull asic axi4xbar auto_out_1_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic axi4xbar auto_out_1_rresp", false,-1, 1,0);
        tracep->declBit(c+92,"ysyxSoCFull asic axi4xbar auto_out_0_awready", false,-1);
        tracep->declBit(c+93,"ysyxSoCFull asic axi4xbar auto_out_0_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi4xbar auto_out_0_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic axi4xbar auto_out_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi4xbar auto_out_0_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi4xbar auto_out_0_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic axi4xbar auto_out_0_awburst", false,-1, 1,0);
        tracep->declBit(c+99,"ysyxSoCFull asic axi4xbar auto_out_0_wready", false,-1);
        tracep->declBit(c+100,"ysyxSoCFull asic axi4xbar auto_out_0_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic axi4xbar auto_out_0_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic axi4xbar auto_out_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic axi4xbar auto_out_0_wlast", false,-1);
        tracep->declBit(c+18085,"ysyxSoCFull asic axi4xbar auto_out_0_bready", false,-1);
        tracep->declBit(c+18086,"ysyxSoCFull asic axi4xbar auto_out_0_bvalid", false,-1);
        tracep->declBus(c+15874,"ysyxSoCFull asic axi4xbar auto_out_0_bid", false,-1, 3,0);
        tracep->declBus(c+15875,"ysyxSoCFull asic axi4xbar auto_out_0_bresp", false,-1, 1,0);
        tracep->declBit(c+105,"ysyxSoCFull asic axi4xbar auto_out_0_arready", false,-1);
        tracep->declBit(c+106,"ysyxSoCFull asic axi4xbar auto_out_0_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic axi4xbar auto_out_0_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic axi4xbar auto_out_0_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi4xbar auto_out_0_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic axi4xbar auto_out_0_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic axi4xbar auto_out_0_arburst", false,-1, 1,0);
        tracep->declBit(c+18087,"ysyxSoCFull asic axi4xbar auto_out_0_rready", false,-1);
        tracep->declBit(c+18088,"ysyxSoCFull asic axi4xbar auto_out_0_rvalid", false,-1);
        tracep->declBus(c+15876,"ysyxSoCFull asic axi4xbar auto_out_0_rid", false,-1, 3,0);
        tracep->declQuad(c+15877,"ysyxSoCFull asic axi4xbar auto_out_0_rdata", false,-1, 63,0);
        tracep->declBus(c+15879,"ysyxSoCFull asic axi4xbar auto_out_0_rresp", false,-1, 1,0);
        tracep->declBit(c+18089,"ysyxSoCFull asic axi4xbar auto_out_0_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic axi4xbar awIn_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic axi4xbar awIn_0_reset", false,-1);
        tracep->declBit(c+3327,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_ready", false,-1);
        tracep->declBit(c+3328,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_valid", false,-1);
        tracep->declBus(c+3329,"ysyxSoCFull asic axi4xbar awIn_0_io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+3330,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_ready", false,-1);
        tracep->declBit(c+3331,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_valid", false,-1);
        tracep->declBus(c+3332,"ysyxSoCFull asic axi4xbar awIn_0_io_deq_bits", false,-1, 1,0);
        tracep->declBit(c+3333,"ysyxSoCFull asic axi4xbar requestARIO_0_0", false,-1);
        tracep->declBit(c+3334,"ysyxSoCFull asic axi4xbar requestARIO_0_1", false,-1);
        tracep->declBit(c+3335,"ysyxSoCFull asic axi4xbar requestAWIO_0_0", false,-1);
        tracep->declBit(c+3336,"ysyxSoCFull asic axi4xbar requestAWIO_0_1", false,-1);
        tracep->declBit(c+3337,"ysyxSoCFull asic axi4xbar requestWIO_0_0", false,-1);
        tracep->declBit(c+3338,"ysyxSoCFull asic axi4xbar requestWIO_0_1", false,-1);
        tracep->declBit(c+3339,"ysyxSoCFull asic axi4xbar idle_2", false,-1);
        tracep->declBus(c+18376,"ysyxSoCFull asic axi4xbar readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+3340,"ysyxSoCFull asic axi4xbar readys_mask", false,-1, 1,0);
        tracep->declBus(c+16231,"ysyxSoCFull asic axi4xbar readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+18377,"ysyxSoCFull asic axi4xbar readys_filter", false,-1, 3,0);
        tracep->declBus(c+18378,"ysyxSoCFull asic axi4xbar readys_unready", false,-1, 3,0);
        tracep->declBus(c+18379,"ysyxSoCFull asic axi4xbar readys_readys", false,-1, 1,0);
        tracep->declBit(c+18380,"ysyxSoCFull asic axi4xbar readys_2_0", false,-1);
        tracep->declBit(c+18381,"ysyxSoCFull asic axi4xbar winner_2_0", false,-1);
        tracep->declBit(c+3341,"ysyxSoCFull asic axi4xbar state_2_0", false,-1);
        tracep->declBit(c+18382,"ysyxSoCFull asic axi4xbar muxState_2_0", false,-1);
        tracep->declBit(c+18383,"ysyxSoCFull asic axi4xbar readys_2_1", false,-1);
        tracep->declBit(c+18384,"ysyxSoCFull asic axi4xbar winner_2_1", false,-1);
        tracep->declBit(c+3342,"ysyxSoCFull asic axi4xbar state_2_1", false,-1);
        tracep->declBit(c+18385,"ysyxSoCFull asic axi4xbar muxState_2_1", false,-1);
        tracep->declBus(c+18386,"ysyxSoCFull asic axi4xbar in_0_rid", false,-1, 3,0);
        tracep->declBit(c+3343,"ysyxSoCFull asic axi4xbar idle_3", false,-1);
        tracep->declBus(c+18387,"ysyxSoCFull asic axi4xbar readys_filter_lo_1", false,-1, 1,0);
        tracep->declBus(c+3344,"ysyxSoCFull asic axi4xbar readys_mask_1", false,-1, 1,0);
        tracep->declBus(c+16232,"ysyxSoCFull asic axi4xbar readys_filter_hi_1", false,-1, 1,0);
        tracep->declBus(c+18388,"ysyxSoCFull asic axi4xbar readys_filter_1", false,-1, 3,0);
        tracep->declBus(c+18389,"ysyxSoCFull asic axi4xbar readys_unready_1", false,-1, 3,0);
        tracep->declBus(c+18390,"ysyxSoCFull asic axi4xbar readys_readys_1", false,-1, 1,0);
        tracep->declBit(c+18391,"ysyxSoCFull asic axi4xbar readys_3_0", false,-1);
        tracep->declBit(c+18392,"ysyxSoCFull asic axi4xbar winner_3_0", false,-1);
        tracep->declBit(c+3345,"ysyxSoCFull asic axi4xbar state_3_0", false,-1);
        tracep->declBit(c+18393,"ysyxSoCFull asic axi4xbar muxState_3_0", false,-1);
        tracep->declBit(c+18394,"ysyxSoCFull asic axi4xbar readys_3_1", false,-1);
        tracep->declBit(c+18395,"ysyxSoCFull asic axi4xbar winner_3_1", false,-1);
        tracep->declBit(c+3346,"ysyxSoCFull asic axi4xbar state_3_1", false,-1);
        tracep->declBit(c+18396,"ysyxSoCFull asic axi4xbar muxState_3_1", false,-1);
        tracep->declBus(c+18397,"ysyxSoCFull asic axi4xbar in_0_bid", false,-1, 3,0);
        tracep->declBus(c+3347,"ysyxSoCFull asic axi4xbar arSel", false,-1, 15,0);
        tracep->declBus(c+3348,"ysyxSoCFull asic axi4xbar awSel", false,-1, 15,0);
        tracep->declBus(c+18398,"ysyxSoCFull asic axi4xbar rSel", false,-1, 15,0);
        tracep->declBus(c+18399,"ysyxSoCFull asic axi4xbar bSel", false,-1, 15,0);
        tracep->declBit(c+3349,"ysyxSoCFull asic axi4xbar arTag", false,-1);
        tracep->declBit(c+3350,"ysyxSoCFull asic axi4xbar awTag", false,-1);
        tracep->declBit(c+3351,"ysyxSoCFull asic axi4xbar in_0_arready", false,-1);
        tracep->declBus(c+3352,"ysyxSoCFull asic axi4xbar arFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+3353,"ysyxSoCFull asic axi4xbar arFIFOMap_15_last", false,-1);
        tracep->declBit(c+3354,"ysyxSoCFull asic axi4xbar arFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+3355,"ysyxSoCFull asic axi4xbar arFIFOMap_15", false,-1);
        tracep->declBus(c+3356,"ysyxSoCFull asic axi4xbar arFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+3357,"ysyxSoCFull asic axi4xbar arFIFOMap_14_last", false,-1);
        tracep->declBit(c+3358,"ysyxSoCFull asic axi4xbar arFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+3359,"ysyxSoCFull asic axi4xbar arFIFOMap_14", false,-1);
        tracep->declBus(c+3360,"ysyxSoCFull asic axi4xbar arFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+3361,"ysyxSoCFull asic axi4xbar arFIFOMap_13_last", false,-1);
        tracep->declBit(c+3362,"ysyxSoCFull asic axi4xbar arFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+3363,"ysyxSoCFull asic axi4xbar arFIFOMap_13", false,-1);
        tracep->declBus(c+3364,"ysyxSoCFull asic axi4xbar arFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+3365,"ysyxSoCFull asic axi4xbar arFIFOMap_12_last", false,-1);
        tracep->declBit(c+3366,"ysyxSoCFull asic axi4xbar arFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+3367,"ysyxSoCFull asic axi4xbar arFIFOMap_12", false,-1);
        tracep->declBus(c+3368,"ysyxSoCFull asic axi4xbar arFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+3369,"ysyxSoCFull asic axi4xbar arFIFOMap_11_last", false,-1);
        tracep->declBit(c+3370,"ysyxSoCFull asic axi4xbar arFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+3371,"ysyxSoCFull asic axi4xbar arFIFOMap_11", false,-1);
        tracep->declBus(c+3372,"ysyxSoCFull asic axi4xbar arFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+3373,"ysyxSoCFull asic axi4xbar arFIFOMap_10_last", false,-1);
        tracep->declBit(c+3374,"ysyxSoCFull asic axi4xbar arFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+3375,"ysyxSoCFull asic axi4xbar arFIFOMap_10", false,-1);
        tracep->declBus(c+3376,"ysyxSoCFull asic axi4xbar arFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+3377,"ysyxSoCFull asic axi4xbar arFIFOMap_9_last", false,-1);
        tracep->declBit(c+3378,"ysyxSoCFull asic axi4xbar arFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+3379,"ysyxSoCFull asic axi4xbar arFIFOMap_9", false,-1);
        tracep->declBus(c+3380,"ysyxSoCFull asic axi4xbar arFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+3381,"ysyxSoCFull asic axi4xbar arFIFOMap_8_last", false,-1);
        tracep->declBit(c+3382,"ysyxSoCFull asic axi4xbar arFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+3383,"ysyxSoCFull asic axi4xbar arFIFOMap_8", false,-1);
        tracep->declBus(c+3384,"ysyxSoCFull asic axi4xbar arFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+3385,"ysyxSoCFull asic axi4xbar arFIFOMap_7_last", false,-1);
        tracep->declBit(c+3386,"ysyxSoCFull asic axi4xbar arFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+3387,"ysyxSoCFull asic axi4xbar arFIFOMap_7", false,-1);
        tracep->declBus(c+3388,"ysyxSoCFull asic axi4xbar arFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+3389,"ysyxSoCFull asic axi4xbar arFIFOMap_6_last", false,-1);
        tracep->declBit(c+3390,"ysyxSoCFull asic axi4xbar arFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+3391,"ysyxSoCFull asic axi4xbar arFIFOMap_6", false,-1);
        tracep->declBus(c+3392,"ysyxSoCFull asic axi4xbar arFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+3393,"ysyxSoCFull asic axi4xbar arFIFOMap_5_last", false,-1);
        tracep->declBit(c+3394,"ysyxSoCFull asic axi4xbar arFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+3395,"ysyxSoCFull asic axi4xbar arFIFOMap_5", false,-1);
        tracep->declBus(c+3396,"ysyxSoCFull asic axi4xbar arFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+3397,"ysyxSoCFull asic axi4xbar arFIFOMap_4_last", false,-1);
        tracep->declBit(c+3398,"ysyxSoCFull asic axi4xbar arFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+3399,"ysyxSoCFull asic axi4xbar arFIFOMap_4", false,-1);
        tracep->declBus(c+3400,"ysyxSoCFull asic axi4xbar arFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+3401,"ysyxSoCFull asic axi4xbar arFIFOMap_3_last", false,-1);
        tracep->declBit(c+3402,"ysyxSoCFull asic axi4xbar arFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+3403,"ysyxSoCFull asic axi4xbar arFIFOMap_3", false,-1);
        tracep->declBus(c+3404,"ysyxSoCFull asic axi4xbar arFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+3405,"ysyxSoCFull asic axi4xbar arFIFOMap_2_last", false,-1);
        tracep->declBit(c+3406,"ysyxSoCFull asic axi4xbar arFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+3407,"ysyxSoCFull asic axi4xbar arFIFOMap_2", false,-1);
        tracep->declBus(c+3408,"ysyxSoCFull asic axi4xbar arFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+3409,"ysyxSoCFull asic axi4xbar arFIFOMap_1_last", false,-1);
        tracep->declBit(c+3410,"ysyxSoCFull asic axi4xbar arFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+3411,"ysyxSoCFull asic axi4xbar arFIFOMap_1", false,-1);
        tracep->declBus(c+3412,"ysyxSoCFull asic axi4xbar arFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+3413,"ysyxSoCFull asic axi4xbar arFIFOMap_0_last", false,-1);
        tracep->declBit(c+3414,"ysyxSoCFull asic axi4xbar arFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+3415,"ysyxSoCFull asic axi4xbar arFIFOMap_0", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic axi4xbar io_in_0_arready", false,-1);
        tracep->declBit(c+18400,"ysyxSoCFull asic axi4xbar anyValid", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull asic axi4xbar in_0_rvalid", false,-1);
        tracep->declBit(c+18401,"ysyxSoCFull asic axi4xbar in_0_rlast", false,-1);
        tracep->declBit(c+3416,"ysyxSoCFull asic axi4xbar in_0_awready", false,-1);
        tracep->declBit(c+3417,"ysyxSoCFull asic axi4xbar latched", false,-1);
        tracep->declBus(c+3418,"ysyxSoCFull asic axi4xbar awFIFOMap_15_count", false,-1, 2,0);
        tracep->declBit(c+3419,"ysyxSoCFull asic axi4xbar awFIFOMap_15_last", false,-1);
        tracep->declBit(c+3420,"ysyxSoCFull asic axi4xbar awFIFOMap_15_portMatch", false,-1);
        tracep->declBit(c+3421,"ysyxSoCFull asic axi4xbar awFIFOMap_15", false,-1);
        tracep->declBus(c+3422,"ysyxSoCFull asic axi4xbar awFIFOMap_14_count", false,-1, 2,0);
        tracep->declBit(c+3423,"ysyxSoCFull asic axi4xbar awFIFOMap_14_last", false,-1);
        tracep->declBit(c+3424,"ysyxSoCFull asic axi4xbar awFIFOMap_14_portMatch", false,-1);
        tracep->declBit(c+3425,"ysyxSoCFull asic axi4xbar awFIFOMap_14", false,-1);
        tracep->declBus(c+3426,"ysyxSoCFull asic axi4xbar awFIFOMap_13_count", false,-1, 2,0);
        tracep->declBit(c+3427,"ysyxSoCFull asic axi4xbar awFIFOMap_13_last", false,-1);
        tracep->declBit(c+3428,"ysyxSoCFull asic axi4xbar awFIFOMap_13_portMatch", false,-1);
        tracep->declBit(c+3429,"ysyxSoCFull asic axi4xbar awFIFOMap_13", false,-1);
        tracep->declBus(c+3430,"ysyxSoCFull asic axi4xbar awFIFOMap_12_count", false,-1, 2,0);
        tracep->declBit(c+3431,"ysyxSoCFull asic axi4xbar awFIFOMap_12_last", false,-1);
        tracep->declBit(c+3432,"ysyxSoCFull asic axi4xbar awFIFOMap_12_portMatch", false,-1);
        tracep->declBit(c+3433,"ysyxSoCFull asic axi4xbar awFIFOMap_12", false,-1);
        tracep->declBus(c+3434,"ysyxSoCFull asic axi4xbar awFIFOMap_11_count", false,-1, 2,0);
        tracep->declBit(c+3435,"ysyxSoCFull asic axi4xbar awFIFOMap_11_last", false,-1);
        tracep->declBit(c+3436,"ysyxSoCFull asic axi4xbar awFIFOMap_11_portMatch", false,-1);
        tracep->declBit(c+3437,"ysyxSoCFull asic axi4xbar awFIFOMap_11", false,-1);
        tracep->declBus(c+3438,"ysyxSoCFull asic axi4xbar awFIFOMap_10_count", false,-1, 2,0);
        tracep->declBit(c+3439,"ysyxSoCFull asic axi4xbar awFIFOMap_10_last", false,-1);
        tracep->declBit(c+3440,"ysyxSoCFull asic axi4xbar awFIFOMap_10_portMatch", false,-1);
        tracep->declBit(c+3441,"ysyxSoCFull asic axi4xbar awFIFOMap_10", false,-1);
        tracep->declBus(c+3442,"ysyxSoCFull asic axi4xbar awFIFOMap_9_count", false,-1, 2,0);
        tracep->declBit(c+3443,"ysyxSoCFull asic axi4xbar awFIFOMap_9_last", false,-1);
        tracep->declBit(c+3444,"ysyxSoCFull asic axi4xbar awFIFOMap_9_portMatch", false,-1);
        tracep->declBit(c+3445,"ysyxSoCFull asic axi4xbar awFIFOMap_9", false,-1);
        tracep->declBus(c+3446,"ysyxSoCFull asic axi4xbar awFIFOMap_8_count", false,-1, 2,0);
        tracep->declBit(c+3447,"ysyxSoCFull asic axi4xbar awFIFOMap_8_last", false,-1);
        tracep->declBit(c+3448,"ysyxSoCFull asic axi4xbar awFIFOMap_8_portMatch", false,-1);
        tracep->declBit(c+3449,"ysyxSoCFull asic axi4xbar awFIFOMap_8", false,-1);
        tracep->declBus(c+3450,"ysyxSoCFull asic axi4xbar awFIFOMap_7_count", false,-1, 2,0);
        tracep->declBit(c+3451,"ysyxSoCFull asic axi4xbar awFIFOMap_7_last", false,-1);
        tracep->declBit(c+3452,"ysyxSoCFull asic axi4xbar awFIFOMap_7_portMatch", false,-1);
        tracep->declBit(c+3453,"ysyxSoCFull asic axi4xbar awFIFOMap_7", false,-1);
        tracep->declBus(c+3454,"ysyxSoCFull asic axi4xbar awFIFOMap_6_count", false,-1, 2,0);
        tracep->declBit(c+3455,"ysyxSoCFull asic axi4xbar awFIFOMap_6_last", false,-1);
        tracep->declBit(c+3456,"ysyxSoCFull asic axi4xbar awFIFOMap_6_portMatch", false,-1);
        tracep->declBit(c+3457,"ysyxSoCFull asic axi4xbar awFIFOMap_6", false,-1);
        tracep->declBus(c+3458,"ysyxSoCFull asic axi4xbar awFIFOMap_5_count", false,-1, 2,0);
        tracep->declBit(c+3459,"ysyxSoCFull asic axi4xbar awFIFOMap_5_last", false,-1);
        tracep->declBit(c+3460,"ysyxSoCFull asic axi4xbar awFIFOMap_5_portMatch", false,-1);
        tracep->declBit(c+3461,"ysyxSoCFull asic axi4xbar awFIFOMap_5", false,-1);
        tracep->declBus(c+3462,"ysyxSoCFull asic axi4xbar awFIFOMap_4_count", false,-1, 2,0);
        tracep->declBit(c+3463,"ysyxSoCFull asic axi4xbar awFIFOMap_4_last", false,-1);
        tracep->declBit(c+3464,"ysyxSoCFull asic axi4xbar awFIFOMap_4_portMatch", false,-1);
        tracep->declBit(c+3465,"ysyxSoCFull asic axi4xbar awFIFOMap_4", false,-1);
        tracep->declBus(c+3466,"ysyxSoCFull asic axi4xbar awFIFOMap_3_count", false,-1, 2,0);
        tracep->declBit(c+3467,"ysyxSoCFull asic axi4xbar awFIFOMap_3_last", false,-1);
        tracep->declBit(c+3468,"ysyxSoCFull asic axi4xbar awFIFOMap_3_portMatch", false,-1);
        tracep->declBit(c+3469,"ysyxSoCFull asic axi4xbar awFIFOMap_3", false,-1);
        tracep->declBus(c+3470,"ysyxSoCFull asic axi4xbar awFIFOMap_2_count", false,-1, 2,0);
        tracep->declBit(c+3471,"ysyxSoCFull asic axi4xbar awFIFOMap_2_last", false,-1);
        tracep->declBit(c+3472,"ysyxSoCFull asic axi4xbar awFIFOMap_2_portMatch", false,-1);
        tracep->declBit(c+3473,"ysyxSoCFull asic axi4xbar awFIFOMap_2", false,-1);
        tracep->declBus(c+3474,"ysyxSoCFull asic axi4xbar awFIFOMap_1_count", false,-1, 2,0);
        tracep->declBit(c+3475,"ysyxSoCFull asic axi4xbar awFIFOMap_1_last", false,-1);
        tracep->declBit(c+3476,"ysyxSoCFull asic axi4xbar awFIFOMap_1_portMatch", false,-1);
        tracep->declBit(c+3477,"ysyxSoCFull asic axi4xbar awFIFOMap_1", false,-1);
        tracep->declBus(c+3478,"ysyxSoCFull asic axi4xbar awFIFOMap_0_count", false,-1, 2,0);
        tracep->declBit(c+3479,"ysyxSoCFull asic axi4xbar awFIFOMap_0_last", false,-1);
        tracep->declBit(c+3480,"ysyxSoCFull asic axi4xbar awFIFOMap_0_portMatch", false,-1);
        tracep->declBit(c+3481,"ysyxSoCFull asic axi4xbar awFIFOMap_0", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic axi4xbar io_in_0_awready", false,-1);
        tracep->declBit(c+18402,"ysyxSoCFull asic axi4xbar anyValid_1", false,-1);
        tracep->declBit(c+15880,"ysyxSoCFull asic axi4xbar in_0_bvalid", false,-1);
        tracep->declBit(c+3482,"ysyxSoCFull asic axi4xbar in_0_arvalid", false,-1);
        tracep->declBit(c+3483,"ysyxSoCFull asic axi4xbar in_0_awvalid", false,-1);
        tracep->declBit(c+3484,"ysyxSoCFull asic axi4xbar in_0_wvalid", false,-1);
        tracep->declBit(c+3485,"ysyxSoCFull asic axi4xbar in_0_wready", false,-1);
        tracep->declBit(c+3486,"ysyxSoCFull asic axi4xbar portsAROI_filtered_0_valid", false,-1);
        tracep->declBit(c+3487,"ysyxSoCFull asic axi4xbar portsAROI_filtered_1_valid", false,-1);
        tracep->declBit(c+3488,"ysyxSoCFull asic axi4xbar portsAWOI_filtered_0_valid", false,-1);
        tracep->declBit(c+3489,"ysyxSoCFull asic axi4xbar portsAWOI_filtered_1_valid", false,-1);
        tracep->declBit(c+16233,"ysyxSoCFull asic axi4xbar allowed__0", false,-1);
        tracep->declBit(c+16234,"ysyxSoCFull asic axi4xbar allowed__1", false,-1);
        tracep->declBit(c+16235,"ysyxSoCFull asic axi4xbar allowed_1_0", false,-1);
        tracep->declBit(c+16236,"ysyxSoCFull asic axi4xbar allowed_1_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic axi4xbar awIn_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic axi4xbar awIn_0 reset", false,-1);
        tracep->declBit(c+3327,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_ready", false,-1);
        tracep->declBit(c+3328,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_valid", false,-1);
        tracep->declBus(c+3329,"ysyxSoCFull asic axi4xbar awIn_0 io_enq_bits", false,-1, 1,0);
        tracep->declBit(c+3330,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_ready", false,-1);
        tracep->declBit(c+3331,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_valid", false,-1);
        tracep->declBus(c+3332,"ysyxSoCFull asic axi4xbar awIn_0 io_deq_bits", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+3490+i*1,"ysyxSoCFull asic axi4xbar awIn_0 ram", true,(i+0), 1,0);}}
        tracep->declBus(c+3492,"ysyxSoCFull asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3493,"ysyxSoCFull asic axi4xbar awIn_0 ram_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+3329,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+3494,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_mask", false,-1);
        tracep->declBit(c+3495,"ysyxSoCFull asic axi4xbar awIn_0 ram_MPORT_en", false,-1);
        tracep->declBit(c+3494,"ysyxSoCFull asic axi4xbar awIn_0 enq_ptr_value", false,-1);
        tracep->declBit(c+3493,"ysyxSoCFull asic axi4xbar awIn_0 deq_ptr_value", false,-1);
        tracep->declBit(c+3496,"ysyxSoCFull asic axi4xbar awIn_0 maybe_full", false,-1);
        tracep->declBit(c+3497,"ysyxSoCFull asic axi4xbar awIn_0 ptr_match", false,-1);
        tracep->declBit(c+3498,"ysyxSoCFull asic axi4xbar awIn_0 empty", false,-1);
        tracep->declBit(c+3499,"ysyxSoCFull asic axi4xbar awIn_0 full", false,-1);
        tracep->declBit(c+3500,"ysyxSoCFull asic axi4xbar awIn_0 do_enq", false,-1);
        tracep->declBit(c+3501,"ysyxSoCFull asic axi4xbar awIn_0 do_deq", false,-1);
        tracep->declBit(c+131,"ysyxSoCFull asic apbxbar auto_in_psel", false,-1);
        tracep->declBit(c+132,"ysyxSoCFull asic apbxbar auto_in_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic apbxbar auto_in_pwrite", false,-1);
        tracep->declBus(c+18036,"ysyxSoCFull asic apbxbar auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+134,"ysyxSoCFull asic apbxbar auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic apbxbar auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18037,"ysyxSoCFull asic apbxbar auto_in_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic apbxbar auto_in_pslverr", false,-1);
        tracep->declBus(c+19830,"ysyxSoCFull asic apbxbar auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+18038,"ysyxSoCFull asic apbxbar auto_out_1_psel", false,-1);
        tracep->declBit(c+18039,"ysyxSoCFull asic apbxbar auto_out_1_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic apbxbar auto_out_1_pwrite", false,-1);
        tracep->declBus(c+18040,"ysyxSoCFull asic apbxbar auto_out_1_paddr", false,-1, 28,0);
        tracep->declBus(c+134,"ysyxSoCFull asic apbxbar auto_out_1_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic apbxbar auto_out_1_pstrb", false,-1, 3,0);
        tracep->declBit(c+18041,"ysyxSoCFull asic apbxbar auto_out_1_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic apbxbar auto_out_1_pslverr", false,-1);
        tracep->declBus(c+19831,"ysyxSoCFull asic apbxbar auto_out_1_prdata", false,-1, 31,0);
        tracep->declBit(c+18042,"ysyxSoCFull asic apbxbar auto_out_0_psel", false,-1);
        tracep->declBit(c+18043,"ysyxSoCFull asic apbxbar auto_out_0_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic apbxbar auto_out_0_pwrite", false,-1);
        tracep->declBus(c+18036,"ysyxSoCFull asic apbxbar auto_out_0_paddr", false,-1, 29,0);
        tracep->declBus(c+134,"ysyxSoCFull asic apbxbar auto_out_0_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic apbxbar auto_out_0_pstrb", false,-1, 3,0);
        tracep->declBit(c+18044,"ysyxSoCFull asic apbxbar auto_out_0_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic apbxbar auto_out_0_pslverr", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic apbxbar auto_out_0_prdata", false,-1, 31,0);
        tracep->declBit(c+18045,"ysyxSoCFull asic apbxbar sel_0", false,-1);
        tracep->declBit(c+18046,"ysyxSoCFull asic apbxbar sel_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu clock", false,-1);
        tracep->declBit(c+19832,"ysyxSoCFull asic cpu reset", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic cpu auto_master_out_awready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic cpu auto_master_out_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu auto_master_out_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu auto_master_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu auto_master_out_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu auto_master_out_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic cpu auto_master_out_awburst", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic cpu auto_master_out_wready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic cpu auto_master_out_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic cpu auto_master_out_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic cpu auto_master_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic cpu auto_master_out_wlast", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic cpu auto_master_out_bready", false,-1);
        tracep->declBit(c+15880,"ysyxSoCFull asic cpu auto_master_out_bvalid", false,-1);
        tracep->declBus(c+18090,"ysyxSoCFull asic cpu auto_master_out_bid", false,-1, 3,0);
        tracep->declBus(c+15881,"ysyxSoCFull asic cpu auto_master_out_bresp", false,-1, 1,0);
        tracep->declBit(c+117,"ysyxSoCFull asic cpu auto_master_out_arready", false,-1);
        tracep->declBit(c+118,"ysyxSoCFull asic cpu auto_master_out_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic cpu auto_master_out_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic cpu auto_master_out_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic cpu auto_master_out_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic cpu auto_master_out_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic cpu auto_master_out_arburst", false,-1, 1,0);
        tracep->declBit(c+119,"ysyxSoCFull asic cpu auto_master_out_rready", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull asic cpu auto_master_out_rvalid", false,-1);
        tracep->declBus(c+18091,"ysyxSoCFull asic cpu auto_master_out_rid", false,-1, 3,0);
        tracep->declQuad(c+19826,"ysyxSoCFull asic cpu auto_master_out_rdata", false,-1, 63,0);
        tracep->declBus(c+15883,"ysyxSoCFull asic cpu auto_master_out_rresp", false,-1, 1,0);
        tracep->declBit(c+18092,"ysyxSoCFull asic cpu auto_master_out_rlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu interrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu_clock", false,-1);
        tracep->declBit(c+19832,"ysyxSoCFull asic cpu cpu_reset", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_interrupt", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic cpu cpu_io_master_awready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic cpu cpu_io_master_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu_io_master_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu_io_master_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu_io_master_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu_io_master_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic cpu cpu_io_master_awburst", false,-1, 1,0);
        tracep->declBit(c+114,"ysyxSoCFull asic cpu cpu_io_master_wready", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic cpu cpu_io_master_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic cpu cpu_io_master_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic cpu cpu_io_master_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic cpu cpu_io_master_wlast", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic cpu cpu_io_master_bready", false,-1);
        tracep->declBit(c+15880,"ysyxSoCFull asic cpu cpu_io_master_bvalid", false,-1);
        tracep->declBus(c+18090,"ysyxSoCFull asic cpu cpu_io_master_bid", false,-1, 3,0);
        tracep->declBus(c+15881,"ysyxSoCFull asic cpu cpu_io_master_bresp", false,-1, 1,0);
        tracep->declBit(c+117,"ysyxSoCFull asic cpu cpu_io_master_arready", false,-1);
        tracep->declBit(c+118,"ysyxSoCFull asic cpu cpu_io_master_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic cpu cpu_io_master_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic cpu cpu_io_master_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic cpu cpu_io_master_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic cpu cpu_io_master_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic cpu cpu_io_master_arburst", false,-1, 1,0);
        tracep->declBit(c+119,"ysyxSoCFull asic cpu cpu_io_master_rready", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull asic cpu cpu_io_master_rvalid", false,-1);
        tracep->declBus(c+18091,"ysyxSoCFull asic cpu cpu_io_master_rid", false,-1, 3,0);
        tracep->declQuad(c+19826,"ysyxSoCFull asic cpu cpu_io_master_rdata", false,-1, 63,0);
        tracep->declBus(c+15883,"ysyxSoCFull asic cpu cpu_io_master_rresp", false,-1, 1,0);
        tracep->declBit(c+18092,"ysyxSoCFull asic cpu cpu_io_master_rlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_awready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_awvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu_io_slave_awid", false,-1, 3,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic cpu cpu_io_slave_awaddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu_io_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull asic cpu cpu_io_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu_io_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_wready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_wvalid", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull asic cpu cpu_io_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu_io_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_wlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_bready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_bvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu_io_slave_bid", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu_io_slave_bresp", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_arready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_arvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu_io_slave_arid", false,-1, 3,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic cpu cpu_io_slave_araddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu_io_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull asic cpu cpu_io_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu_io_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_rready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_rvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu_io_slave_rid", false,-1, 3,0);
        tracep->declQuad(c+19859,"ysyxSoCFull asic cpu cpu_io_slave_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu_io_slave_rresp", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu_io_slave_rlast", false,-1);
        tracep->declArray(c+3502,"ysyxSoCFull asic cpu data_out0", false,-1, 127,0);
        tracep->declArray(c+3506,"ysyxSoCFull asic cpu data_in0", false,-1, 127,0);
        tracep->declArray(c+3510,"ysyxSoCFull asic cpu data_strb0", false,-1, 127,0);
        tracep->declBus(c+3514,"ysyxSoCFull asic cpu data_addr0", false,-1, 5,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu ce0", false,-1);
        tracep->declBit(c+3515,"ysyxSoCFull asic cpu we0", false,-1);
        tracep->declArray(c+3516,"ysyxSoCFull asic cpu data_out1", false,-1, 127,0);
        tracep->declArray(c+3520,"ysyxSoCFull asic cpu data_in1", false,-1, 127,0);
        tracep->declArray(c+3524,"ysyxSoCFull asic cpu data_strb1", false,-1, 127,0);
        tracep->declBus(c+3528,"ysyxSoCFull asic cpu data_addr1", false,-1, 5,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu ce1", false,-1);
        tracep->declBit(c+3529,"ysyxSoCFull asic cpu we1", false,-1);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu data_out2", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_in2", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_strb2", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu data_addr2", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu ce2", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu we2", false,-1);
        tracep->declArray(c+3534,"ysyxSoCFull asic cpu data_out3", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_in3", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_strb3", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu data_addr3", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu ce3", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu we3", false,-1);
        tracep->declArray(c+3538,"ysyxSoCFull asic cpu data_out4", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_in4", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_strb4", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu data_addr4", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu ce4", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu we4", false,-1);
        tracep->declArray(c+3542,"ysyxSoCFull asic cpu data_out5", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_in5", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_strb5", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu data_addr5", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu ce5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu we5", false,-1);
        tracep->declArray(c+3546,"ysyxSoCFull asic cpu data_out6", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_in6", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_strb6", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu data_addr6", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu ce6", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu we6", false,-1);
        tracep->declArray(c+3550,"ysyxSoCFull asic cpu data_out7", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_in7", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu data_strb7", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu data_addr7", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu ce7", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu we7", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu clock", false,-1);
        tracep->declBit(c+19832,"ysyxSoCFull asic cpu cpu reset", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_interrupt", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu io_master_awid", false,-1, 3,0);
        tracep->declBus(c+95,"ysyxSoCFull asic cpu cpu io_master_awaddr", false,-1, 31,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu io_master_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu io_master_awsize", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic cpu cpu io_master_awburst", false,-1, 1,0);
        tracep->declBit(c+113,"ysyxSoCFull asic cpu cpu io_master_awvalid", false,-1);
        tracep->declBit(c+112,"ysyxSoCFull asic cpu cpu io_master_awready", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic cpu cpu io_master_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic cpu cpu io_master_wstrb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic cpu cpu io_master_wlast", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic cpu cpu io_master_wvalid", false,-1);
        tracep->declBit(c+114,"ysyxSoCFull asic cpu cpu io_master_wready", false,-1);
        tracep->declBus(c+18090,"ysyxSoCFull asic cpu cpu io_master_bid", false,-1, 3,0);
        tracep->declBus(c+15881,"ysyxSoCFull asic cpu cpu io_master_bresp", false,-1, 1,0);
        tracep->declBit(c+15880,"ysyxSoCFull asic cpu cpu io_master_bvalid", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic cpu cpu io_master_bready", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic cpu cpu io_master_arid", false,-1, 3,0);
        tracep->declBus(c+108,"ysyxSoCFull asic cpu cpu io_master_araddr", false,-1, 31,0);
        tracep->declBus(c+109,"ysyxSoCFull asic cpu cpu io_master_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic cpu cpu io_master_arsize", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic cpu cpu io_master_arburst", false,-1, 1,0);
        tracep->declBit(c+118,"ysyxSoCFull asic cpu cpu io_master_arvalid", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic cpu cpu io_master_arready", false,-1);
        tracep->declBus(c+18091,"ysyxSoCFull asic cpu cpu io_master_rid", false,-1, 3,0);
        tracep->declQuad(c+19826,"ysyxSoCFull asic cpu cpu io_master_rdata", false,-1, 63,0);
        tracep->declBus(c+15883,"ysyxSoCFull asic cpu cpu io_master_rresp", false,-1, 1,0);
        tracep->declBit(c+18092,"ysyxSoCFull asic cpu cpu io_master_rlast", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull asic cpu cpu io_master_rvalid", false,-1);
        tracep->declBit(c+119,"ysyxSoCFull asic cpu cpu io_master_rready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_awready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_awvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu io_slave_awid", false,-1, 3,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic cpu cpu io_slave_awaddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu io_slave_awlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull asic cpu cpu io_slave_awsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu io_slave_awburst", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_wready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_wvalid", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull asic cpu cpu io_slave_wdata", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu io_slave_wstrb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_wlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_bready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_bvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu io_slave_bid", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu io_slave_bresp", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_arready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_arvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu io_slave_arid", false,-1, 3,0);
        tracep->declBus(c+19869,"ysyxSoCFull asic cpu cpu io_slave_araddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu io_slave_arlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull asic cpu cpu io_slave_arsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu io_slave_arburst", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_rready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_rvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu io_slave_rid", false,-1, 3,0);
        tracep->declQuad(c+19859,"ysyxSoCFull asic cpu cpu io_slave_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu io_slave_rresp", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_slave_rlast", false,-1);
        tracep->declBus(c+3514,"ysyxSoCFull asic cpu cpu io_sram0_addr", false,-1, 5,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_sram0_cen", false,-1);
        tracep->declBit(c+3515,"ysyxSoCFull asic cpu cpu io_sram0_wen", false,-1);
        tracep->declArray(c+3510,"ysyxSoCFull asic cpu cpu io_sram0_wmask", false,-1, 127,0);
        tracep->declArray(c+3506,"ysyxSoCFull asic cpu cpu io_sram0_wdata", false,-1, 127,0);
        tracep->declArray(c+3502,"ysyxSoCFull asic cpu cpu io_sram0_rdata", false,-1, 127,0);
        tracep->declBus(c+3528,"ysyxSoCFull asic cpu cpu io_sram1_addr", false,-1, 5,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu io_sram1_cen", false,-1);
        tracep->declBit(c+3529,"ysyxSoCFull asic cpu cpu io_sram1_wen", false,-1);
        tracep->declArray(c+3524,"ysyxSoCFull asic cpu cpu io_sram1_wmask", false,-1, 127,0);
        tracep->declArray(c+3520,"ysyxSoCFull asic cpu cpu io_sram1_wdata", false,-1, 127,0);
        tracep->declArray(c+3516,"ysyxSoCFull asic cpu cpu io_sram1_rdata", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu cpu io_sram2_addr", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram2_cen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram2_wen", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram2_wmask", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram2_wdata", false,-1, 127,0);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu cpu io_sram2_rdata", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu cpu io_sram3_addr", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram3_cen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram3_wen", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram3_wmask", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram3_wdata", false,-1, 127,0);
        tracep->declArray(c+3534,"ysyxSoCFull asic cpu cpu io_sram3_rdata", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu cpu io_sram4_addr", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram4_cen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram4_wen", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram4_wmask", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram4_wdata", false,-1, 127,0);
        tracep->declArray(c+3538,"ysyxSoCFull asic cpu cpu io_sram4_rdata", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu cpu io_sram5_addr", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram5_cen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram5_wen", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram5_wmask", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram5_wdata", false,-1, 127,0);
        tracep->declArray(c+3542,"ysyxSoCFull asic cpu cpu io_sram5_rdata", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu cpu io_sram6_addr", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram6_cen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram6_wen", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram6_wmask", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram6_wdata", false,-1, 127,0);
        tracep->declArray(c+3546,"ysyxSoCFull asic cpu cpu io_sram6_rdata", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu cpu io_sram7_addr", false,-1, 5,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram7_cen", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu io_sram7_wen", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram7_wmask", false,-1, 127,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu cpu io_sram7_wdata", false,-1, 127,0);
        tracep->declArray(c+3550,"ysyxSoCFull asic cpu cpu io_sram7_rdata", false,-1, 127,0);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rst", false,-1);
        tracep->declBus(c+3555,"ysyxSoCFull asic cpu cpu countr", false,-1, 4,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu aclk", false,-1);
        tracep->declQuad(c+3556,"ysyxSoCFull asic cpu cpu rvcpu_inst_addr", false,-1, 63,0);
        tracep->declQuad(c+3558,"ysyxSoCFull asic cpu cpu rvcpu_data_addr", false,-1, 63,0);
        tracep->declBus(c+3560,"ysyxSoCFull asic cpu cpu rvcpu_wmask", false,-1, 7,0);
        tracep->declQuad(c+3561,"ysyxSoCFull asic cpu cpu rvcpu_data_o", false,-1, 63,0);
        tracep->declBit(c+3563,"ysyxSoCFull asic cpu cpu rvcpu_we", false,-1);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu cpu rvcpu_re", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu cache_fnece", false,-1);
        tracep->declBit(c+3566,"ysyxSoCFull asic cpu cpu core_stall_l", false,-1);
        tracep->declBus(c+3567,"ysyxSoCFull asic cpu cpu rvcpu_we_type", false,-1, 2,0);
        tracep->declBus(c+3568,"ysyxSoCFull asic cpu cpu rvcpu_re_type", false,-1, 2,0);
        tracep->declQuad(c+3569,"ysyxSoCFull asic cpu cpu uncache_arb_data", false,-1, 63,0);
        tracep->declQuad(c+3571,"ysyxSoCFull asic cpu cpu uncache_arb_addr", false,-1, 63,0);
        tracep->declBus(c+3573,"ysyxSoCFull asic cpu cpu uncache_arb_mask", false,-1, 7,0);
        tracep->declQuad(c+3574,"ysyxSoCFull asic cpu cpu uncache_arb_data_o", false,-1, 63,0);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu cpu uncache_arb_we", false,-1);
        tracep->declBit(c+3577,"ysyxSoCFull asic cpu cpu uncache_arb_re", false,-1);
        tracep->declBus(c+3578,"ysyxSoCFull asic cpu cpu uncahce_arb_size", false,-1, 2,0);
        tracep->declBit(c+3579,"ysyxSoCFull asic cpu cpu uncache_arb_finish", false,-1);
        tracep->declQuad(c+3580,"ysyxSoCFull asic cpu cpu uncache_dc_data", false,-1, 63,0);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu uncache_dc_addr", false,-1, 63,0);
        tracep->declBus(c+3584,"ysyxSoCFull asic cpu cpu uncache_dc_mask", false,-1, 7,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu uncache_dc_fence", false,-1);
        tracep->declQuad(c+3585,"ysyxSoCFull asic cpu cpu uncache_dc_data_o", false,-1, 63,0);
        tracep->declBit(c+3587,"ysyxSoCFull asic cpu cpu uncache_dc_we", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu uncache_dc_re", false,-1);
        tracep->declBit(c+3589,"ysyxSoCFull asic cpu cpu uncache_dc_finish", false,-1);
        tracep->declBus(c+3590,"ysyxSoCFull asic cpu cpu i_cache_inst_data", false,-1, 31,0);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu i_cache_inst_valid", false,-1);
        tracep->declBit(c+3592,"ysyxSoCFull asic cpu cpu i_cache_read_ena", false,-1);
        tracep->declQuad(c+3593,"ysyxSoCFull asic cpu cpu i_cache_addr", false,-1, 63,0);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu i_cache_ready", false,-1);
        tracep->declBit(c+19877,"ysyxSoCFull asic cpu cpu i_caceh_resp", false,-1);
        tracep->declQuad(c+3596,"ysyxSoCFull asic cpu cpu d_cache_data_out", false,-1, 63,0);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu d_cache_mem_finish", false,-1);
        tracep->declQuad(c+3599,"ysyxSoCFull asic cpu cpu d_cache_out_addr", false,-1, 63,0);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu d_cache_out_data", false,-1, 63,0);
        tracep->declBit(c+19878,"ysyxSoCFull asic cpu cpu d_cache_out_resp", false,-1);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu d_cache_out_type", false,-1, 3,0);
        tracep->declQuad(c+3604,"ysyxSoCFull asic cpu cpu arbitrate_d_data", false,-1, 63,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu arbitrate_d_ok", false,-1);
        tracep->declQuad(c+3607,"ysyxSoCFull asic cpu cpu arbitrate_i_data", false,-1, 63,0);
        tracep->declBit(c+3609,"ysyxSoCFull asic cpu cpu arbitrate_i_ok", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu time_init_sign", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu interrupt_", false,-1);
        tracep->declBus(c+3611,"ysyxSoCFull asic cpu cpu t_axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+3612,"ysyxSoCFull asic cpu cpu t_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu t_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+3614,"ysyxSoCFull asic cpu cpu t_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+19879,"ysyxSoCFull asic cpu cpu t_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+19880,"ysyxSoCFull asic cpu cpu t_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+19862,"ysyxSoCFull asic cpu cpu t_axi_aw_port", false,-1, 2,0);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu t_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+3615,"ysyxSoCFull asic cpu cpu t_axi_aw_ready", false,-1);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu t_axi_aw_valid", false,-1);
        tracep->declQuad(c+3617,"ysyxSoCFull asic cpu cpu t_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+3619,"ysyxSoCFull asic cpu cpu t_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+3620,"ysyxSoCFull asic cpu cpu t_axi_w_last", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull asic cpu cpu t_axi_w_valid", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull asic cpu cpu t_axi_w_ready", false,-1);
        tracep->declBus(c+18403,"ysyxSoCFull asic cpu cpu t_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+18404,"ysyxSoCFull asic cpu cpu t_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+18405,"ysyxSoCFull asic cpu cpu t_axi_b_valid", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull asic cpu cpu t_axi_b_ready", false,-1);
        tracep->declBus(c+3624,"ysyxSoCFull asic cpu cpu t_axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+3625,"ysyxSoCFull asic cpu cpu t_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu t_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+3627,"ysyxSoCFull asic cpu cpu t_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+19879,"ysyxSoCFull asic cpu cpu t_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+19880,"ysyxSoCFull asic cpu cpu t_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+19862,"ysyxSoCFull asic cpu cpu t_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu t_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+3628,"ysyxSoCFull asic cpu cpu t_axi_ar_valid", false,-1);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu t_axi_ar_ready", false,-1);
        tracep->declBus(c+18406,"ysyxSoCFull asic cpu cpu t_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+18407,"ysyxSoCFull asic cpu cpu t_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+18409,"ysyxSoCFull asic cpu cpu t_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+18410,"ysyxSoCFull asic cpu cpu t_axi_r_last", false,-1);
        tracep->declBit(c+18411,"ysyxSoCFull asic cpu cpu t_axi_r_valid", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu t_axi_r_ready", false,-1);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu add_axi_aw_id", false,-1, 7,0);
        tracep->declArray(c+3632,"ysyxSoCFull asic cpu cpu add_axi_aw_addr", false,-1, 127,0);
        tracep->declBus(c+3636,"ysyxSoCFull asic cpu cpu add_axi_aw_len", false,-1, 15,0);
        tracep->declBus(c+3637,"ysyxSoCFull asic cpu cpu add_axi_aw_size", false,-1, 5,0);
        tracep->declBus(c+3638,"ysyxSoCFull asic cpu cpu add_axi_aw_burst", false,-1, 3,0);
        tracep->declBus(c+3639,"ysyxSoCFull asic cpu cpu add_axi_aw_cache", false,-1, 7,0);
        tracep->declBus(c+3640,"ysyxSoCFull asic cpu cpu add_axi_aw_prot", false,-1, 5,0);
        tracep->declBus(c+3641,"ysyxSoCFull asic cpu cpu add_axi_aw_qos", false,-1, 7,0);
        tracep->declBus(c+3642,"ysyxSoCFull asic cpu cpu add_axi_aw_valid", false,-1, 1,0);
        tracep->declBus(c+3643,"ysyxSoCFull asic cpu cpu add_axi_aw_ready", false,-1, 1,0);
        tracep->declArray(c+3644,"ysyxSoCFull asic cpu cpu add_axi_w_data", false,-1, 127,0);
        tracep->declBus(c+3648,"ysyxSoCFull asic cpu cpu add_axi_w_strb", false,-1, 15,0);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu add_axi_w_last", false,-1, 1,0);
        tracep->declBus(c+3650,"ysyxSoCFull asic cpu cpu add_axi_w_valid", false,-1, 1,0);
        tracep->declBus(c+3651,"ysyxSoCFull asic cpu cpu add_axi_w_ready", false,-1, 1,0);
        tracep->declBus(c+18412,"ysyxSoCFull asic cpu cpu add_axi_b_id", false,-1, 7,0);
        tracep->declBus(c+16237,"ysyxSoCFull asic cpu cpu add_axi_b_resp", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull asic cpu cpu add_axi_b_valid", false,-1, 1,0);
        tracep->declBus(c+3652,"ysyxSoCFull asic cpu cpu add_axi_b_ready", false,-1, 1,0);
        tracep->declBus(c+3653,"ysyxSoCFull asic cpu cpu add_axi_ar_id", false,-1, 7,0);
        tracep->declArray(c+3654,"ysyxSoCFull asic cpu cpu add_axi_ar_addr", false,-1, 127,0);
        tracep->declBus(c+3658,"ysyxSoCFull asic cpu cpu add_axi_ar_len", false,-1, 15,0);
        tracep->declBus(c+3659,"ysyxSoCFull asic cpu cpu add_axi_ar_size", false,-1, 5,0);
        tracep->declBus(c+3660,"ysyxSoCFull asic cpu cpu add_axi_ar_burst", false,-1, 3,0);
        tracep->declBus(c+3661,"ysyxSoCFull asic cpu cpu add_axi_ar_cache", false,-1, 7,0);
        tracep->declBus(c+3662,"ysyxSoCFull asic cpu cpu add_axi_ar_prot", false,-1, 5,0);
        tracep->declBus(c+3663,"ysyxSoCFull asic cpu cpu add_axi_ar_qos", false,-1, 7,0);
        tracep->declBus(c+3664,"ysyxSoCFull asic cpu cpu add_axi_ar_valid", false,-1, 1,0);
        tracep->declBus(c+3665,"ysyxSoCFull asic cpu cpu add_axi_ar_ready", false,-1, 1,0);
        tracep->declBus(c+18414,"ysyxSoCFull asic cpu cpu add_axi_r_id", false,-1, 7,0);
        tracep->declArray(c+18415,"ysyxSoCFull asic cpu cpu add_axi_r_data", false,-1, 127,0);
        tracep->declBus(c+16238,"ysyxSoCFull asic cpu cpu add_axi_r_resp", false,-1, 3,0);
        tracep->declBus(c+18419,"ysyxSoCFull asic cpu cpu add_axi_r_last", false,-1, 1,0);
        tracep->declBus(c+18420,"ysyxSoCFull asic cpu cpu add_axi_r_valid", false,-1, 1,0);
        tracep->declBus(c+3666,"ysyxSoCFull asic cpu cpu add_axi_r_ready", false,-1, 1,0);
        tracep->declBus(c+94,"ysyxSoCFull asic cpu cpu soc_axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+3667,"ysyxSoCFull asic cpu cpu soc_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+96,"ysyxSoCFull asic cpu cpu soc_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic cpu cpu soc_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+98,"ysyxSoCFull asic cpu cpu soc_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+3669,"ysyxSoCFull asic cpu cpu soc_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+3670,"ysyxSoCFull asic cpu cpu soc_axi_aw_port", false,-1, 2,0);
        tracep->declBus(c+3671,"ysyxSoCFull asic cpu cpu soc_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+112,"ysyxSoCFull asic cpu cpu soc_axi_aw_ready", false,-1);
        tracep->declBit(c+113,"ysyxSoCFull asic cpu cpu soc_axi_aw_valid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic cpu cpu soc_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic cpu cpu soc_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+104,"ysyxSoCFull asic cpu cpu soc_axi_w_last", false,-1);
        tracep->declBit(c+115,"ysyxSoCFull asic cpu cpu soc_axi_w_valid", false,-1);
        tracep->declBit(c+114,"ysyxSoCFull asic cpu cpu soc_axi_w_ready", false,-1);
        tracep->declBus(c+18090,"ysyxSoCFull asic cpu cpu soc_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+15881,"ysyxSoCFull asic cpu cpu soc_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+15880,"ysyxSoCFull asic cpu cpu soc_axi_b_valid", false,-1);
        tracep->declBit(c+116,"ysyxSoCFull asic cpu cpu soc_axi_b_ready", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic cpu cpu soc_axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+3672,"ysyxSoCFull asic cpu cpu soc_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+109,"ysyxSoCFull asic cpu cpu soc_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic cpu cpu soc_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+111,"ysyxSoCFull asic cpu cpu soc_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+3674,"ysyxSoCFull asic cpu cpu soc_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+3675,"ysyxSoCFull asic cpu cpu soc_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+3676,"ysyxSoCFull asic cpu cpu soc_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+118,"ysyxSoCFull asic cpu cpu soc_axi_ar_valid", false,-1);
        tracep->declBit(c+117,"ysyxSoCFull asic cpu cpu soc_axi_ar_ready", false,-1);
        tracep->declBus(c+18091,"ysyxSoCFull asic cpu cpu soc_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+19826,"ysyxSoCFull asic cpu cpu soc_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+15883,"ysyxSoCFull asic cpu cpu soc_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+18092,"ysyxSoCFull asic cpu cpu soc_axi_r_last", false,-1);
        tracep->declBit(c+15882,"ysyxSoCFull asic cpu cpu soc_axi_r_valid", false,-1);
        tracep->declBit(c+119,"ysyxSoCFull asic cpu cpu soc_axi_r_ready", false,-1);
        tracep->declBus(c+3677,"ysyxSoCFull asic cpu cpu tim_axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+3678,"ysyxSoCFull asic cpu cpu tim_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+3680,"ysyxSoCFull asic cpu cpu tim_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+3681,"ysyxSoCFull asic cpu cpu tim_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+3682,"ysyxSoCFull asic cpu cpu tim_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu tim_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+3684,"ysyxSoCFull asic cpu cpu tim_axi_aw_port", false,-1, 2,0);
        tracep->declBus(c+3685,"ysyxSoCFull asic cpu cpu tim_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+3686,"ysyxSoCFull asic cpu cpu tim_axi_aw_ready", false,-1);
        tracep->declBit(c+3686,"ysyxSoCFull asic cpu cpu tim_axi_aw_valid", false,-1);
        tracep->declQuad(c+3687,"ysyxSoCFull asic cpu cpu tim_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+3689,"ysyxSoCFull asic cpu cpu tim_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+3690,"ysyxSoCFull asic cpu cpu tim_axi_w_last", false,-1);
        tracep->declBit(c+3691,"ysyxSoCFull asic cpu cpu tim_axi_w_valid", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull asic cpu cpu tim_axi_w_ready", false,-1);
        tracep->declBus(c+3693,"ysyxSoCFull asic cpu cpu tim_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu tim_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+3694,"ysyxSoCFull asic cpu cpu tim_axi_b_valid", false,-1);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu tim_axi_b_ready", false,-1);
        tracep->declBus(c+3696,"ysyxSoCFull asic cpu cpu tim_axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+3697,"ysyxSoCFull asic cpu cpu tim_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+3699,"ysyxSoCFull asic cpu cpu tim_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu tim_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+3701,"ysyxSoCFull asic cpu cpu tim_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+3702,"ysyxSoCFull asic cpu cpu tim_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+3703,"ysyxSoCFull asic cpu cpu tim_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+3704,"ysyxSoCFull asic cpu cpu tim_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+3705,"ysyxSoCFull asic cpu cpu tim_axi_ar_valid", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu tim_axi_ar_ready", false,-1);
        tracep->declBus(c+3706,"ysyxSoCFull asic cpu cpu tim_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+3707,"ysyxSoCFull asic cpu cpu tim_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu tim_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu tim_axi_r_last", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu tim_axi_r_valid", false,-1);
        tracep->declBit(c+3710,"ysyxSoCFull asic cpu cpu tim_axi_r_ready", false,-1);
        tracep->declBus(c+3711,"ysyxSoCFull asic cpu cpu mmio_thing", false,-1, 1,0);
        tracep->declBus(c+3514,"ysyxSoCFull asic cpu cpu inst_cache_addr", false,-1, 5,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu inst_cache_ce", false,-1);
        tracep->declBit(c+3712,"ysyxSoCFull asic cpu cpu inst_cache_we", false,-1);
        tracep->declArray(c+3713,"ysyxSoCFull asic cpu cpu inst_cache_strb", false,-1, 127,0);
        tracep->declArray(c+3506,"ysyxSoCFull asic cpu cpu inst_cache_wdata", false,-1, 127,0);
        tracep->declBus(c+3528,"ysyxSoCFull asic cpu cpu data_cache_addr", false,-1, 5,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu data_cache_ce", false,-1);
        tracep->declBit(c+3717,"ysyxSoCFull asic cpu cpu data_cache_we", false,-1);
        tracep->declArray(c+3718,"ysyxSoCFull asic cpu cpu data_cache_strb", false,-1, 127,0);
        tracep->declArray(c+3520,"ysyxSoCFull asic cpu cpu data_cache_wdata", false,-1, 127,0);
        tracep->declBus(c+3711,"ysyxSoCFull asic cpu cpu prot_chose_write", false,-1, 1,0);
        tracep->declBus(c+3711,"ysyxSoCFull asic cpu cpu prot_chose_read", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 rst", false,-1);
        tracep->declQuad(c+3556,"ysyxSoCFull asic cpu cpu rvcpu1 inst_addr", false,-1, 63,0);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu rvcpu1 inst_ready", false,-1);
        tracep->declBus(c+3590,"ysyxSoCFull asic cpu cpu rvcpu1 inst", false,-1, 31,0);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu rvcpu1 bui_inst_valid", false,-1);
        tracep->declBit(c+3566,"ysyxSoCFull asic cpu cpu rvcpu1 core_stall_sign", false,-1);
        tracep->declQuad(c+3558,"ysyxSoCFull asic cpu cpu rvcpu1 data_addr", false,-1, 63,0);
        tracep->declBus(c+3560,"ysyxSoCFull asic cpu cpu rvcpu1 wmask", false,-1, 7,0);
        tracep->declQuad(c+3561,"ysyxSoCFull asic cpu cpu rvcpu1 data_o", false,-1, 63,0);
        tracep->declQuad(c+3596,"ysyxSoCFull asic cpu cpu rvcpu1 data_i", false,-1, 63,0);
        tracep->declBus(c+3567,"ysyxSoCFull asic cpu cpu rvcpu1 we_type_data", false,-1, 2,0);
        tracep->declBit(c+3563,"ysyxSoCFull asic cpu cpu rvcpu1 we", false,-1);
        tracep->declBus(c+3568,"ysyxSoCFull asic cpu cpu rvcpu1 re_type_data", false,-1, 2,0);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu cpu rvcpu1 re", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu rvcpu1 fence", false,-1);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu rvcpu1 mem_finish", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu rvcpu1 timer_intr", false,-1);
        tracep->declQuad(c+3722,"ysyxSoCFull asic cpu cpu rvcpu1 pip_regfile_x1", false,-1, 63,0);
        tracep->declBit(c+3724,"ysyxSoCFull asic cpu cpu rvcpu1 pip_refflie_x1_ena", false,-1);
        tracep->declBus(c+3725,"ysyxSoCFull asic cpu cpu rvcpu1 pip_regfile_x1_addr", false,-1, 4,0);
        tracep->declQuad(c+3726,"ysyxSoCFull asic cpu cpu rvcpu1 pip_pc", false,-1, 63,0);
        tracep->declBit(c+3728,"ysyxSoCFull asic cpu cpu rvcpu1 if_stall_req", false,-1);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu rvcpu1 if_id_pc", false,-1, 63,0);
        tracep->declBus(c+3731,"ysyxSoCFull asic cpu cpu rvcpu1 if_id_inst", false,-1, 31,0);
        tracep->declBit(c+3732,"ysyxSoCFull asic cpu cpu rvcpu1 ex_flush", false,-1);
        tracep->declQuad(c+3733,"ysyxSoCFull asic cpu cpu rvcpu1 ex_id_rd_data", false,-1, 63,0);
        tracep->declBus(c+3735,"ysyxSoCFull asic cpu cpu rvcpu1 ex_id_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3736,"ysyxSoCFull asic cpu cpu rvcpu1 ex_id_rd_ena", false,-1);
        tracep->declBus(c+3737,"ysyxSoCFull asic cpu cpu rvcpu1 ex_id_rd_type", false,-1, 7,0);
        tracep->declBus(c+3738,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem_sel", false,-1, 2,0);
        tracep->declQuad(c+3739,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem_addr", false,-1, 63,0);
        tracep->declBit(c+3741,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem_fence", false,-1);
        tracep->declBit(c+3732,"ysyxSoCFull asic cpu cpu rvcpu1 ex_pc_branchena", false,-1);
        tracep->declQuad(c+3742,"ysyxSoCFull asic cpu cpu rvcpu1 ex_pc_branchpc", false,-1, 63,0);
        tracep->declBit(c+3744,"ysyxSoCFull asic cpu cpu rvcpu1 ex_ctrl_req", false,-1);
        tracep->declBus(c+3745,"ysyxSoCFull asic cpu cpu rvcpu1 id_reg_addr1", false,-1, 4,0);
        tracep->declBit(c+3746,"ysyxSoCFull asic cpu cpu rvcpu1 id_reg_ena1", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu rvcpu1 id_reg_addr2", false,-1, 4,0);
        tracep->declBit(c+3748,"ysyxSoCFull asic cpu cpu rvcpu1 id_reg_ena2", false,-1);
        tracep->declBit(c+3749,"ysyxSoCFull asic cpu cpu rvcpu1 id_ctrl_req", false,-1);
        tracep->declBus(c+3750,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_type", false,-1, 7,0);
        tracep->declBus(c+3751,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_opcode", false,-1, 7,0);
        tracep->declQuad(c+3752,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_op", false,-1, 63,0);
        tracep->declQuad(c+3754,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_op2", false,-1, 63,0);
        tracep->declBit(c+3756,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_rd_ena", false,-1);
        tracep->declBus(c+3757,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_rd_addr", false,-1, 4,0);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_pc", false,-1, 63,0);
        tracep->declBus(c+3760,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_s_offset", false,-1, 11,0);
        tracep->declBus(c+3761,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_memsel", false,-1, 2,0);
        tracep->declQuad(c+3762,"ysyxSoCFull asic cpu cpu rvcpu1 id_pip_jalrpc", false,-1, 63,0);
        tracep->declBit(c+3764,"ysyxSoCFull asic cpu cpu rvcpu1 id_pip_jalrena", false,-1);
        tracep->declBit(c+3765,"ysyxSoCFull asic cpu cpu rvcpu1 id_if_flush", false,-1);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu rvcpu1 stall_ctrl", false,-1, 4,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu rvcpu1 regs_id_data1", false,-1, 63,0);
        tracep->declQuad(c+3769,"ysyxSoCFull asic cpu cpu rvcpu1 regs_id_data2", false,-1, 63,0);
        tracep->declQuad(c+3771,"ysyxSoCFull asic cpu cpu rvcpu1 mem_id_data", false,-1, 63,0);
        tracep->declBus(c+3773,"ysyxSoCFull asic cpu cpu rvcpu1 mem_id_addr", false,-1, 4,0);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu rvcpu1 mem_id_ena", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu rvcpu1 mem_ctrl_req", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu rvcpu1 wb_id_addr", false,-1, 4,0);
        tracep->declBit(c+3777,"ysyxSoCFull asic cpu cpu rvcpu1 wb_id_ena", false,-1);
        tracep->declQuad(c+3778,"ysyxSoCFull asic cpu cpu rvcpu1 wb_regfile_data", false,-1, 63,0);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_pc", false,-1, 63,0);
        tracep->declBus(c+3782,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_type", false,-1, 7,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_opcode", false,-1, 7,0);
        tracep->declQuad(c+3784,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_op1", false,-1, 63,0);
        tracep->declQuad(c+3786,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_op2", false,-1, 63,0);
        tracep->declBit(c+3788,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_rdena", false,-1);
        tracep->declBus(c+3735,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_rdaddr", false,-1, 4,0);
        tracep->declBus(c+3789,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_offset", false,-1, 11,0);
        tracep->declBus(c+3738,"ysyxSoCFull asic cpu cpu rvcpu1 idex_ex_sel", false,-1, 2,0);
        tracep->declBus(c+3790,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_type", false,-1, 7,0);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_ena", false,-1);
        tracep->declQuad(c+3791,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_data", false,-1, 63,0);
        tracep->declBus(c+3773,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_addr", false,-1, 4,0);
        tracep->declBus(c+3793,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_sel", false,-1, 2,0);
        tracep->declQuad(c+3794,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_lsaddr", false,-1, 63,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu rvcpu1 exmem_mem_fence", false,-1);
        tracep->declQuad(c+3796,"ysyxSoCFull asic cpu cpu rvcpu1 ex_ex_mem_pc", false,-1, 63,0);
        tracep->declQuad(c+3798,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem_mem_pc", false,-1, 63,0);
        tracep->declQuad(c+3800,"ysyxSoCFull asic cpu cpu rvcpu1 mem_mem_wb_pc", false,-1, 63,0);
        tracep->declBus(c+3802,"ysyxSoCFull asic cpu cpu rvcpu1 id_id_ex_inst", false,-1, 31,0);
        tracep->declBus(c+3803,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex_ex_inst", false,-1, 31,0);
        tracep->declBus(c+3804,"ysyxSoCFull asic cpu cpu rvcpu1 ex_ex_mem_inst", false,-1, 31,0);
        tracep->declBus(c+3805,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem_mem_inst", false,-1, 31,0);
        tracep->declBus(c+3806,"ysyxSoCFull asic cpu cpu rvcpu1 mem_mem_wb_inst", false,-1, 31,0);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 rst", false,-1);
        tracep->declQuad(c+3556,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 pc_i", false,-1, 63,0);
        tracep->declBus(c+3590,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 inst", false,-1, 31,0);
        tracep->declQuad(c+3722,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 x1_data", false,-1, 63,0);
        tracep->declQuad(c+3726,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 pc_o", false,-1, 63,0);
        tracep->declBus(c+3725,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 x1_addr", false,-1, 4,0);
        tracep->declBit(c+3724,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 x1_ena", false,-1);
        tracep->declBus(c+3807,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 j_imm", false,-1, 20,1);
        tracep->declBus(c+3808,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 i_imm", false,-1, 11,0);
        tracep->declBus(c+3809,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 b_imm", false,-1, 12,1);
        tracep->declBus(c+3810,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 opcode", false,-1, 6,0);
        tracep->declBit(c+3811,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 inst_jal", false,-1);
        tracep->declBit(c+3812,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 inst_jalr", false,-1);
        tracep->declBit(c+3813,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 inst_bxx", false,-1);
        tracep->declQuad(c+3814,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 operand1", false,-1, 63,0);
        tracep->declQuad(c+3816,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 operand2", false,-1, 63,0);
        tracep->declQuad(c+3818,"ysyxSoCFull asic cpu cpu rvcpu1 pip_fore0 j_pc", false,-1, 63,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 rst", false,-1);
        tracep->declQuad(c+3726,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 static_pc_i", false,-1, 63,0);
        tracep->declQuad(c+3762,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 id_pc_i", false,-1, 63,0);
        tracep->declBit(c+3764,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 id_pc_ena", false,-1);
        tracep->declQuad(c+3742,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 ex_pc_i", false,-1, 63,0);
        tracep->declBit(c+3732,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 ex_pc_ena", false,-1);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 stall_ctrl", false,-1, 4,0);
        tracep->declQuad(c+3556,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 pc", false,-1, 63,0);
        tracep->declBit(c+3820,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 ex_pc_change", false,-1);
        tracep->declBit(c+3821,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 id_pc_change", false,-1);
        tracep->declQuad(c+3822,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 pc_ex", false,-1, 63,0);
        tracep->declQuad(c+3824,"ysyxSoCFull asic cpu cpu rvcpu1 pc1 pc_id", false,-1, 63,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 rst", false,-1);
        tracep->declQuad(c+3556,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_pc", false,-1, 63,0);
        tracep->declBus(c+3590,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_inst", false,-1, 31,0);
        tracep->declBit(c+3732,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_id_flush", false,-1);
        tracep->declBit(c+3765,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_id_bubble", false,-1);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_inst_valid", false,-1);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_inst_ready", false,-1);
        tracep->declBit(c+3566,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_inst_stall", false,-1);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 stall_ctrl", false,-1, 4,0);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 mem_stall_sign", false,-1);
        tracep->declBit(c+3744,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 ex_stall_sign", false,-1);
        tracep->declBit(c+3749,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 id_stall_sign", false,-1);
        tracep->declBit(c+3728,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 if_unstall_req", false,-1);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 id_pc", false,-1, 63,0);
        tracep->declBus(c+3731,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 id_inst", false,-1, 31,0);
        tracep->declBit(c+3826,"ysyxSoCFull asic cpu cpu rvcpu1 if_id2 fl_bub_temp", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rst", false,-1);
        tracep->declBus(c+3731,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_i", false,-1, 31,0);
        tracep->declQuad(c+3729,"ysyxSoCFull asic cpu cpu rvcpu1 id3 pc_i", false,-1, 63,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op1_data_i", false,-1, 63,0);
        tracep->declQuad(c+3769,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op2_data_i", false,-1, 63,0);
        tracep->declBus(c+3745,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op1_addr_o", false,-1, 4,0);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op2_addr_o", false,-1, 4,0);
        tracep->declBit(c+3746,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op1_read_o", false,-1);
        tracep->declBit(c+3748,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op2_read_o", false,-1);
        tracep->declQuad(c+3733,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_rd_data", false,-1, 63,0);
        tracep->declBus(c+3735,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3736,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_rd_ena", false,-1);
        tracep->declBus(c+3737,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_inst_type", false,-1, 7,0);
        tracep->declQuad(c+3771,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_rd_data", false,-1, 63,0);
        tracep->declBus(c+3773,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_rd_ena", false,-1);
        tracep->declBit(c+3777,"ysyxSoCFull asic cpu cpu rvcpu1 id3 wb_rd_ena", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu rvcpu1 id3 wb_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3749,"ysyxSoCFull asic cpu cpu rvcpu1 id3 id_stall_req", false,-1);
        tracep->declBus(c+3750,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_type", false,-1, 7,0);
        tracep->declBus(c+3751,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_opcode", false,-1, 7,0);
        tracep->declQuad(c+3752,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op1_o", false,-1, 63,0);
        tracep->declQuad(c+3754,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op2_o", false,-1, 63,0);
        tracep->declBit(c+3756,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rd_w_ena", false,-1);
        tracep->declBus(c+3757,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rd_w_addr", false,-1, 4,0);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu rvcpu1 id3 pc_o", false,-1, 63,0);
        tracep->declBus(c+3802,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_o", false,-1, 31,0);
        tracep->declBus(c+3760,"ysyxSoCFull asic cpu cpu rvcpu1 id3 store_addr_offset", false,-1, 11,0);
        tracep->declBus(c+3761,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_op_sel", false,-1, 2,0);
        tracep->declBit(c+3764,"ysyxSoCFull asic cpu cpu rvcpu1 id3 jalr_pc_ena", false,-1);
        tracep->declQuad(c+3762,"ysyxSoCFull asic cpu cpu rvcpu1 id3 jalr_pc", false,-1, 63,0);
        tracep->declBit(c+3765,"ysyxSoCFull asic cpu cpu rvcpu1 id3 id_flush", false,-1);
        tracep->declBus(c+3827,"ysyxSoCFull asic cpu cpu rvcpu1 id3 opcode", false,-1, 6,0);
        tracep->declBus(c+3828,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rd", false,-1, 4,0);
        tracep->declBus(c+3829,"ysyxSoCFull asic cpu cpu rvcpu1 id3 funct3", false,-1, 2,0);
        tracep->declBus(c+3830,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rs1", false,-1, 4,0);
        tracep->declBus(c+3831,"ysyxSoCFull asic cpu cpu rvcpu1 id3 imm", false,-1, 11,0);
        tracep->declBus(c+3832,"ysyxSoCFull asic cpu cpu rvcpu1 id3 funct7", false,-1, 6,0);
        tracep->declBus(c+3833,"ysyxSoCFull asic cpu cpu rvcpu1 id3 rs2", false,-1, 4,0);
        tracep->declBus(c+3834,"ysyxSoCFull asic cpu cpu rvcpu1 id3 u_imm", false,-1, 19,0);
        tracep->declBus(c+3835,"ysyxSoCFull asic cpu cpu rvcpu1 id3 s_imm", false,-1, 11,0);
        tracep->declBit(c+3836,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_lui", false,-1);
        tracep->declBit(c+3837,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_auipc", false,-1);
        tracep->declBit(c+3838,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_jal", false,-1);
        tracep->declBit(c+3839,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_jalr", false,-1);
        tracep->declBit(c+3840,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_jump", false,-1);
        tracep->declBit(c+3841,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_addi", false,-1);
        tracep->declBit(c+3842,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_slti", false,-1);
        tracep->declBit(c+3843,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sltiu", false,-1);
        tracep->declBit(c+3844,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_xori", false,-1);
        tracep->declBit(c+3845,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_ori", false,-1);
        tracep->declBit(c+3846,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_andi", false,-1);
        tracep->declBit(c+3847,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_slli", false,-1);
        tracep->declBit(c+3848,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_srli", false,-1);
        tracep->declBit(c+3849,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_srai", false,-1);
        tracep->declBit(c+3850,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_addiw", false,-1);
        tracep->declBit(c+3851,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_slliw", false,-1);
        tracep->declBit(c+3852,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_srliw", false,-1);
        tracep->declBit(c+3853,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sraiw", false,-1);
        tracep->declBit(c+3854,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_add", false,-1);
        tracep->declBit(c+3855,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sub", false,-1);
        tracep->declBit(c+3856,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sll", false,-1);
        tracep->declBit(c+3857,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_slt", false,-1);
        tracep->declBit(c+3858,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sltu", false,-1);
        tracep->declBit(c+3859,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_xor", false,-1);
        tracep->declBit(c+3860,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_srl", false,-1);
        tracep->declBit(c+3861,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sra", false,-1);
        tracep->declBit(c+3862,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_or", false,-1);
        tracep->declBit(c+3863,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_and", false,-1);
        tracep->declBit(c+3864,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_div", false,-1);
        tracep->declBit(c+3865,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_divu", false,-1);
        tracep->declBit(c+3866,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mul", false,-1);
        tracep->declBit(c+3867,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mulh", false,-1);
        tracep->declBit(c+3868,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mulhsu", false,-1);
        tracep->declBit(c+3869,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mulhu", false,-1);
        tracep->declBit(c+3870,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_rem", false,-1);
        tracep->declBit(c+3871,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_remu", false,-1);
        tracep->declBit(c+3872,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_addw", false,-1);
        tracep->declBit(c+3873,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_subw", false,-1);
        tracep->declBit(c+3874,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sllw", false,-1);
        tracep->declBit(c+3875,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_srlw", false,-1);
        tracep->declBit(c+3876,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_sraw", false,-1);
        tracep->declBit(c+3877,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_divuw", false,-1);
        tracep->declBit(c+3878,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_divw", false,-1);
        tracep->declBit(c+3879,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mulw", false,-1);
        tracep->declBit(c+3880,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_remuw", false,-1);
        tracep->declBit(c+3881,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_remw", false,-1);
        tracep->declBit(c+3882,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_beq", false,-1);
        tracep->declBit(c+3883,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_ben", false,-1);
        tracep->declBit(c+3884,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_blt", false,-1);
        tracep->declBit(c+3885,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_bge", false,-1);
        tracep->declBit(c+3886,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_bltu", false,-1);
        tracep->declBit(c+3887,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_bgeu", false,-1);
        tracep->declBit(c+3888,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrw", false,-1);
        tracep->declBit(c+3889,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrs", false,-1);
        tracep->declBit(c+3890,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrc", false,-1);
        tracep->declBit(c+3891,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrwi", false,-1);
        tracep->declBit(c+3892,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrsi", false,-1);
        tracep->declBit(c+3893,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csrrci", false,-1);
        tracep->declBit(c+3894,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csr_rs1", false,-1);
        tracep->declBit(c+3895,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_csr_imm", false,-1);
        tracep->declBit(c+3896,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_ecall", false,-1);
        tracep->declBit(c+3897,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_ebreak", false,-1);
        tracep->declBit(c+3898,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_mret", false,-1);
        tracep->declBit(c+3899,"ysyxSoCFull asic cpu cpu rvcpu1 id3 inst_fence_i", false,-1);
        tracep->declBit(c+3900,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op1_loda_relate", false,-1);
        tracep->declBit(c+3901,"ysyxSoCFull asic cpu cpu rvcpu1 id3 op2_loda_relate", false,-1);
        tracep->declBit(c+3902,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_op1", false,-1);
        tracep->declBit(c+3903,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_op1", false,-1);
        tracep->declBit(c+3904,"ysyxSoCFull asic cpu cpu rvcpu1 id3 ex_op2", false,-1);
        tracep->declBit(c+3905,"ysyxSoCFull asic cpu cpu rvcpu1 id3 mem_op2", false,-1);
        tracep->declBit(c+3906,"ysyxSoCFull asic cpu cpu rvcpu1 id3 wb_op1", false,-1);
        tracep->declQuad(c+3907,"ysyxSoCFull asic cpu cpu rvcpu1 id3 jalr_pc_temp", false,-1, 63,0);
        tracep->declBit(c+3909,"ysyxSoCFull asic cpu cpu rvcpu1 id3 predict_success", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 rst", false,-1);
        tracep->declBit(c+3732,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_ex_bubble", false,-1);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 stall_ctrl", false,-1, 4,0);
        tracep->declBus(c+3802,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_inst", false,-1, 31,0);
        tracep->declQuad(c+3758,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_pc", false,-1, 63,0);
        tracep->declBus(c+3750,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_inst_type", false,-1, 7,0);
        tracep->declBus(c+3751,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_inst_opcode", false,-1, 7,0);
        tracep->declQuad(c+3752,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_op1", false,-1, 63,0);
        tracep->declQuad(c+3754,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_op2", false,-1, 63,0);
        tracep->declBit(c+3756,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_rd_ena", false,-1);
        tracep->declBus(c+3757,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_rd_addr", false,-1, 4,0);
        tracep->declBus(c+3760,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_addr_offset", false,-1, 11,0);
        tracep->declBus(c+3761,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 id_ls_sel", false,-1, 2,0);
        tracep->declBus(c+3803,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_inst", false,-1, 31,0);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_pc", false,-1, 63,0);
        tracep->declBus(c+3782,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_inst_type", false,-1, 7,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_inst_opcode", false,-1, 7,0);
        tracep->declQuad(c+3784,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_op1", false,-1, 63,0);
        tracep->declQuad(c+3786,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_op2", false,-1, 63,0);
        tracep->declBit(c+3788,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_rd_ena", false,-1);
        tracep->declBus(c+3735,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_rd_addr", false,-1, 4,0);
        tracep->declBus(c+3789,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_addr_offset", false,-1, 11,0);
        tracep->declBus(c+3738,"ysyxSoCFull asic cpu cpu rvcpu1 id_ex4 ex_ls_sel", false,-1, 2,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rst", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 pc_i", false,-1, 63,0);
        tracep->declBus(c+3803,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 id_ex_inst", false,-1, 31,0);
        tracep->declBus(c+3782,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 inst_type_i", false,-1, 7,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 inst_opcode_i", false,-1, 7,0);
        tracep->declQuad(c+3784,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_i", false,-1, 63,0);
        tracep->declQuad(c+3786,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op2_i", false,-1, 63,0);
        tracep->declBit(c+3788,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rd_ena_i", false,-1);
        tracep->declBus(c+3735,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rd_addr_i", false,-1, 4,0);
        tracep->declBus(c+3738,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ls_sel_i", false,-1, 2,0);
        tracep->declBus(c+3789,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 addr_offsel_i", false,-1, 11,0);
        tracep->declBus(c+3737,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 inst_type_o", false,-1, 7,0);
        tracep->declBit(c+3736,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rd_ena_o", false,-1);
        tracep->declBus(c+3735,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rd_addr_o", false,-1, 4,0);
        tracep->declQuad(c+3733,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 rd_data_o", false,-1, 63,0);
        tracep->declQuad(c+3796,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_pc_o", false,-1, 63,0);
        tracep->declBus(c+3804,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_inst_o", false,-1, 31,0);
        tracep->declBus(c+3738,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ls_sel_o", false,-1, 2,0);
        tracep->declQuad(c+3739,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ls_addr_o", false,-1, 63,0);
        tracep->declBit(c+3741,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 fence_ready", false,-1);
        tracep->declBit(c+3732,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_flush", false,-1);
        tracep->declBit(c+3732,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 branch_pc_ena", false,-1);
        tracep->declQuad(c+3742,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 branch_pc", false,-1, 63,0);
        tracep->declBit(c+3744,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_stall_req", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 timer_intr", false,-1);
        tracep->declBit(c+3910,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_stall", false,-1);
        tracep->declQuad(c+3911,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 exe_res", false,-1, 63,0);
        tracep->declQuad(c+3913,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op2_i_mux", false,-1, 63,0);
        tracep->declQuad(c+3915,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_sub_op2", false,-1, 63,0);
        tracep->declQuad(c+3917,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_add_op2", false,-1, 63,0);
        tracep->declQuad(c+3919,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_addw_op2", false,-1, 63,0);
        tracep->declBit(c+3921,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_ls_op2", false,-1);
        tracep->declQuad(c+3922,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 shift_res", false,-1, 63,0);
        tracep->declBus(c+3924,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_sllw_op2", false,-1, 31,0);
        tracep->declQuad(c+3925,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 sllw_res", false,-1, 63,0);
        tracep->declBus(c+3927,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_srlw_op2", false,-1, 31,0);
        tracep->declQuad(c+3928,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 srlw_res", false,-1, 63,0);
        tracep->declBus(c+3930,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_sraw_op2", false,-1, 31,0);
        tracep->declQuad(c+3931,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 sraw_res", false,-1, 63,0);
        tracep->declBus(c+3933,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_subw_op2", false,-1, 31,0);
        tracep->declQuad(c+3934,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 subw_res", false,-1, 63,0);
        tracep->declQuad(c+3936,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 read_csr_data", false,-1, 63,0);
        tracep->declBit(c+3938,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 tmr_trap_ena", false,-1);
        tracep->declQuad(c+3939,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 upper_imm", false,-1, 63,0);
        tracep->declQuad(c+3941,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mul_data", false,-1, 63,0);
        tracep->declQuad(c+3943,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divrem_data", false,-1, 63,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 clk_in", false,-1);
        tracep->declBit(c+3945,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mul_finish_sign", false,-1);
        tracep->declBit(c+3946,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mul_ready", false,-1);
        tracep->declBit(c+3947,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 dr_finish_sign", false,-1);
        tracep->declBit(c+3948,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 dr_ready", false,-1);
        tracep->declQuad(c+3949,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op1_divdata", false,-1, 63,0);
        tracep->declQuad(c+3951,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 op2_divdata", false,-1, 63,0);
        tracep->declBit(c+3744,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mul_div_req", false,-1);
        tracep->declBit(c+3953,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ex_flush_branch", false,-1);
        tracep->declBit(c+3954,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 trap_ena", false,-1);
        tracep->declBit(c+3955,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 cmt_mret_ena", false,-1);
        tracep->declBus(c+3956,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr_idx", false,-1, 11,0);
        tracep->declBit(c+3957,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 ecall_trap_ena", false,-1);
        tracep->declBit(c+3958,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr_wr_en", false,-1);
        tracep->declBit(c+3959,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr_rd_en", false,-1);
        tracep->declQuad(c+3960,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 wbck_csr_data", false,-1, 63,0);
        tracep->declQuad(c+3962,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 trap_mcause_value", false,-1, 63,0);
        tracep->declQuad(c+3964,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mask_set_res", false,-1, 63,0);
        tracep->declQuad(c+3966,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 mask_clear_res", false,-1, 63,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 rst", false,-1);
        tracep->declBit(c+3946,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 mult_ready", false,-1);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 inst_opcode", false,-1, 7,0);
        tracep->declQuad(c+3784,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 mult_op1", false,-1, 63,0);
        tracep->declQuad(c+3786,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 mult_op2", false,-1, 63,0);
        tracep->declQuad(c+3941,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 product_val", false,-1, 63,0);
        tracep->declBit(c+3945,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 mult_finish", false,-1);
        tracep->declBit(c+3968,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 mult_valid", false,-1);
        tracep->declQuad(c+3969,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 multipler", false,-1, 63,0);
        tracep->declBit(c+3971,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 op1_signbit", false,-1);
        tracep->declBit(c+3972,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 op2_signbit", false,-1);
        tracep->declQuad(c+3973,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 op1_absolute", false,-1, 63,0);
        tracep->declQuad(c+3975,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 op2_absolute", false,-1, 63,0);
        tracep->declArray(c+3977,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 multiplcand", false,-1, 127,0);
        tracep->declArray(c+3981,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 product_lins", false,-1, 127,0);
        tracep->declArray(c+3985,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 product_temp", false,-1, 127,0);
        tracep->declBit(c+3989,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 multiplier1 product_signbit", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 rst", false,-1);
        tracep->declQuad(c+3951,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 diviser", false,-1, 63,0);
        tracep->declQuad(c+3949,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 dividend", false,-1, 63,0);
        tracep->declBus(c+3783,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 inst_opcode", false,-1, 7,0);
        tracep->declBit(c+3948,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 div_ready", false,-1);
        tracep->declQuad(c+3943,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 div_rem_data", false,-1, 63,0);
        tracep->declBit(c+3947,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 div_finish", false,-1);
        tracep->declBus(c+3990,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 counter", false,-1, 6,0);
        tracep->declBit(c+3991,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 sign", false,-1);
        tracep->declBit(c+3992,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 sign_y", false,-1);
        tracep->declQuad(c+3993,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 dividend_t", false,-1, 63,0);
        tracep->declQuad(c+3995,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 divider_t", false,-1, 63,0);
        tracep->declArray(c+3997,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 temp_a", false,-1, 128,0);
        tracep->declArray(c+4002,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 temp_b", false,-1, 64,0);
        tracep->declBit(c+3947,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 finish", false,-1);
        tracep->declBit(c+4005,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 sigin_inst", false,-1);
        tracep->declQuad(c+4006,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 yushu", false,-1, 63,0);
        tracep->declQuad(c+4008,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 divider2 shang", false,-1, 63,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rst", false,-1);
        tracep->declQuad(c+3780,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 pc_i", false,-1, 63,0);
        tracep->declBit(c+3958,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_wr_en", false,-1);
        tracep->declBit(c+3959,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_rd_en", false,-1);
        tracep->declBus(c+3956,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_idx", false,-1, 11,0);
        tracep->declBit(c+3955,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 cmt_mret_ena", false,-1);
        tracep->declBit(c+3957,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 ecall_trap_ena", false,-1);
        tracep->declQuad(c+3962,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 trap_mcause_value", false,-1, 63,0);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 tmr_intr_ena", false,-1);
        tracep->declBit(c+3938,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 tmr_trap_ena", false,-1);
        tracep->declQuad(c+3936,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 read_csr_data", false,-1, 63,0);
        tracep->declQuad(c+3960,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wbck_csr_data", false,-1, 63,0);
        tracep->declBit(c+3910,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 ex_stall", false,-1);
        tracep->declBit(c+4010,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mcycle", false,-1);
        tracep->declBit(c+4011,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mcycle", false,-1);
        tracep->declBit(c+4012,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mcycle", false,-1);
        tracep->declQuad(c+4013,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mcycle", false,-1, 63,0);
        tracep->declBit(c+4015,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_mpie", false,-1);
        tracep->declBit(c+4016,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mstatus", false,-1);
        tracep->declBit(c+4017,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mstatus", false,-1);
        tracep->declBit(c+4018,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mstatus", false,-1);
        tracep->declBit(c+4019,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mpie_ena", false,-1);
        tracep->declBit(c+4020,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_mie", false,-1);
        tracep->declBit(c+4021,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mpie_nxt", false,-1);
        tracep->declBit(c+4019,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mie_ena", false,-1);
        tracep->declBit(c+4022,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mie_nxt", false,-1);
        tracep->declBus(c+4023,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_mpp", false,-1, 1,0);
        tracep->declBit(c+4019,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mpp_ena", false,-1);
        tracep->declBus(c+4024,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 mstatus_mpp_nxt", false,-1, 1,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_xs", false,-1, 1,0);
        tracep->declBus(c+4025,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_fs", false,-1, 1,0);
        tracep->declBit(c+4026,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus_sd", false,-1);
        tracep->declQuad(c+4027,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mstatus", false,-1, 63,0);
        tracep->declBit(c+4029,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mtvec", false,-1);
        tracep->declBit(c+4030,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mtvec", false,-1);
        tracep->declBit(c+4031,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mtvec", false,-1);
        tracep->declQuad(c+4032,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mtvec_base", false,-1, 63,2);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mtvec_mode", false,-1, 1,0);
        tracep->declQuad(c+4034,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mtvec", false,-1, 63,0);
        tracep->declBit(c+4036,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mepc", false,-1);
        tracep->declBit(c+4037,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mepc", false,-1);
        tracep->declBit(c+4038,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mepc", false,-1);
        tracep->declQuad(c+4039,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mepc", false,-1, 63,0);
        tracep->declBit(c+4041,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mcause", false,-1);
        tracep->declBit(c+4042,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mcause", false,-1);
        tracep->declBit(c+4043,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mcause", false,-1);
        tracep->declBit(c+4044,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mcause_ena", false,-1);
        tracep->declQuad(c+4045,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mcause", false,-1, 63,0);
        tracep->declQuad(c+4047,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mcause_nxt", false,-1, 63,0);
        tracep->declBit(c+4049,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sle_mie", false,-1);
        tracep->declBit(c+4050,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mie", false,-1);
        tracep->declBit(c+4051,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mie", false,-1);
        tracep->declBit(c+4052,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mie_mtie", false,-1);
        tracep->declQuad(c+4053,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mie", false,-1, 63,0);
        tracep->declBit(c+4055,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mip", false,-1);
        tracep->declBit(c+4056,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mip", false,-1);
        tracep->declBit(c+4057,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mip_mtip", false,-1);
        tracep->declQuad(c+4058,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mip", false,-1, 63,0);
        tracep->declBit(c+4060,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 sel_mscratch", false,-1);
        tracep->declBit(c+4061,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 rd_mscrstch", false,-1);
        tracep->declBit(c+4062,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 wr_mscrstch", false,-1);
        tracep->declQuad(c+4063,"ysyxSoCFull asic cpu cpu rvcpu1 ex5 csr0 csr_mscrstch", false,-1, 63,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 rst", false,-1);
        tracep->declQuad(c+3796,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_mem_pc_i", false,-1, 63,0);
        tracep->declBus(c+3804,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_mem_inst_i", false,-1, 31,0);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 stall_ctrl", false,-1, 4,0);
        tracep->declBus(c+3737,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_inst_type", false,-1, 7,0);
        tracep->declBit(c+3736,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_rd_ena", false,-1);
        tracep->declQuad(c+3733,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_rd_data", false,-1, 63,0);
        tracep->declBus(c+3735,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_rd_addr", false,-1, 4,0);
        tracep->declBus(c+3738,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_ls_sel", false,-1, 2,0);
        tracep->declQuad(c+3739,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_ls_addr", false,-1, 63,0);
        tracep->declBit(c+3741,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 fence_ready_i", false,-1);
        tracep->declBus(c+3790,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_inst_type", false,-1, 7,0);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_rd_ena", false,-1);
        tracep->declQuad(c+3791,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_rd_data", false,-1, 63,0);
        tracep->declBus(c+3773,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_rd_addr", false,-1, 4,0);
        tracep->declQuad(c+3798,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_mem_pc_o", false,-1, 63,0);
        tracep->declBus(c+3805,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 ex_mem_inst_o", false,-1, 31,0);
        tracep->declBus(c+3793,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_ls_sel", false,-1, 2,0);
        tracep->declQuad(c+3794,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 mem_ls_addr", false,-1, 63,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu rvcpu1 ex_mem6 fence_ready_o", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rst", false,-1);
        tracep->declBus(c+3790,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 inst_type_i", false,-1, 7,0);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_ena_i", false,-1);
        tracep->declQuad(c+3791,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_data_i", false,-1, 63,0);
        tracep->declBus(c+3773,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_addr_i", false,-1, 4,0);
        tracep->declQuad(c+3798,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_pc_i", false,-1, 63,0);
        tracep->declBus(c+3805,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_inst_i", false,-1, 31,0);
        tracep->declQuad(c+3794,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 ls_addr_i", false,-1, 63,0);
        tracep->declBus(c+3793,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 ls_sel_i", false,-1, 2,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 fence_ready_", false,-1);
        tracep->declQuad(c+3558,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_addr_o", false,-1, 63,0);
        tracep->declBus(c+3560,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 wmask_o", false,-1, 7,0);
        tracep->declQuad(c+3596,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_i", false,-1, 63,0);
        tracep->declQuad(c+3561,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_o", false,-1, 63,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 fence", false,-1);
        tracep->declBit(c+3563,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 we", false,-1);
        tracep->declBus(c+3567,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 we_type_sel", false,-1, 2,0);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 re", false,-1);
        tracep->declBus(c+3568,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 re_type_sel", false,-1, 2,0);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_finish", false,-1);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_ena_o", false,-1);
        tracep->declQuad(c+3771,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_data_o", false,-1, 63,0);
        tracep->declBus(c+3773,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 rd_addr_o", false,-1, 4,0);
        tracep->declQuad(c+3800,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_pc_o", false,-1, 63,0);
        tracep->declBus(c+3806,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_inst_o", false,-1, 31,0);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 mem_stall_req", false,-1);
        tracep->declQuad(c+4065,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 load_data", false,-1, 63,0);
        tracep->declBus(c+4067,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 byte_sel", false,-1, 2,0);
        tracep->declBus(c+4068,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 half_byte_sel", false,-1, 1,0);
        tracep->declBit(c+4069,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 word_sel", false,-1);
        tracep->declBus(c+4070,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_byte", false,-1, 7,0);
        tracep->declBus(c+4071,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_half_byte", false,-1, 15,0);
        tracep->declBus(c+4072,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 data_word", false,-1, 31,0);
        tracep->declQuad(c+4073,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 store_data", false,-1, 63,0);
        tracep->declBus(c+4075,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 store_mask", false,-1, 7,0);
        tracep->declQuad(c+4076,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sb_data", false,-1, 63,0);
        tracep->declQuad(c+4078,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sh_data", false,-1, 63,0);
        tracep->declQuad(c+4080,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sw_data", false,-1, 63,0);
        tracep->declBus(c+4082,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sb_mask", false,-1, 7,0);
        tracep->declBus(c+4083,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sh_mask", false,-1, 7,0);
        tracep->declBus(c+4084,"ysyxSoCFull asic cpu cpu rvcpu1 load_store7 sw_mask", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 rst", false,-1);
        tracep->declQuad(c+3800,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_pc_i", false,-1, 63,0);
        tracep->declBus(c+3806,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_inst_i", false,-1, 31,0);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 stall_ctrl", false,-1, 4,0);
        tracep->declQuad(c+3771,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 mem_rd_data", false,-1, 63,0);
        tracep->declBus(c+3773,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 mem_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3774,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 mem_rd_ena", false,-1);
        tracep->declQuad(c+3778,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_rd_data", false,-1, 63,0);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_rd_addr", false,-1, 4,0);
        tracep->declBit(c+3777,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_rd_ena", false,-1);
        tracep->declQuad(c+4085,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_pc_o", false,-1, 63,0);
        tracep->declBus(c+4087,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 wb_inst_o", false,-1, 31,0);
        tracep->declQuad(c+4088,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 pc_data1", false,-1, 63,0);
        tracep->declBit(c+4090,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 difftest_exyn", false,-1);
        tracep->declBit(c+4091,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 teap_yn", false,-1);
        tracep->declQuad(c+4092,"ysyxSoCFull asic cpu cpu rvcpu1 mem_wb8 trap_code", false,-1, 63,0);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 rst", false,-1);
        tracep->declBit(c+3728,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 if_stall_req", false,-1);
        tracep->declBit(c+3749,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 id_stall_req", false,-1);
        tracep->declBit(c+3744,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 ex_stall_req", false,-1);
        tracep->declBit(c+3775,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 mem_stall_req", false,-1);
        tracep->declBus(c+3766,"ysyxSoCFull asic cpu cpu rvcpu1 ctrl9 stall_ctrl", false,-1, 4,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 rst", false,-1);
        tracep->declBus(c+3776,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 waddr", false,-1, 4,0);
        tracep->declQuad(c+3778,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 wdata", false,-1, 63,0);
        tracep->declBit(c+3777,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 we", false,-1);
        tracep->declBus(c+3745,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 raddr1", false,-1, 4,0);
        tracep->declQuad(c+3767,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 rdata1", false,-1, 63,0);
        tracep->declBit(c+3746,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 re1", false,-1);
        tracep->declBus(c+3747,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 raddr2", false,-1, 4,0);
        tracep->declQuad(c+3769,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 rdata2", false,-1, 63,0);
        tracep->declBit(c+3748,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 re2", false,-1);
        tracep->declBit(c+3724,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 x1_read_ena", false,-1);
        tracep->declQuad(c+3722,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 x1_data", false,-1, 63,0);
        tracep->declBus(c+3725,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 x1_addr", false,-1, 4,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+4094+i*2,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 regs", true,(i+0), 63,0);}}
        tracep->declBus(c+4158,"ysyxSoCFull asic cpu cpu rvcpu1 regfile10 i", false,-1, 31,0);
        tracep->declBus(c+3711,"ysyxSoCFull asic cpu cpu uncache_mmio7 mmio_sign", false,-1, 1,0);
        tracep->declQuad(c+3558,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_addr", false,-1, 63,0);
        tracep->declQuad(c+3561,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_data", false,-1, 63,0);
        tracep->declBus(c+3560,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_mask", false,-1, 7,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu uncache_mmio7 fence_in", false,-1);
        tracep->declBus(c+3567,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_we_type", false,-1, 2,0);
        tracep->declBit(c+3563,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_we", false,-1);
        tracep->declBus(c+3568,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_re_type", false,-1, 2,0);
        tracep->declBit(c+3564,"ysyxSoCFull asic cpu cpu uncache_mmio7 core_re", false,-1);
        tracep->declQuad(c+3596,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_core_data", false,-1, 63,0);
        tracep->declBit(c+3598,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_core_finish", false,-1);
        tracep->declQuad(c+3571,"ysyxSoCFull asic cpu cpu uncache_mmio7 arb_addr", false,-1, 63,0);
        tracep->declQuad(c+3569,"ysyxSoCFull asic cpu cpu uncache_mmio7 arb_data", false,-1, 63,0);
        tracep->declBus(c+3573,"ysyxSoCFull asic cpu cpu uncache_mmio7 arb_mask", false,-1, 7,0);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu cpu uncache_mmio7 arb_we", false,-1);
        tracep->declBit(c+3577,"ysyxSoCFull asic cpu cpu uncache_mmio7 arb_re", false,-1);
        tracep->declBus(c+3578,"ysyxSoCFull asic cpu cpu uncache_mmio7 arb_size_data", false,-1, 2,0);
        tracep->declQuad(c+3574,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_arb_data", false,-1, 63,0);
        tracep->declBit(c+3579,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_arb_finish", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_addr", false,-1, 63,0);
        tracep->declQuad(c+3580,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_data", false,-1, 63,0);
        tracep->declBus(c+3584,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_mask", false,-1, 7,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_fence", false,-1);
        tracep->declBit(c+3587,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_we", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu uncache_mmio7 dcache_re", false,-1);
        tracep->declQuad(c+3585,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_dcache_data", false,-1, 63,0);
        tracep->declBit(c+3589,"ysyxSoCFull asic cpu cpu uncache_mmio7 in_dcache_finish", false,-1);
        tracep->declBit(c+4159,"ysyxSoCFull asic cpu cpu uncache_mmio7 start_sign", false,-1);
        tracep->declBit(c+4160,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncache", false,-1);
        tracep->declBus(c+4161,"ysyxSoCFull asic cpu cpu uncache_mmio7 byte_size", false,-1, 2,0);
        tracep->declQuad(c+4162,"ysyxSoCFull asic cpu cpu uncache_mmio7 addr_outaxi", false,-1, 63,0);
        tracep->declQuad(c+4164,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncache_temp", false,-1, 63,0);
        tracep->declBit(c+4166,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncahche_read_finish", false,-1);
        tracep->declBit(c+4167,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncache_out_ena", false,-1);
        tracep->declQuad(c+4168,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncahce_out_addr", false,-1, 63,0);
        tracep->declBit(c+4170,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncache_out_ena1", false,-1);
        tracep->declQuad(c+4171,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncache_out_addr1", false,-1, 63,0);
        tracep->declBit(c+4173,"ysyxSoCFull asic cpu cpu uncache_mmio7 uncahche_write_finish", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu inst_cache2 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu inst_cache2 rst", false,-1);
        tracep->declQuad(c+3556,"ysyxSoCFull asic cpu cpu inst_cache2 inst_addr", false,-1, 63,0);
        tracep->declBit(c+3595,"ysyxSoCFull asic cpu cpu inst_cache2 inst_ready", false,-1);
        tracep->declBit(c+3566,"ysyxSoCFull asic cpu cpu inst_cache2 core_stall", false,-1);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu inst_cache2 inst_fence", false,-1);
        tracep->declBus(c+3590,"ysyxSoCFull asic cpu cpu inst_cache2 inst_data", false,-1, 31,0);
        tracep->declBit(c+3591,"ysyxSoCFull asic cpu cpu inst_cache2 inst_valid", false,-1);
        tracep->declBit(c+3592,"ysyxSoCFull asic cpu cpu inst_cache2 cache_read_ena", false,-1);
        tracep->declQuad(c+3593,"ysyxSoCFull asic cpu cpu inst_cache2 cache_addr", false,-1, 63,0);
        tracep->declQuad(c+3607,"ysyxSoCFull asic cpu cpu inst_cache2 cache_in_data", false,-1, 63,0);
        tracep->declBit(c+3609,"ysyxSoCFull asic cpu cpu inst_cache2 cache_in_valid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu inst_cache2 CE", false,-1);
        tracep->declBit(c+3712,"ysyxSoCFull asic cpu cpu inst_cache2 w_data_ena", false,-1);
        tracep->declArray(c+3713,"ysyxSoCFull asic cpu cpu inst_cache2 w_strb_ram", false,-1, 127,0);
        tracep->declBus(c+3514,"ysyxSoCFull asic cpu cpu inst_cache2 icache_index", false,-1, 5,0);
        tracep->declArray(c+3506,"ysyxSoCFull asic cpu cpu inst_cache2 w_data_ram", false,-1, 127,0);
        tracep->declArray(c+3502,"ysyxSoCFull asic cpu cpu inst_cache2 data_out", false,-1, 127,0);
        tracep->declBit(c+4174,"ysyxSoCFull asic cpu cpu inst_cache2 read_ok_", false,-1);
        tracep->declBit(c+4175,"ysyxSoCFull asic cpu cpu inst_cache2 read_ok", false,-1);
        tracep->declBus(c+4176,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_ata_o", false,-1, 22,0);
        tracep->declBit(c+4177,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_valid_o", false,-1);
        tracep->declBus(c+4178,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_ata_o", false,-1, 22,0);
        tracep->declBit(c+4179,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_valid_o", false,-1);
        tracep->declBit(c+4180,"ysyxSoCFull asic cpu cpu inst_cache2 inst_hit_ok", false,-1);
        tracep->declBit(c+4181,"ysyxSoCFull asic cpu cpu inst_cache2 write_i_ok", false,-1);
        tracep->declBit(c+4182,"ysyxSoCFull asic cpu cpu inst_cache2 write_m_ok", false,-1);
        tracep->declBit(c+4183,"ysyxSoCFull asic cpu cpu inst_cache2 icache_if_shankhand", false,-1);
        tracep->declBus(c+4184,"ysyxSoCFull asic cpu cpu inst_cache2 icache_tag", false,-1, 22,0);
        tracep->declBus(c+4185,"ysyxSoCFull asic cpu cpu inst_cache2 state_inst", false,-1, 5,0);
        tracep->declBus(c+4186,"ysyxSoCFull asic cpu cpu inst_cache2 state_inst_nxt", false,-1, 5,0);
        tracep->declBus(c+4187,"ysyxSoCFull asic cpu cpu inst_cache2 fence_counter", false,-1, 6,0);
        tracep->declArray(c+4188,"ysyxSoCFull asic cpu cpu inst_cache2 miss_data", false,-1, 127,0);
        tracep->declBit(c+4192,"ysyxSoCFull asic cpu cpu inst_cache2 miss_ena_l", false,-1);
        tracep->declArray(c+4193,"ysyxSoCFull asic cpu cpu inst_cache2 miss_strb_l", false,-1, 127,0);
        tracep->declBit(c+4197,"ysyxSoCFull asic cpu cpu inst_cache2 cahce_miss_ena", false,-1);
        tracep->declQuad(c+4198,"ysyxSoCFull asic cpu cpu inst_cache2 cache_miss_addr", false,-1, 63,0);
        tracep->declBus(c+4200,"ysyxSoCFull asic cpu cpu inst_cache2 missr_counter", false,-1, 1,0);
        tracep->declBus(c+4201,"ysyxSoCFull asic cpu cpu inst_cache2 missr_counter_n", false,-1, 1,0);
        tracep->declQuad(c+4202,"ysyxSoCFull asic cpu cpu inst_cache2 temp_inst", false,-1, 63,0);
        tracep->declArray(c+4204,"ysyxSoCFull asic cpu cpu inst_cache2 mism_data", false,-1, 127,0);
        tracep->declBit(c+4208,"ysyxSoCFull asic cpu cpu inst_cache2 mism_ena_l", false,-1);
        tracep->declArray(c+4209,"ysyxSoCFull asic cpu cpu inst_cache2 mism_strb_l", false,-1, 127,0);
        tracep->declBit(c+4213,"ysyxSoCFull asic cpu cpu inst_cache2 cache_mism_ena", false,-1);
        tracep->declQuad(c+4214,"ysyxSoCFull asic cpu cpu inst_cache2 cahce_mism_addr", false,-1, 63,0);
        tracep->declBit(c+4216,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_ena_i", false,-1);
        tracep->declBit(c+4217,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_valid_i", false,-1);
        tracep->declBus(c+4218,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_data_i", false,-1, 22,0);
        tracep->declBus(c+4219,"ysyxSoCFull asic cpu cpu inst_cache2 oteg_addr_i", false,-1, 5,0);
        tracep->declBit(c+4220,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_ena_i", false,-1);
        tracep->declBit(c+4217,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_valid_i", false,-1);
        tracep->declBus(c+4218,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_data_i", false,-1, 22,0);
        tracep->declBus(c+4221,"ysyxSoCFull asic cpu cpu inst_cache2 tteg_addr_i", false,-1, 5,0);
        tracep->declBus(c+4222,"ysyxSoCFull asic cpu cpu inst_cache2 i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO clk", false,-1);
        tracep->declBus(c+4219,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO addr_i", false,-1, 5,0);
        tracep->declBus(c+4218,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO teg_i", false,-1, 22,0);
        tracep->declBit(c+4217,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO teg_valid", false,-1);
        tracep->declBit(c+4216,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO teg_ena", false,-1);
        tracep->declBus(c+4176,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO data_o", false,-1, 22,0);
        tracep->declBit(c+4177,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO data_valid", false,-1);
        tracep->declBus(c+4176,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO out_data_r", false,-1, 22,0);
        tracep->declBit(c+4177,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHEO out_valid_r", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET clk", false,-1);
        tracep->declBus(c+4221,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET addr_i", false,-1, 5,0);
        tracep->declBus(c+4218,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET teg_i", false,-1, 22,0);
        tracep->declBit(c+4217,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET teg_valid", false,-1);
        tracep->declBit(c+4220,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET teg_ena", false,-1);
        tracep->declBus(c+4178,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET data_o", false,-1, 22,0);
        tracep->declBit(c+4179,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET data_valid", false,-1);
        tracep->declBus(c+4178,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET out_data_r", false,-1, 22,0);
        tracep->declBit(c+4179,"ysyxSoCFull asic cpu cpu inst_cache2 TEG_ICACHET out_valid_r", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu data_cache3 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu data_cache3 rst", false,-1);
        tracep->declQuad(c+3582,"ysyxSoCFull asic cpu cpu data_cache3 mem_addr_i", false,-1, 63,0);
        tracep->declQuad(c+3580,"ysyxSoCFull asic cpu cpu data_cache3 mem_data_i", false,-1, 63,0);
        tracep->declBus(c+3584,"ysyxSoCFull asic cpu cpu data_cache3 mem_strb_i", false,-1, 7,0);
        tracep->declBit(c+3565,"ysyxSoCFull asic cpu cpu data_cache3 mem_fence_i", false,-1);
        tracep->declBit(c+3588,"ysyxSoCFull asic cpu cpu data_cache3 mem_read_valid", false,-1);
        tracep->declBit(c+3587,"ysyxSoCFull asic cpu cpu data_cache3 mem_write_valid", false,-1);
        tracep->declQuad(c+3585,"ysyxSoCFull asic cpu cpu data_cache3 mem_data_out", false,-1, 63,0);
        tracep->declBit(c+3589,"ysyxSoCFull asic cpu cpu data_cache3 mem_data_ready", false,-1);
        tracep->declQuad(c+3604,"ysyxSoCFull asic cpu cpu data_cache3 in_dcache_data", false,-1, 63,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu data_cache3 in_dcache_ready", false,-1);
        tracep->declQuad(c+3599,"ysyxSoCFull asic cpu cpu data_cache3 out_dcache_addr", false,-1, 63,0);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu data_cache3 out_dcache_data", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu data_cache3 out_dcache_type", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu cpu data_cache3 CE", false,-1);
        tracep->declBit(c+3717,"ysyxSoCFull asic cpu cpu data_cache3 w_data_ena", false,-1);
        tracep->declArray(c+3718,"ysyxSoCFull asic cpu cpu data_cache3 w_strb_ram", false,-1, 127,0);
        tracep->declBus(c+3528,"ysyxSoCFull asic cpu cpu data_cache3 w_data_addr", false,-1, 5,0);
        tracep->declArray(c+3520,"ysyxSoCFull asic cpu cpu data_cache3 w_data_ram", false,-1, 127,0);
        tracep->declArray(c+3516,"ysyxSoCFull asic cpu cpu data_cache3 data_out", false,-1, 127,0);
        tracep->declBus(c+4223,"ysyxSoCFull asic cpu cpu data_cache3 oteg_ata_o", false,-1, 22,0);
        tracep->declBit(c+4224,"ysyxSoCFull asic cpu cpu data_cache3 oteg_valid_o", false,-1);
        tracep->declBus(c+4225,"ysyxSoCFull asic cpu cpu data_cache3 tteg_ata_o", false,-1, 22,0);
        tracep->declBit(c+4226,"ysyxSoCFull asic cpu cpu data_cache3 tteg_valid_o", false,-1);
        tracep->declBit(c+4227,"ysyxSoCFull asic cpu cpu data_cache3 read_ok_", false,-1);
        tracep->declBit(c+4228,"ysyxSoCFull asic cpu cpu data_cache3 read_ok", false,-1);
        tracep->declBit(c+4229,"ysyxSoCFull asic cpu cpu data_cache3 dirty_ok", false,-1);
        tracep->declBit(c+4230,"ysyxSoCFull asic cpu cpu data_cache3 missr_i_ok", false,-1);
        tracep->declBit(c+4231,"ysyxSoCFull asic cpu cpu data_cache3 read_w_ok_", false,-1);
        tracep->declBit(c+4232,"ysyxSoCFull asic cpu cpu data_cache3 read_w_ok", false,-1);
        tracep->declBit(c+4233,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_ok", false,-1);
        tracep->declBit(c+4234,"ysyxSoCFull asic cpu cpu data_cache3 memw_hit_ok", false,-1);
        tracep->declBit(c+4235,"ysyxSoCFull asic cpu cpu data_cache3 missw_i_ok", false,-1);
        tracep->declBus(c+4236,"ysyxSoCFull asic cpu cpu data_cache3 docker_counter", false,-1, 7,0);
        tracep->declBus(c+4237,"ysyxSoCFull asic cpu cpu data_cache3 counter_temp", false,-1, 7,0);
        tracep->declBus(c+4238,"ysyxSoCFull asic cpu cpu data_cache3 fence_index", false,-1, 5,0);
        tracep->declBit(c+4239,"ysyxSoCFull asic cpu cpu data_cache3 transt_sign1", false,-1);
        tracep->declBit(c+4240,"ysyxSoCFull asic cpu cpu data_cache3 transt_sign2", false,-1);
        tracep->declBit(c+4241,"ysyxSoCFull asic cpu cpu data_cache3 fence_finish", false,-1);
        tracep->declBit(c+4242,"ysyxSoCFull asic cpu cpu data_cache3 check_valid1", false,-1);
        tracep->declBit(c+4243,"ysyxSoCFull asic cpu cpu data_cache3 check_valid2", false,-1);
        tracep->declBit(c+4244,"ysyxSoCFull asic cpu cpu data_cache3 counterscl", false,-1);
        tracep->declBit(c+4245,"ysyxSoCFull asic cpu cpu data_cache3 dcache_read_shankhand", false,-1);
        tracep->declBit(c+4246,"ysyxSoCFull asic cpu cpu data_cache3 dcache_write_shankhand", false,-1);
        tracep->declBit(c+4247,"ysyxSoCFull asic cpu cpu data_cache3 dcache_read_ready", false,-1);
        tracep->declBit(c+4248,"ysyxSoCFull asic cpu cpu data_cache3 dcache_write_ready", false,-1);
        tracep->declBus(c+4249,"ysyxSoCFull asic cpu cpu data_cache3 state_dread", false,-1, 5,0);
        tracep->declBus(c+4250,"ysyxSoCFull asic cpu cpu data_cache3 state_dwrite", false,-1, 5,0);
        tracep->declBus(c+4251,"ysyxSoCFull asic cpu cpu data_cache3 dcache_tag", false,-1, 22,0);
        tracep->declBus(c+4252,"ysyxSoCFull asic cpu cpu data_cache3 dcache_index", false,-1, 5,0);
        tracep->declBus(c+4253,"ysyxSoCFull asic cpu cpu data_cache3 state_dread_nxt", false,-1, 5,0);
        tracep->declBit(c+4254,"ysyxSoCFull asic cpu cpu data_cache3 mem_hit_ok", false,-1);
        tracep->declBit(c+4254,"ysyxSoCFull asic cpu cpu data_cache3 hit_data_ready", false,-1);
        tracep->declQuad(c+4255,"ysyxSoCFull asic cpu cpu data_cache3 dirty_out_addr", false,-1, 63,0);
        tracep->declQuad(c+4257,"ysyxSoCFull asic cpu cpu data_cache3 dirty_out_data", false,-1, 63,0);
        tracep->declBus(c+4259,"ysyxSoCFull asic cpu cpu data_cache3 dirty_out_type", false,-1, 3,0);
        tracep->declBit(c+4260,"ysyxSoCFull asic cpu cpu data_cache3 dirty_clean_o", false,-1);
        tracep->declBit(c+4261,"ysyxSoCFull asic cpu cpu data_cache3 dirty_clean_t", false,-1);
        tracep->declBit(c+4262,"ysyxSoCFull asic cpu cpu data_cache3 delay_cnt1", false,-1);
        tracep->declBit(c+4263,"ysyxSoCFull asic cpu cpu data_cache3 delay_cnt2", false,-1);
        tracep->declBit(c+4264,"ysyxSoCFull asic cpu cpu data_cache3 delay_cnt", false,-1);
        tracep->declArray(c+4265,"ysyxSoCFull asic cpu cpu data_cache3 missr_data_strb", false,-1, 127,0);
        tracep->declBit(c+4269,"ysyxSoCFull asic cpu cpu data_cache3 missr_tag_ena1", false,-1);
        tracep->declArray(c+4270,"ysyxSoCFull asic cpu cpu data_cache3 missr_data_temp", false,-1, 127,0);
        tracep->declBit(c+4274,"ysyxSoCFull asic cpu cpu data_cache3 missr_tag_ena2", false,-1);
        tracep->declBit(c+4230,"ysyxSoCFull asic cpu cpu data_cache3 missr_data_ena", false,-1);
        tracep->declBit(c+4275,"ysyxSoCFull asic cpu cpu data_cache3 write_regr", false,-1);
        tracep->declBit(c+4276,"ysyxSoCFull asic cpu cpu data_cache3 write_regr_", false,-1);
        tracep->declBus(c+4277,"ysyxSoCFull asic cpu cpu data_cache3 missr_out_type", false,-1, 3,0);
        tracep->declQuad(c+4278,"ysyxSoCFull asic cpu cpu data_cache3 missr_out_addr", false,-1, 63,0);
        tracep->declBus(c+4280,"ysyxSoCFull asic cpu cpu data_cache3 state_dwrite_nxt", false,-1, 5,0);
        tracep->declArray(c+4281,"ysyxSoCFull asic cpu cpu data_cache3 hitw_data_strb", false,-1, 127,0);
        tracep->declArray(c+4285,"ysyxSoCFull asic cpu cpu data_cache3 hitw_data_temp", false,-1, 127,0);
        tracep->declBit(c+4234,"ysyxSoCFull asic cpu cpu data_cache3 hitw_data_ready", false,-1);
        tracep->declBit(c+4234,"ysyxSoCFull asic cpu cpu data_cache3 hitw_data_ena", false,-1);
        tracep->declQuad(c+4289,"ysyxSoCFull asic cpu cpu data_cache3 strb_extection", false,-1, 63,0);
        tracep->declQuad(c+4291,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_out_addr", false,-1, 63,0);
        tracep->declQuad(c+4293,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_out_data", false,-1, 63,0);
        tracep->declBus(c+4295,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_out_type", false,-1, 3,0);
        tracep->declBit(c+4296,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_clean_o", false,-1);
        tracep->declBit(c+4297,"ysyxSoCFull asic cpu cpu data_cache3 dirtyw_clean_t", false,-1);
        tracep->declBit(c+4298,"ysyxSoCFull asic cpu cpu data_cache3 delayw_cnt1", false,-1);
        tracep->declBit(c+4299,"ysyxSoCFull asic cpu cpu data_cache3 delayw_cnt2", false,-1);
        tracep->declBit(c+4300,"ysyxSoCFull asic cpu cpu data_cache3 delayw_cnt", false,-1);
        tracep->declArray(c+4301,"ysyxSoCFull asic cpu cpu data_cache3 missw_data_strb", false,-1, 127,0);
        tracep->declBit(c+4305,"ysyxSoCFull asic cpu cpu data_cache3 missw_tag_ena1", false,-1);
        tracep->declArray(c+4306,"ysyxSoCFull asic cpu cpu data_cache3 missw_data_temp", false,-1, 127,0);
        tracep->declBit(c+4310,"ysyxSoCFull asic cpu cpu data_cache3 missw_tag_ena2", false,-1);
        tracep->declBit(c+4235,"ysyxSoCFull asic cpu cpu data_cache3 missw_data_ena", false,-1);
        tracep->declBit(c+4311,"ysyxSoCFull asic cpu cpu data_cache3 write_regw", false,-1);
        tracep->declBit(c+4312,"ysyxSoCFull asic cpu cpu data_cache3 write_regw_", false,-1);
        tracep->declBus(c+4313,"ysyxSoCFull asic cpu cpu data_cache3 missw_out_type", false,-1, 3,0);
        tracep->declQuad(c+4314,"ysyxSoCFull asic cpu cpu data_cache3 missw_out_addr", false,-1, 63,0);
        tracep->declBus(c+4316,"ysyxSoCFull asic cpu cpu data_cache3 i", false,-1, 31,0);
        tracep->declBit(c+4317,"ysyxSoCFull asic cpu cpu data_cache3 dirty1_", false,-1);
        tracep->declBit(c+4318,"ysyxSoCFull asic cpu cpu data_cache3 dirty2_", false,-1);
        tracep->declBus(c+4319,"ysyxSoCFull asic cpu cpu data_cache3 j", false,-1, 31,0);
        tracep->declBit(c+4320,"ysyxSoCFull asic cpu cpu data_cache3 oteg_ena_i", false,-1);
        tracep->declBit(c+4217,"ysyxSoCFull asic cpu cpu data_cache3 oteg_valid_i", false,-1);
        tracep->declBus(c+4321,"ysyxSoCFull asic cpu cpu data_cache3 oteg_data_i", false,-1, 22,0);
        tracep->declBus(c+4322,"ysyxSoCFull asic cpu cpu data_cache3 oteg_addr_i", false,-1, 5,0);
        tracep->declBit(c+4323,"ysyxSoCFull asic cpu cpu data_cache3 tteg_ena_i", false,-1);
        tracep->declBit(c+4217,"ysyxSoCFull asic cpu cpu data_cache3 tteg_valid_i", false,-1);
        tracep->declBus(c+4321,"ysyxSoCFull asic cpu cpu data_cache3 tteg_data_i", false,-1, 22,0);
        tracep->declBus(c+4324,"ysyxSoCFull asic cpu cpu data_cache3 tteg_addr_i", false,-1, 5,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO clk", false,-1);
        tracep->declBus(c+4322,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO addr_i", false,-1, 5,0);
        tracep->declBus(c+4321,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO teg_i", false,-1, 22,0);
        tracep->declBit(c+4217,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO teg_valid", false,-1);
        tracep->declBit(c+4320,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO teg_ena", false,-1);
        tracep->declBus(c+4223,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO data_o", false,-1, 22,0);
        tracep->declBit(c+4224,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO data_valid", false,-1);
        tracep->declBus(c+4223,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO out_data_r", false,-1, 22,0);
        tracep->declBit(c+4224,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHEO out_valid_r", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET clk", false,-1);
        tracep->declBus(c+4324,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET addr_i", false,-1, 5,0);
        tracep->declBus(c+4321,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET teg_i", false,-1, 22,0);
        tracep->declBit(c+4217,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET teg_valid", false,-1);
        tracep->declBit(c+4323,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET teg_ena", false,-1);
        tracep->declBus(c+4225,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET data_o", false,-1, 22,0);
        tracep->declBit(c+4226,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET data_valid", false,-1);
        tracep->declBus(c+4225,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET out_data_r", false,-1, 22,0);
        tracep->declBit(c+4226,"ysyxSoCFull asic cpu cpu data_cache3 TEG_DCACHET out_valid_r", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu arbitratem4 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu arbitratem4 rst", false,-1);
        tracep->declQuad(c+3599,"ysyxSoCFull asic cpu cpu arbitratem4 d_cache_addr", false,-1, 63,0);
        tracep->declQuad(c+3601,"ysyxSoCFull asic cpu cpu arbitratem4 d_cache_data", false,-1, 63,0);
        tracep->declBus(c+3603,"ysyxSoCFull asic cpu cpu arbitratem4 d_cache_type", false,-1, 3,0);
        tracep->declQuad(c+3604,"ysyxSoCFull asic cpu cpu arbitratem4 d_cache_data_o", false,-1, 63,0);
        tracep->declBit(c+3606,"ysyxSoCFull asic cpu cpu arbitratem4 d_cache_valid_", false,-1);
        tracep->declQuad(c+3571,"ysyxSoCFull asic cpu cpu arbitratem4 uncache_addr", false,-1, 63,0);
        tracep->declQuad(c+3569,"ysyxSoCFull asic cpu cpu arbitratem4 uncache_data", false,-1, 63,0);
        tracep->declBit(c+3577,"ysyxSoCFull asic cpu cpu arbitratem4 uncache_read_ena", false,-1);
        tracep->declBit(c+3576,"ysyxSoCFull asic cpu cpu arbitratem4 uncache_write_ena", false,-1);
        tracep->declBus(c+3578,"ysyxSoCFull asic cpu cpu arbitratem4 uncache_size_data", false,-1, 2,0);
        tracep->declBus(c+3573,"ysyxSoCFull asic cpu cpu arbitratem4 uncache_mask", false,-1, 7,0);
        tracep->declQuad(c+3574,"ysyxSoCFull asic cpu cpu arbitratem4 uncahce_data_o", false,-1, 63,0);
        tracep->declBit(c+3579,"ysyxSoCFull asic cpu cpu arbitratem4 uncahce_valid_", false,-1);
        tracep->declQuad(c+3593,"ysyxSoCFull asic cpu cpu arbitratem4 i_cache_addr", false,-1, 63,0);
        tracep->declBit(c+3592,"ysyxSoCFull asic cpu cpu arbitratem4 i_cache_ena", false,-1);
        tracep->declQuad(c+3607,"ysyxSoCFull asic cpu cpu arbitratem4 i_cache_data", false,-1, 63,0);
        tracep->declBit(c+3609,"ysyxSoCFull asic cpu cpu arbitratem4 i_cache_valid_", false,-1);
        tracep->declBus(c+3611,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+3612,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+3614,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+19879,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+19880,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+19862,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_port", false,-1, 2,0);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_valid", false,-1);
        tracep->declBit(c+3615,"ysyxSoCFull asic cpu cpu arbitratem4 axi_aw_ready", false,-1);
        tracep->declQuad(c+3617,"ysyxSoCFull asic cpu cpu arbitratem4 axi_w_data", false,-1, 63,0);
        tracep->declBus(c+3619,"ysyxSoCFull asic cpu cpu arbitratem4 axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+3620,"ysyxSoCFull asic cpu cpu arbitratem4 axi_w_last", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull asic cpu cpu arbitratem4 axi_w_valid", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull asic cpu cpu arbitratem4 axi_w_ready", false,-1);
        tracep->declBus(c+18403,"ysyxSoCFull asic cpu cpu arbitratem4 axi_b_id", false,-1, 3,0);
        tracep->declBus(c+18404,"ysyxSoCFull asic cpu cpu arbitratem4 axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+18405,"ysyxSoCFull asic cpu cpu arbitratem4 axi_b_valid", false,-1);
        tracep->declBit(c+3623,"ysyxSoCFull asic cpu cpu arbitratem4 axi_b_ready", false,-1);
        tracep->declBus(c+3624,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+3625,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+3627,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+19879,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+19880,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+19862,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+3628,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_valid", false,-1);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu arbitratem4 axi_ar_ready", false,-1);
        tracep->declBus(c+18406,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+18407,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_data", false,-1, 63,0);
        tracep->declBus(c+18409,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+18410,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_last", false,-1);
        tracep->declBit(c+18411,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_valid", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu arbitratem4 axi_r_ready", false,-1);
        tracep->declBit(c+4325,"ysyxSoCFull asic cpu cpu arbitratem4 sign_delay_dread", false,-1);
        tracep->declBit(c+4326,"ysyxSoCFull asic cpu cpu arbitratem4 sign_delay_dwrite", false,-1);
        tracep->declBit(c+4327,"ysyxSoCFull asic cpu cpu arbitratem4 sign_delay_iread", false,-1);
        tracep->declBit(c+4328,"ysyxSoCFull asic cpu cpu arbitratem4 sign_delay_unread", false,-1);
        tracep->declBit(c+4329,"ysyxSoCFull asic cpu cpu arbitratem4 sign_delay_unwrite", false,-1);
        tracep->declBit(c+4330,"ysyxSoCFull asic cpu cpu arbitratem4 read_dcache_shankhand", false,-1);
        tracep->declBit(c+4331,"ysyxSoCFull asic cpu cpu arbitratem4 write_dcache_shankhand", false,-1);
        tracep->declBit(c+4332,"ysyxSoCFull asic cpu cpu arbitratem4 read_icache_shankhand", false,-1);
        tracep->declBit(c+4333,"ysyxSoCFull asic cpu cpu arbitratem4 read_uncahce_shankhand", false,-1);
        tracep->declBit(c+4334,"ysyxSoCFull asic cpu cpu arbitratem4 write_uncahce_shankhand", false,-1);
        tracep->declBus(c+4335,"ysyxSoCFull asic cpu cpu arbitratem4 arbitrate_state", false,-1, 2,0);
        tracep->declBus(c+4336,"ysyxSoCFull asic cpu cpu arbitratem4 arbitrate_state_nxt", false,-1, 2,0);
        tracep->declBit(c+4325,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ok", false,-1);
        tracep->declBit(c+4328,"ysyxSoCFull asic cpu cpu arbitratem4 dread_ok_u", false,-1);
        tracep->declBit(c+4326,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_ok", false,-1);
        tracep->declBit(c+4329,"ysyxSoCFull asic cpu cpu arbitratem4 dwrite_ok_u", false,-1);
        tracep->declBit(c+4327,"ysyxSoCFull asic cpu cpu arbitratem4 iread_ok", false,-1);
        tracep->declBit(c+18421,"ysyxSoCFull asic cpu cpu arbitratem4 success_dread", false,-1);
        tracep->declBit(c+18422,"ysyxSoCFull asic cpu cpu arbitratem4 success_dwrite", false,-1);
        tracep->declBit(c+18423,"ysyxSoCFull asic cpu cpu arbitratem4 success_iread", false,-1);
        tracep->declBit(c+18424,"ysyxSoCFull asic cpu cpu arbitratem4 success_uncahceread", false,-1);
        tracep->declBit(c+18425,"ysyxSoCFull asic cpu cpu arbitratem4 success_uncahcewrite", false,-1);
        tracep->declBus(c+4337,"ysyxSoCFull asic cpu cpu arbitratem4 axiw_state", false,-1, 2,0);
        tracep->declBus(c+4338,"ysyxSoCFull asic cpu cpu arbitratem4 axir_state", false,-1, 1,0);
        tracep->declBus(c+18426,"ysyxSoCFull asic cpu cpu arbitratem4 axir_state_n", false,-1, 1,0);
        tracep->declBit(c+4339,"ysyxSoCFull asic cpu cpu arbitratem4 chosel", false,-1);
        tracep->declBit(c+4340,"ysyxSoCFull asic cpu cpu arbitratem4 success_dwrite_new", false,-1);
        tracep->declBit(c+4341,"ysyxSoCFull asic cpu cpu arbitratem4 success_uncachewrite_new", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu soc_axi45 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu soc_axi45 rst", false,-1);
        tracep->declBus(c+3711,"ysyxSoCFull asic cpu cpu soc_axi45 prot_chose_write", false,-1, 1,0);
        tracep->declBus(c+3711,"ysyxSoCFull asic cpu cpu soc_axi45 prot_chose_read", false,-1, 1,0);
        tracep->declBus(c+3611,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+3612,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+3614,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+19879,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+19880,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+19862,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_prot", false,-1, 2,0);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+3616,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_valid", false,-1);
        tracep->declBit(c+3615,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_aw_ready", false,-1);
        tracep->declQuad(c+3617,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+3619,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+3620,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_w_last", false,-1);
        tracep->declBit(c+3621,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_w_valid", false,-1);
        tracep->declBit(c+3622,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_w_ready", false,-1);
        tracep->declBus(c+18403,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+18404,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+3623,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_b_ready", false,-1);
        tracep->declBit(c+18405,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_b_valid", false,-1);
        tracep->declBus(c+3624,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+3625,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+3627,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+19879,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+19880,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+19862,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+19861,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+3628,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_valid", false,-1);
        tracep->declBit(c+3629,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_ar_ready", false,-1);
        tracep->declBus(c+18406,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+18407,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+18409,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+18410,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_last", false,-1);
        tracep->declBit(c+18411,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_valid", false,-1);
        tracep->declBit(c+3630,"ysyxSoCFull asic cpu cpu soc_axi45 master_axi_r_ready", false,-1);
        tracep->declBus(c+3631,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_id", false,-1, 7,0);
        tracep->declArray(c+3632,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_addr", false,-1, 127,0);
        tracep->declBus(c+3636,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_len", false,-1, 15,0);
        tracep->declBus(c+3637,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_size", false,-1, 5,0);
        tracep->declBus(c+3638,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_burst", false,-1, 3,0);
        tracep->declBus(c+3639,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_cache", false,-1, 7,0);
        tracep->declBus(c+3640,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_prot", false,-1, 5,0);
        tracep->declBus(c+3641,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_qos", false,-1, 7,0);
        tracep->declBus(c+3642,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_valid", false,-1, 1,0);
        tracep->declBus(c+3643,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_aw_ready", false,-1, 1,0);
        tracep->declArray(c+3644,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_w_data", false,-1, 127,0);
        tracep->declBus(c+3648,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_w_strb", false,-1, 15,0);
        tracep->declBus(c+3649,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_w_last", false,-1, 1,0);
        tracep->declBus(c+3650,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_w_valid", false,-1, 1,0);
        tracep->declBus(c+3651,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_w_ready", false,-1, 1,0);
        tracep->declBus(c+18412,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_b_id", false,-1, 7,0);
        tracep->declBus(c+16237,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_b_resp", false,-1, 3,0);
        tracep->declBus(c+18413,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_b_valid", false,-1, 1,0);
        tracep->declBus(c+3652,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_b_ready", false,-1, 1,0);
        tracep->declBus(c+3653,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_id", false,-1, 7,0);
        tracep->declArray(c+3654,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_addr", false,-1, 127,0);
        tracep->declBus(c+3658,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_len", false,-1, 15,0);
        tracep->declBus(c+3659,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_size", false,-1, 5,0);
        tracep->declBus(c+3660,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_burst", false,-1, 3,0);
        tracep->declBus(c+3661,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_cache", false,-1, 7,0);
        tracep->declBus(c+3662,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_prot", false,-1, 5,0);
        tracep->declBus(c+3663,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_qos", false,-1, 7,0);
        tracep->declBus(c+3664,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_valid", false,-1, 1,0);
        tracep->declBus(c+3665,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_ar_ready", false,-1, 1,0);
        tracep->declBus(c+18414,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_id", false,-1, 7,0);
        tracep->declArray(c+18415,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_data", false,-1, 127,0);
        tracep->declBus(c+16238,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_resp", false,-1, 3,0);
        tracep->declBus(c+18419,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_last", false,-1, 1,0);
        tracep->declBus(c+18420,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_valid", false,-1, 1,0);
        tracep->declBus(c+3666,"ysyxSoCFull asic cpu cpu soc_axi45 slave_axi_r_ready", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu cpu clint6 clk", false,-1);
        tracep->declBit(c+3554,"ysyxSoCFull asic cpu cpu clint6 rst", false,-1);
        tracep->declBit(c+3610,"ysyxSoCFull asic cpu cpu clint6 time_interrupt", false,-1);
        tracep->declBus(c+3677,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_id", false,-1, 3,0);
        tracep->declQuad(c+3678,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_addr", false,-1, 63,0);
        tracep->declBus(c+3680,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_len", false,-1, 7,0);
        tracep->declBus(c+3681,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_size", false,-1, 2,0);
        tracep->declBus(c+3682,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_burst", false,-1, 1,0);
        tracep->declBus(c+3683,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_cache", false,-1, 3,0);
        tracep->declBus(c+3684,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_prot", false,-1, 2,0);
        tracep->declBus(c+3685,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_qos", false,-1, 3,0);
        tracep->declBit(c+3686,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_valid", false,-1);
        tracep->declBit(c+3686,"ysyxSoCFull asic cpu cpu clint6 time_axi_aw_ready", false,-1);
        tracep->declQuad(c+3687,"ysyxSoCFull asic cpu cpu clint6 time_axi_w_data", false,-1, 63,0);
        tracep->declBus(c+3689,"ysyxSoCFull asic cpu cpu clint6 time_axi_w_strb", false,-1, 7,0);
        tracep->declBit(c+3690,"ysyxSoCFull asic cpu cpu clint6 time_axi_w_last", false,-1);
        tracep->declBit(c+3691,"ysyxSoCFull asic cpu cpu clint6 time_axi_w_valid", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull asic cpu cpu clint6 time_axi_w_ready", false,-1);
        tracep->declBus(c+3693,"ysyxSoCFull asic cpu cpu clint6 time_axi_b_id", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu clint6 time_axi_b_resp", false,-1, 1,0);
        tracep->declBit(c+3694,"ysyxSoCFull asic cpu cpu clint6 time_axi_b_valid", false,-1);
        tracep->declBit(c+3695,"ysyxSoCFull asic cpu cpu clint6 time_axi_b_ready", false,-1);
        tracep->declBus(c+3696,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_id", false,-1, 3,0);
        tracep->declQuad(c+3697,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_addr", false,-1, 63,0);
        tracep->declBus(c+3699,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_len", false,-1, 7,0);
        tracep->declBus(c+3700,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_size", false,-1, 2,0);
        tracep->declBus(c+3701,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_burst", false,-1, 1,0);
        tracep->declBus(c+3702,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_cache", false,-1, 3,0);
        tracep->declBus(c+3703,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_prot", false,-1, 2,0);
        tracep->declBus(c+3704,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_qos", false,-1, 3,0);
        tracep->declBit(c+3705,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_valid", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu cpu clint6 time_axi_ar_ready", false,-1);
        tracep->declBus(c+3706,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_id", false,-1, 3,0);
        tracep->declQuad(c+3707,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_data", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_resp", false,-1, 1,0);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_last", false,-1);
        tracep->declBit(c+3709,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_valid", false,-1);
        tracep->declBit(c+3710,"ysyxSoCFull asic cpu cpu clint6 time_axi_r_ready", false,-1);
        tracep->declQuad(c+4342,"ysyxSoCFull asic cpu cpu clint6 csr_mtime", false,-1, 63,0);
        tracep->declQuad(c+4344,"ysyxSoCFull asic cpu cpu clint6 csr_mtimecmp", false,-1, 63,0);
        tracep->declBit(c+3692,"ysyxSoCFull asic cpu cpu clint6 success_aw", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull asic cpu cpu clint6 success_w", false,-1);
        tracep->declBit(c+3705,"ysyxSoCFull asic cpu cpu clint6 success_ar", false,-1);
        tracep->declBit(c+4346,"ysyxSoCFull asic cpu cpu clint6 success_r", false,-1);
        tracep->declBit(c+4347,"ysyxSoCFull asic cpu cpu clint6 success_b", false,-1);
        tracep->declBit(c+3692,"ysyxSoCFull asic cpu cpu clint6 shankhand_successw", false,-1);
        tracep->declBit(c+3705,"ysyxSoCFull asic cpu cpu clint6 shankhand_successr", false,-1);
        tracep->declBit(c+4348,"ysyxSoCFull asic cpu cpu clint6 resp_success", false,-1);
        tracep->declQuad(c+4349,"ysyxSoCFull asic cpu cpu clint6 wmask", false,-1, 63,0);
        tracep->declBus(c+4351,"ysyxSoCFull asic cpu cpu clint6 timer_state", false,-1, 1,0);
        tracep->declBus(c+4352,"ysyxSoCFull asic cpu cpu clint6 timer_state_n", false,-1, 1,0);
        tracep->declBus(c+4353,"ysyxSoCFull asic cpu cpu clint6 timew_state", false,-1, 1,0);
        tracep->declBus(c+4354,"ysyxSoCFull asic cpu cpu clint6 timew_state_n", false,-1, 1,0);
        tracep->declBus(c+4355,"ysyxSoCFull asic cpu cpu clint6 timeraw_id_temp", false,-1, 3,0);
        tracep->declBit(c+4356,"ysyxSoCFull asic cpu cpu clint6 csr_mtime_readena", false,-1);
        tracep->declBit(c+4357,"ysyxSoCFull asic cpu cpu clint6 csr_mtimecmp_readena", false,-1);
        tracep->declBit(c+4358,"ysyxSoCFull asic cpu cpu clint6 csr_mtime_writeena", false,-1);
        tracep->declBit(c+4359,"ysyxSoCFull asic cpu cpu clint6 csr_mtimecmp_writeena", false,-1);
        tracep->declQuad(c+4360,"ysyxSoCFull asic cpu cpu clint6 csr_mtime_temp", false,-1, 63,0);
        tracep->declQuad(c+4362,"ysyxSoCFull asic cpu cpu clint6 csr_mtimecmp_temp", false,-1, 63,0);
        tracep->declQuad(c+4364,"ysyxSoCFull asic cpu cpu clint6 read_csrdata_temp", false,-1, 63,0);
        tracep->declBus(c+4366,"ysyxSoCFull asic cpu cpu clint6 timerar_id_temp", false,-1, 3,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM0 Bits", false,-1, 31,0);
        tracep->declBus(c+19882,"ysyxSoCFull asic cpu SRAM0 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19883,"ysyxSoCFull asic cpu SRAM0 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM0 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3502,"ysyxSoCFull asic cpu SRAM0 Q", false,-1, 127,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu SRAM0 CLK", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM0 CEN", false,-1);
        tracep->declBit(c+3515,"ysyxSoCFull asic cpu SRAM0 WEN", false,-1);
        tracep->declArray(c+3510,"ysyxSoCFull asic cpu SRAM0 BWEN", false,-1, 127,0);
        tracep->declBus(c+3514,"ysyxSoCFull asic cpu SRAM0 A", false,-1, 5,0);
        tracep->declArray(c+3506,"ysyxSoCFull asic cpu SRAM0 D", false,-1, 127,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM0 cen", false,-1);
        tracep->declBit(c+3712,"ysyxSoCFull asic cpu SRAM0 wen", false,-1);
        tracep->declArray(c+3713,"ysyxSoCFull asic cpu SRAM0 bwen", false,-1, 127,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM1 Bits", false,-1, 31,0);
        tracep->declBus(c+19882,"ysyxSoCFull asic cpu SRAM1 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19883,"ysyxSoCFull asic cpu SRAM1 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM1 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3516,"ysyxSoCFull asic cpu SRAM1 Q", false,-1, 127,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu SRAM1 CLK", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM1 CEN", false,-1);
        tracep->declBit(c+3529,"ysyxSoCFull asic cpu SRAM1 WEN", false,-1);
        tracep->declArray(c+3524,"ysyxSoCFull asic cpu SRAM1 BWEN", false,-1, 127,0);
        tracep->declBus(c+3528,"ysyxSoCFull asic cpu SRAM1 A", false,-1, 5,0);
        tracep->declArray(c+3520,"ysyxSoCFull asic cpu SRAM1 D", false,-1, 127,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM1 cen", false,-1);
        tracep->declBit(c+3717,"ysyxSoCFull asic cpu SRAM1 wen", false,-1);
        tracep->declArray(c+3718,"ysyxSoCFull asic cpu SRAM1 bwen", false,-1, 127,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM2 Bits", false,-1, 31,0);
        tracep->declBus(c+19882,"ysyxSoCFull asic cpu SRAM2 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19883,"ysyxSoCFull asic cpu SRAM2 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM2 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3530,"ysyxSoCFull asic cpu SRAM2 Q", false,-1, 127,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu SRAM2 CLK", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM2 CEN", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM2 WEN", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM2 BWEN", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu SRAM2 A", false,-1, 5,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM2 D", false,-1, 127,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM2 cen", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM2 wen", false,-1);
        tracep->declArray(c+19884,"ysyxSoCFull asic cpu SRAM2 bwen", false,-1, 127,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM3 Bits", false,-1, 31,0);
        tracep->declBus(c+19882,"ysyxSoCFull asic cpu SRAM3 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19883,"ysyxSoCFull asic cpu SRAM3 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM3 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3534,"ysyxSoCFull asic cpu SRAM3 Q", false,-1, 127,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu SRAM3 CLK", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM3 CEN", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM3 WEN", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM3 BWEN", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu SRAM3 A", false,-1, 5,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM3 D", false,-1, 127,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM3 cen", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM3 wen", false,-1);
        tracep->declArray(c+19884,"ysyxSoCFull asic cpu SRAM3 bwen", false,-1, 127,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM4 Bits", false,-1, 31,0);
        tracep->declBus(c+19882,"ysyxSoCFull asic cpu SRAM4 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19883,"ysyxSoCFull asic cpu SRAM4 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM4 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3538,"ysyxSoCFull asic cpu SRAM4 Q", false,-1, 127,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu SRAM4 CLK", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM4 CEN", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM4 WEN", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM4 BWEN", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu SRAM4 A", false,-1, 5,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM4 D", false,-1, 127,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM4 cen", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM4 wen", false,-1);
        tracep->declArray(c+19884,"ysyxSoCFull asic cpu SRAM4 bwen", false,-1, 127,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM5 Bits", false,-1, 31,0);
        tracep->declBus(c+19882,"ysyxSoCFull asic cpu SRAM5 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19883,"ysyxSoCFull asic cpu SRAM5 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM5 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3542,"ysyxSoCFull asic cpu SRAM5 Q", false,-1, 127,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu SRAM5 CLK", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM5 CEN", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM5 WEN", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM5 BWEN", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu SRAM5 A", false,-1, 5,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM5 D", false,-1, 127,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM5 cen", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM5 wen", false,-1);
        tracep->declArray(c+19884,"ysyxSoCFull asic cpu SRAM5 bwen", false,-1, 127,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM6 Bits", false,-1, 31,0);
        tracep->declBus(c+19882,"ysyxSoCFull asic cpu SRAM6 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19883,"ysyxSoCFull asic cpu SRAM6 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM6 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3546,"ysyxSoCFull asic cpu SRAM6 Q", false,-1, 127,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu SRAM6 CLK", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM6 CEN", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM6 WEN", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM6 BWEN", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu SRAM6 A", false,-1, 5,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM6 D", false,-1, 127,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM6 cen", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM6 wen", false,-1);
        tracep->declArray(c+19884,"ysyxSoCFull asic cpu SRAM6 bwen", false,-1, 127,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM7 Bits", false,-1, 31,0);
        tracep->declBus(c+19882,"ysyxSoCFull asic cpu SRAM7 Word_Depth", false,-1, 31,0);
        tracep->declBus(c+19883,"ysyxSoCFull asic cpu SRAM7 Add_Width", false,-1, 31,0);
        tracep->declBus(c+19881,"ysyxSoCFull asic cpu SRAM7 Wen_Width", false,-1, 31,0);
        tracep->declArray(c+3550,"ysyxSoCFull asic cpu SRAM7 Q", false,-1, 127,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu SRAM7 CLK", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM7 CEN", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic cpu SRAM7 WEN", false,-1);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM7 BWEN", false,-1, 127,0);
        tracep->declBus(c+19876,"ysyxSoCFull asic cpu SRAM7 A", false,-1, 5,0);
        tracep->declArray(c+19872,"ysyxSoCFull asic cpu SRAM7 D", false,-1, 127,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM7 cen", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic cpu SRAM7 wen", false,-1);
        tracep->declArray(c+19884,"ysyxSoCFull asic cpu SRAM7 bwen", false,-1, 127,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic luart reset", false,-1);
        tracep->declBit(c+18038,"ysyxSoCFull asic luart auto_in_psel", false,-1);
        tracep->declBit(c+18039,"ysyxSoCFull asic luart auto_in_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic luart auto_in_pwrite", false,-1);
        tracep->declBus(c+18040,"ysyxSoCFull asic luart auto_in_paddr", false,-1, 28,0);
        tracep->declBus(c+134,"ysyxSoCFull asic luart auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic luart auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18041,"ysyxSoCFull asic luart auto_in_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart auto_in_pslverr", false,-1);
        tracep->declBus(c+19831,"ysyxSoCFull asic luart auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart uart_rx", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull asic luart uart_tx", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart muart_clk", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic luart muart_resetn", false,-1);
        tracep->declBit(c+18038,"ysyxSoCFull asic luart muart_in_psel", false,-1);
        tracep->declBit(c+18039,"ysyxSoCFull asic luart muart_in_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic luart muart_in_pwrite", false,-1);
        tracep->declBus(c+18047,"ysyxSoCFull asic luart muart_in_paddr", false,-1, 31,0);
        tracep->declBus(c+19888,"ysyxSoCFull asic luart muart_in_pprot", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic luart muart_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic luart muart_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18041,"ysyxSoCFull asic luart muart_in_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart_in_pslverr", false,-1);
        tracep->declBus(c+19831,"ysyxSoCFull asic luart muart_in_prdata", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart_uart_rx", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull asic luart muart_uart_tx", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic luart muart resetn", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart muart clk", false,-1);
        tracep->declBit(c+18038,"ysyxSoCFull asic luart muart in_psel", false,-1);
        tracep->declBit(c+18039,"ysyxSoCFull asic luart muart in_penable", false,-1);
        tracep->declBus(c+19888,"ysyxSoCFull asic luart muart in_pprot", false,-1, 2,0);
        tracep->declBit(c+18041,"ysyxSoCFull asic luart muart in_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart in_pslverr", false,-1);
        tracep->declBus(c+18047,"ysyxSoCFull asic luart muart in_paddr", false,-1, 31,0);
        tracep->declBit(c+133,"ysyxSoCFull asic luart muart in_pwrite", false,-1);
        tracep->declBus(c+19831,"ysyxSoCFull asic luart muart in_prdata", false,-1, 31,0);
        tracep->declBus(c+134,"ysyxSoCFull asic luart muart in_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic luart muart in_pstrb", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart uart_rx", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull asic luart muart uart_tx", false,-1);
        tracep->declBit(c+17187,"ysyxSoCFull asic luart muart rtsn", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart ctsn", false,-1);
        tracep->declBit(c+17188,"ysyxSoCFull asic luart muart dtr_pad_o", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart dsr_pad_i", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart ri_pad_i", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart dcd_pad_i", false,-1);
        tracep->declBit(c+17189,"ysyxSoCFull asic luart muart interrupt", false,-1);
        tracep->declBit(c+19664,"ysyxSoCFull asic luart muart reg_we", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull asic luart muart reg_re", false,-1);
        tracep->declBus(c+18048,"ysyxSoCFull asic luart muart reg_adr", false,-1, 2,0);
        tracep->declBus(c+18049,"ysyxSoCFull asic luart muart reg_dat8_w", false,-1, 7,0);
        tracep->declBus(c+4367,"ysyxSoCFull asic luart muart reg_dat8_w_reg", false,-1, 7,0);
        tracep->declBus(c+19839,"ysyxSoCFull asic luart muart reg_dat8_r", false,-1, 7,0);
        tracep->declBit(c+17190,"ysyxSoCFull asic luart muart rts_internal", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart muart Uregs clk", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic luart muart Uregs wb_rst_i", false,-1);
        tracep->declBus(c+18048,"ysyxSoCFull asic luart muart Uregs wb_addr_i", false,-1, 2,0);
        tracep->declBus(c+18050,"ysyxSoCFull asic luart muart Uregs wb_dat_i", false,-1, 7,0);
        tracep->declBus(c+19839,"ysyxSoCFull asic luart muart Uregs wb_dat_o", false,-1, 7,0);
        tracep->declBit(c+19664,"ysyxSoCFull asic luart muart Uregs wb_we_i", false,-1);
        tracep->declBit(c+19665,"ysyxSoCFull asic luart muart Uregs wb_re_i", false,-1);
        tracep->declBit(c+17162,"ysyxSoCFull asic luart muart Uregs stx_pad_o", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart Uregs srx_pad_i", false,-1);
        tracep->declBus(c+19889,"ysyxSoCFull asic luart muart Uregs modem_inputs", false,-1, 3,0);
        tracep->declBit(c+17190,"ysyxSoCFull asic luart muart Uregs rts_pad_o", false,-1);
        tracep->declBit(c+17188,"ysyxSoCFull asic luart muart Uregs dtr_pad_o", false,-1);
        tracep->declBit(c+17189,"ysyxSoCFull asic luart muart Uregs int_o", false,-1);
        tracep->declBit(c+17191,"ysyxSoCFull asic luart muart Uregs enable", false,-1);
        tracep->declBit(c+17192,"ysyxSoCFull asic luart muart Uregs srx_pad", false,-1);
        tracep->declBus(c+17193,"ysyxSoCFull asic luart muart Uregs ier", false,-1, 3,0);
        tracep->declBus(c+17194,"ysyxSoCFull asic luart muart Uregs iir", false,-1, 3,0);
        tracep->declBus(c+17195,"ysyxSoCFull asic luart muart Uregs fcr", false,-1, 1,0);
        tracep->declBus(c+17196,"ysyxSoCFull asic luart muart Uregs mcr", false,-1, 4,0);
        tracep->declBus(c+17197,"ysyxSoCFull asic luart muart Uregs lcr", false,-1, 7,0);
        tracep->declBus(c+17198,"ysyxSoCFull asic luart muart Uregs msr", false,-1, 7,0);
        tracep->declBus(c+17199,"ysyxSoCFull asic luart muart Uregs dl", false,-1, 15,0);
        tracep->declBus(c+17200,"ysyxSoCFull asic luart muart Uregs scratch", false,-1, 7,0);
        tracep->declBit(c+17201,"ysyxSoCFull asic luart muart Uregs start_dlc", false,-1);
        tracep->declBit(c+17202,"ysyxSoCFull asic luart muart Uregs lsr_mask_d", false,-1);
        tracep->declBit(c+17203,"ysyxSoCFull asic luart muart Uregs msi_reset", false,-1);
        tracep->declBus(c+17204,"ysyxSoCFull asic luart muart Uregs dlc", false,-1, 15,0);
        tracep->declBus(c+17205,"ysyxSoCFull asic luart muart Uregs trigger_level", false,-1, 3,0);
        tracep->declBit(c+17206,"ysyxSoCFull asic luart muart Uregs rx_reset", false,-1);
        tracep->declBit(c+17207,"ysyxSoCFull asic luart muart Uregs tx_reset", false,-1);
        tracep->declBit(c+17208,"ysyxSoCFull asic luart muart Uregs dlab", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic luart muart Uregs cts_pad_i", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart Uregs dsr_pad_i", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart Uregs ri_pad_i", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart Uregs dcd_pad_i", false,-1);
        tracep->declBit(c+17209,"ysyxSoCFull asic luart muart Uregs loopback", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart Uregs cts", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic luart muart Uregs dsr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic luart muart Uregs ri", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic luart muart Uregs dcd", false,-1);
        tracep->declBit(c+17210,"ysyxSoCFull asic luart muart Uregs cts_c", false,-1);
        tracep->declBit(c+17211,"ysyxSoCFull asic luart muart Uregs dsr_c", false,-1);
        tracep->declBit(c+17212,"ysyxSoCFull asic luart muart Uregs ri_c", false,-1);
        tracep->declBit(c+17213,"ysyxSoCFull asic luart muart Uregs dcd_c", false,-1);
        tracep->declBus(c+17214,"ysyxSoCFull asic luart muart Uregs lsr", false,-1, 7,0);
        tracep->declBit(c+17215,"ysyxSoCFull asic luart muart Uregs lsr0", false,-1);
        tracep->declBit(c+17216,"ysyxSoCFull asic luart muart Uregs lsr1", false,-1);
        tracep->declBit(c+17217,"ysyxSoCFull asic luart muart Uregs lsr2", false,-1);
        tracep->declBit(c+17218,"ysyxSoCFull asic luart muart Uregs lsr3", false,-1);
        tracep->declBit(c+17219,"ysyxSoCFull asic luart muart Uregs lsr4", false,-1);
        tracep->declBit(c+17220,"ysyxSoCFull asic luart muart Uregs lsr5", false,-1);
        tracep->declBit(c+17221,"ysyxSoCFull asic luart muart Uregs lsr6", false,-1);
        tracep->declBit(c+17222,"ysyxSoCFull asic luart muart Uregs lsr7", false,-1);
        tracep->declBit(c+17223,"ysyxSoCFull asic luart muart Uregs lsr0r", false,-1);
        tracep->declBit(c+17224,"ysyxSoCFull asic luart muart Uregs lsr1r", false,-1);
        tracep->declBit(c+17225,"ysyxSoCFull asic luart muart Uregs lsr2r", false,-1);
        tracep->declBit(c+17226,"ysyxSoCFull asic luart muart Uregs lsr3r", false,-1);
        tracep->declBit(c+17227,"ysyxSoCFull asic luart muart Uregs lsr4r", false,-1);
        tracep->declBit(c+17228,"ysyxSoCFull asic luart muart Uregs lsr5r", false,-1);
        tracep->declBit(c+17229,"ysyxSoCFull asic luart muart Uregs lsr6r", false,-1);
        tracep->declBit(c+17230,"ysyxSoCFull asic luart muart Uregs lsr7r", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull asic luart muart Uregs lsr_mask", false,-1);
        tracep->declBit(c+17231,"ysyxSoCFull asic luart muart Uregs rls_int", false,-1);
        tracep->declBit(c+17232,"ysyxSoCFull asic luart muart Uregs rda_int", false,-1);
        tracep->declBit(c+17233,"ysyxSoCFull asic luart muart Uregs ti_int", false,-1);
        tracep->declBit(c+17234,"ysyxSoCFull asic luart muart Uregs thre_int", false,-1);
        tracep->declBit(c+17235,"ysyxSoCFull asic luart muart Uregs ms_int", false,-1);
        tracep->declBit(c+17236,"ysyxSoCFull asic luart muart Uregs tf_push", false,-1);
        tracep->declBit(c+17237,"ysyxSoCFull asic luart muart Uregs rf_pop", false,-1);
        tracep->declBus(c+17238,"ysyxSoCFull asic luart muart Uregs rf_data_out", false,-1, 10,0);
        tracep->declBit(c+17239,"ysyxSoCFull asic luart muart Uregs rf_error_bit", false,-1);
        tracep->declBit(c+17216,"ysyxSoCFull asic luart muart Uregs rf_overrun", false,-1);
        tracep->declBit(c+17240,"ysyxSoCFull asic luart muart Uregs rf_push_pulse", false,-1);
        tracep->declBus(c+17241,"ysyxSoCFull asic luart muart Uregs rf_count", false,-1, 4,0);
        tracep->declBus(c+17242,"ysyxSoCFull asic luart muart Uregs tf_count", false,-1, 4,0);
        tracep->declBus(c+17243,"ysyxSoCFull asic luart muart Uregs tstate", false,-1, 2,0);
        tracep->declBus(c+17244,"ysyxSoCFull asic luart muart Uregs rstate", false,-1, 3,0);
        tracep->declBus(c+17245,"ysyxSoCFull asic luart muart Uregs counter_t", false,-1, 9,0);
        tracep->declBit(c+17246,"ysyxSoCFull asic luart muart Uregs thre_set_en", false,-1);
        tracep->declBus(c+17247,"ysyxSoCFull asic luart muart Uregs block_cnt", false,-1, 7,0);
        tracep->declBus(c+17248,"ysyxSoCFull asic luart muart Uregs block_value", false,-1, 7,0);
        tracep->declBit(c+17249,"ysyxSoCFull asic luart muart Uregs serial_out", false,-1);
        tracep->declBit(c+17250,"ysyxSoCFull asic luart muart Uregs serial_in", false,-1);
        tracep->declBit(c+19667,"ysyxSoCFull asic luart muart Uregs lsr_mask_condition", false,-1);
        tracep->declBit(c+19668,"ysyxSoCFull asic luart muart Uregs iir_read", false,-1);
        tracep->declBit(c+19669,"ysyxSoCFull asic luart muart Uregs msr_read", false,-1);
        tracep->declBit(c+19670,"ysyxSoCFull asic luart muart Uregs fifo_read", false,-1);
        tracep->declBit(c+19671,"ysyxSoCFull asic luart muart Uregs fifo_write", false,-1);
        tracep->declBus(c+17251,"ysyxSoCFull asic luart muart Uregs delayed_modem_signals", false,-1, 3,0);
        tracep->declBit(c+17252,"ysyxSoCFull asic luart muart Uregs lsr0_d", false,-1);
        tracep->declBit(c+17253,"ysyxSoCFull asic luart muart Uregs lsr1_d", false,-1);
        tracep->declBit(c+17254,"ysyxSoCFull asic luart muart Uregs lsr2_d", false,-1);
        tracep->declBit(c+17255,"ysyxSoCFull asic luart muart Uregs lsr3_d", false,-1);
        tracep->declBit(c+17256,"ysyxSoCFull asic luart muart Uregs lsr4_d", false,-1);
        tracep->declBit(c+17257,"ysyxSoCFull asic luart muart Uregs lsr5_d", false,-1);
        tracep->declBit(c+17258,"ysyxSoCFull asic luart muart Uregs lsr6_d", false,-1);
        tracep->declBit(c+17259,"ysyxSoCFull asic luart muart Uregs lsr7_d", false,-1);
        tracep->declBit(c+17260,"ysyxSoCFull asic luart muart Uregs rls_int_d", false,-1);
        tracep->declBit(c+17261,"ysyxSoCFull asic luart muart Uregs thre_int_d", false,-1);
        tracep->declBit(c+17262,"ysyxSoCFull asic luart muart Uregs ms_int_d", false,-1);
        tracep->declBit(c+17263,"ysyxSoCFull asic luart muart Uregs ti_int_d", false,-1);
        tracep->declBit(c+17264,"ysyxSoCFull asic luart muart Uregs rda_int_d", false,-1);
        tracep->declBit(c+17265,"ysyxSoCFull asic luart muart Uregs rls_int_rise", false,-1);
        tracep->declBit(c+17266,"ysyxSoCFull asic luart muart Uregs thre_int_rise", false,-1);
        tracep->declBit(c+17267,"ysyxSoCFull asic luart muart Uregs ms_int_rise", false,-1);
        tracep->declBit(c+17268,"ysyxSoCFull asic luart muart Uregs ti_int_rise", false,-1);
        tracep->declBit(c+17269,"ysyxSoCFull asic luart muart Uregs rda_int_rise", false,-1);
        tracep->declBit(c+17270,"ysyxSoCFull asic luart muart Uregs rls_int_pnd", false,-1);
        tracep->declBit(c+17271,"ysyxSoCFull asic luart muart Uregs rda_int_pnd", false,-1);
        tracep->declBit(c+17272,"ysyxSoCFull asic luart muart Uregs thre_int_pnd", false,-1);
        tracep->declBit(c+17273,"ysyxSoCFull asic luart muart Uregs ms_int_pnd", false,-1);
        tracep->declBit(c+17274,"ysyxSoCFull asic luart muart Uregs ti_int_pnd", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart muart Uregs transmitter clk", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic luart muart Uregs transmitter wb_rst_i", false,-1);
        tracep->declBus(c+17197,"ysyxSoCFull asic luart muart Uregs transmitter lcr", false,-1, 7,0);
        tracep->declBit(c+17236,"ysyxSoCFull asic luart muart Uregs transmitter tf_push", false,-1);
        tracep->declBus(c+18050,"ysyxSoCFull asic luart muart Uregs transmitter wb_dat_i", false,-1, 7,0);
        tracep->declBit(c+17191,"ysyxSoCFull asic luart muart Uregs transmitter enable", false,-1);
        tracep->declBit(c+17207,"ysyxSoCFull asic luart muart Uregs transmitter tx_reset", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull asic luart muart Uregs transmitter lsr_mask", false,-1);
        tracep->declBit(c+17249,"ysyxSoCFull asic luart muart Uregs transmitter stx_pad_o", false,-1);
        tracep->declBus(c+17243,"ysyxSoCFull asic luart muart Uregs transmitter tstate", false,-1, 2,0);
        tracep->declBus(c+17242,"ysyxSoCFull asic luart muart Uregs transmitter tf_count", false,-1, 4,0);
        tracep->declBus(c+17275,"ysyxSoCFull asic luart muart Uregs transmitter counter", false,-1, 4,0);
        tracep->declBus(c+17276,"ysyxSoCFull asic luart muart Uregs transmitter bit_counter", false,-1, 2,0);
        tracep->declBus(c+17277,"ysyxSoCFull asic luart muart Uregs transmitter shift_out", false,-1, 6,0);
        tracep->declBit(c+17278,"ysyxSoCFull asic luart muart Uregs transmitter stx_o_tmp", false,-1);
        tracep->declBit(c+17279,"ysyxSoCFull asic luart muart Uregs transmitter parity_xor", false,-1);
        tracep->declBit(c+17280,"ysyxSoCFull asic luart muart Uregs transmitter tf_pop", false,-1);
        tracep->declBit(c+17281,"ysyxSoCFull asic luart muart Uregs transmitter bit_out", false,-1);
        tracep->declBus(c+18050,"ysyxSoCFull asic luart muart Uregs transmitter tf_data_in", false,-1, 7,0);
        tracep->declBus(c+17282,"ysyxSoCFull asic luart muart Uregs transmitter tf_data_out", false,-1, 7,0);
        tracep->declBit(c+17283,"ysyxSoCFull asic luart muart Uregs transmitter tf_overrun", false,-1);
        tracep->declBus(c+19862,"ysyxSoCFull asic luart muart Uregs transmitter s_idle", false,-1, 2,0);
        tracep->declBus(c+19888,"ysyxSoCFull asic luart muart Uregs transmitter s_send_start", false,-1, 2,0);
        tracep->declBus(c+19890,"ysyxSoCFull asic luart muart Uregs transmitter s_send_byte", false,-1, 2,0);
        tracep->declBus(c+19891,"ysyxSoCFull asic luart muart Uregs transmitter s_send_parity", false,-1, 2,0);
        tracep->declBus(c+19892,"ysyxSoCFull asic luart muart Uregs transmitter s_send_stop", false,-1, 2,0);
        tracep->declBus(c+19893,"ysyxSoCFull asic luart muart Uregs transmitter s_pop_byte", false,-1, 2,0);
        tracep->declBus(c+19894,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_width", false,-1, 31,0);
        tracep->declBus(c+19895,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+19896,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+19897,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx clk", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx wb_rst_i", false,-1);
        tracep->declBit(c+17236,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx push", false,-1);
        tracep->declBit(c+17280,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx pop", false,-1);
        tracep->declBus(c+18050,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx data_in", false,-1, 7,0);
        tracep->declBit(c+17207,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx fifo_reset", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx reset_status", false,-1);
        tracep->declBus(c+17282,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx data_out", false,-1, 7,0);
        tracep->declBit(c+17283,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx overrun", false,-1);
        tracep->declBus(c+17242,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx count", false,-1, 4,0);
        tracep->declBus(c+17284,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx top", false,-1, 3,0);
        tracep->declBus(c+17285,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx bottom", false,-1, 3,0);
        tracep->declBus(c+17286,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+19896,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+19894,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo data_width", false,-1, 31,0);
        tracep->declBus(c+19895,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo depth", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo clk", false,-1);
        tracep->declBit(c+17236,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo we", false,-1);
        tracep->declBus(c+17284,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo a", false,-1, 3,0);
        tracep->declBus(c+17285,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo dpra", false,-1, 3,0);
        tracep->declBus(c+18050,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo di", false,-1, 7,0);
        tracep->declBus(c+17282,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+4368+i*1,"ysyxSoCFull asic luart muart Uregs transmitter fifo_tx tfifo ram", true,(i+0), 7,0);}}
        tracep->declBus(c+19898,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops width", false,-1, 31,0);
        tracep->declBus(c+19899,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops init_value", false,-1, 0,0);
        tracep->declBus(c+19898,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops Tp", false,-1, 31,0);
        tracep->declBit(c+19823,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops rst_i", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops clk_i", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops stage1_rst_i", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops stage1_clk_en_i", false,-1);
        tracep->declBus(c+19856,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops async_dat_i", false,-1, 0,0);
        tracep->declBus(c+17192,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops sync_dat_o", false,-1, 0,0);
        tracep->declBus(c+17287,"ysyxSoCFull asic luart muart Uregs i_uart_sync_flops flop_0", false,-1, 0,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart muart Uregs receiver clk", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic luart muart Uregs receiver wb_rst_i", false,-1);
        tracep->declBus(c+17197,"ysyxSoCFull asic luart muart Uregs receiver lcr", false,-1, 7,0);
        tracep->declBit(c+17237,"ysyxSoCFull asic luart muart Uregs receiver rf_pop", false,-1);
        tracep->declBit(c+17250,"ysyxSoCFull asic luart muart Uregs receiver srx_pad_i", false,-1);
        tracep->declBit(c+17191,"ysyxSoCFull asic luart muart Uregs receiver enable", false,-1);
        tracep->declBit(c+17206,"ysyxSoCFull asic luart muart Uregs receiver rx_reset", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull asic luart muart Uregs receiver lsr_mask", false,-1);
        tracep->declBus(c+17245,"ysyxSoCFull asic luart muart Uregs receiver counter_t", false,-1, 9,0);
        tracep->declBus(c+17241,"ysyxSoCFull asic luart muart Uregs receiver rf_count", false,-1, 4,0);
        tracep->declBus(c+17238,"ysyxSoCFull asic luart muart Uregs receiver rf_data_out", false,-1, 10,0);
        tracep->declBit(c+17216,"ysyxSoCFull asic luart muart Uregs receiver rf_overrun", false,-1);
        tracep->declBit(c+17239,"ysyxSoCFull asic luart muart Uregs receiver rf_error_bit", false,-1);
        tracep->declBus(c+17244,"ysyxSoCFull asic luart muart Uregs receiver rstate", false,-1, 3,0);
        tracep->declBit(c+17240,"ysyxSoCFull asic luart muart Uregs receiver rf_push_pulse", false,-1);
        tracep->declBus(c+17288,"ysyxSoCFull asic luart muart Uregs receiver rcounter16", false,-1, 3,0);
        tracep->declBus(c+17289,"ysyxSoCFull asic luart muart Uregs receiver rbit_counter", false,-1, 2,0);
        tracep->declBus(c+17290,"ysyxSoCFull asic luart muart Uregs receiver rshift", false,-1, 7,0);
        tracep->declBit(c+17291,"ysyxSoCFull asic luart muart Uregs receiver rparity", false,-1);
        tracep->declBit(c+17292,"ysyxSoCFull asic luart muart Uregs receiver rparity_error", false,-1);
        tracep->declBit(c+17293,"ysyxSoCFull asic luart muart Uregs receiver rframing_error", false,-1);
        tracep->declBit(c+17294,"ysyxSoCFull asic luart muart Uregs receiver rbit_in", false,-1);
        tracep->declBit(c+17295,"ysyxSoCFull asic luart muart Uregs receiver rparity_xor", false,-1);
        tracep->declBus(c+17296,"ysyxSoCFull asic luart muart Uregs receiver counter_b", false,-1, 7,0);
        tracep->declBit(c+17297,"ysyxSoCFull asic luart muart Uregs receiver rf_push_q", false,-1);
        tracep->declBus(c+17298,"ysyxSoCFull asic luart muart Uregs receiver rf_data_in", false,-1, 10,0);
        tracep->declBit(c+17299,"ysyxSoCFull asic luart muart Uregs receiver rf_push", false,-1);
        tracep->declBit(c+17300,"ysyxSoCFull asic luart muart Uregs receiver break_error", false,-1);
        tracep->declBit(c+17301,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_7", false,-1);
        tracep->declBit(c+17302,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_0", false,-1);
        tracep->declBit(c+17303,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_eq_1", false,-1);
        tracep->declBus(c+17304,"ysyxSoCFull asic luart muart Uregs receiver rcounter16_minus_1", false,-1, 3,0);
        tracep->declBus(c+19861,"ysyxSoCFull asic luart muart Uregs receiver sr_idle", false,-1, 3,0);
        tracep->declBus(c+19900,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_start", false,-1, 3,0);
        tracep->declBus(c+19880,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_bit", false,-1, 3,0);
        tracep->declBus(c+19901,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_parity", false,-1, 3,0);
        tracep->declBus(c+19902,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_stop", false,-1, 3,0);
        tracep->declBus(c+19903,"ysyxSoCFull asic luart muart Uregs receiver sr_check_parity", false,-1, 3,0);
        tracep->declBus(c+19904,"ysyxSoCFull asic luart muart Uregs receiver sr_rec_prepare", false,-1, 3,0);
        tracep->declBus(c+19905,"ysyxSoCFull asic luart muart Uregs receiver sr_end_bit", false,-1, 3,0);
        tracep->declBus(c+19889,"ysyxSoCFull asic luart muart Uregs receiver sr_ca_lc_parity", false,-1, 3,0);
        tracep->declBus(c+19906,"ysyxSoCFull asic luart muart Uregs receiver sr_wait1", false,-1, 3,0);
        tracep->declBus(c+19907,"ysyxSoCFull asic luart muart Uregs receiver sr_push", false,-1, 3,0);
        tracep->declBus(c+17305,"ysyxSoCFull asic luart muart Uregs receiver toc_value", false,-1, 9,0);
        tracep->declBus(c+17306,"ysyxSoCFull asic luart muart Uregs receiver brc_value", false,-1, 7,0);
        tracep->declBus(c+19908,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_width", false,-1, 31,0);
        tracep->declBus(c+19895,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_depth", false,-1, 31,0);
        tracep->declBus(c+19896,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_pointer_w", false,-1, 31,0);
        tracep->declBus(c+19897,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_counter_w", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx clk", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx wb_rst_i", false,-1);
        tracep->declBit(c+17240,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx push", false,-1);
        tracep->declBit(c+17237,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx pop", false,-1);
        tracep->declBus(c+17298,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data_in", false,-1, 10,0);
        tracep->declBit(c+17206,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo_reset", false,-1);
        tracep->declBit(c+19666,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx reset_status", false,-1);
        tracep->declBus(c+17238,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data_out", false,-1, 10,0);
        tracep->declBit(c+17216,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx overrun", false,-1);
        tracep->declBus(c+17241,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx count", false,-1, 4,0);
        tracep->declBit(c+17239,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx error_bit", false,-1);
        tracep->declBus(c+15563,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx data8_out", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+17307+i*1,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx fifo", true,(i+0), 2,0);}}
        tracep->declBus(c+17323,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx top", false,-1, 3,0);
        tracep->declBus(c+17324,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx bottom", false,-1, 3,0);
        tracep->declBus(c+17325,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx top_plus_1", false,-1, 3,0);
        tracep->declBus(c+17326,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word0", false,-1, 2,0);
        tracep->declBus(c+17327,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word1", false,-1, 2,0);
        tracep->declBus(c+17328,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word2", false,-1, 2,0);
        tracep->declBus(c+17329,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word3", false,-1, 2,0);
        tracep->declBus(c+17330,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word4", false,-1, 2,0);
        tracep->declBus(c+17331,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word5", false,-1, 2,0);
        tracep->declBus(c+17332,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word6", false,-1, 2,0);
        tracep->declBus(c+17333,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word7", false,-1, 2,0);
        tracep->declBus(c+17334,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word8", false,-1, 2,0);
        tracep->declBus(c+17335,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word9", false,-1, 2,0);
        tracep->declBus(c+17336,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word10", false,-1, 2,0);
        tracep->declBus(c+17337,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word11", false,-1, 2,0);
        tracep->declBus(c+17338,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word12", false,-1, 2,0);
        tracep->declBus(c+17339,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word13", false,-1, 2,0);
        tracep->declBus(c+17340,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word14", false,-1, 2,0);
        tracep->declBus(c+17341,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx word15", false,-1, 2,0);
        tracep->declBus(c+19896,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo addr_width", false,-1, 31,0);
        tracep->declBus(c+19894,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo data_width", false,-1, 31,0);
        tracep->declBus(c+19895,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo depth", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo clk", false,-1);
        tracep->declBit(c+17240,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo we", false,-1);
        tracep->declBus(c+17323,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo a", false,-1, 3,0);
        tracep->declBus(c+17324,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo dpra", false,-1, 3,0);
        tracep->declBus(c+17342,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo di", false,-1, 7,0);
        tracep->declBus(c+15563,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo dpo", false,-1, 7,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+4384+i*1,"ysyxSoCFull asic luart muart Uregs receiver fifo_rx rfifo ram", true,(i+0), 7,0);}}
        tracep->declBit(c+19822,"ysyxSoCFull asic lspi clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic lspi reset", false,-1);
        tracep->declBit(c+18042,"ysyxSoCFull asic lspi auto_in_psel", false,-1);
        tracep->declBit(c+18043,"ysyxSoCFull asic lspi auto_in_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic lspi auto_in_pwrite", false,-1);
        tracep->declBus(c+18036,"ysyxSoCFull asic lspi auto_in_paddr", false,-1, 29,0);
        tracep->declBus(c+134,"ysyxSoCFull asic lspi auto_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic lspi auto_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18044,"ysyxSoCFull asic lspi auto_in_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic lspi auto_in_pslverr", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic lspi auto_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi spi_bundle_clk", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull asic lspi spi_bundle_cs", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic lspi spi_bundle_mosi", false,-1);
        tracep->declBit(c+18025,"ysyxSoCFull asic lspi spi_bundle_miso", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic lspi mspi_clk", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic lspi mspi_resetn", false,-1);
        tracep->declBit(c+18042,"ysyxSoCFull asic lspi mspi_in_psel", false,-1);
        tracep->declBit(c+18043,"ysyxSoCFull asic lspi mspi_in_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic lspi mspi_in_pwrite", false,-1);
        tracep->declBus(c+18051,"ysyxSoCFull asic lspi mspi_in_paddr", false,-1, 31,0);
        tracep->declBus(c+19888,"ysyxSoCFull asic lspi mspi_in_pprot", false,-1, 2,0);
        tracep->declBus(c+134,"ysyxSoCFull asic lspi mspi_in_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic lspi mspi_in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18044,"ysyxSoCFull asic lspi mspi_in_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic lspi mspi_in_pslverr", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic lspi mspi_in_prdata", false,-1, 31,0);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi mspi_spi_clk", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull asic lspi mspi_spi_cs", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic lspi mspi_spi_mosi", false,-1);
        tracep->declBit(c+18025,"ysyxSoCFull asic lspi mspi_spi_miso", false,-1);
        tracep->declBit(c+19909,"ysyxSoCFull asic lspi mspi_spi_irq_out", false,-1);
        tracep->declBus(c+19910,"ysyxSoCFull asic lspi mspi flash_addr_start", false,-1, 31,0);
        tracep->declBus(c+19911,"ysyxSoCFull asic lspi mspi flash_addr_end", false,-1, 31,0);
        tracep->declBus(c+19912,"ysyxSoCFull asic lspi mspi spi_cs_num", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic lspi mspi clk", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull asic lspi mspi resetn", false,-1);
        tracep->declBus(c+18051,"ysyxSoCFull asic lspi mspi in_paddr", false,-1, 31,0);
        tracep->declBit(c+18042,"ysyxSoCFull asic lspi mspi in_psel", false,-1);
        tracep->declBit(c+18043,"ysyxSoCFull asic lspi mspi in_penable", false,-1);
        tracep->declBus(c+19888,"ysyxSoCFull asic lspi mspi in_pprot", false,-1, 2,0);
        tracep->declBit(c+133,"ysyxSoCFull asic lspi mspi in_pwrite", false,-1);
        tracep->declBus(c+134,"ysyxSoCFull asic lspi mspi in_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic lspi mspi in_pstrb", false,-1, 3,0);
        tracep->declBit(c+18044,"ysyxSoCFull asic lspi mspi in_pready", false,-1);
        tracep->declBus(c+136,"ysyxSoCFull asic lspi mspi in_prdata", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull asic lspi mspi in_pslverr", false,-1);
        tracep->declBit(c+1,"ysyxSoCFull asic lspi mspi spi_clk", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull asic lspi mspi spi_cs", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull asic lspi mspi spi_mosi", false,-1);
        tracep->declBit(c+18025,"ysyxSoCFull asic lspi mspi spi_miso", false,-1);
        tracep->declBit(c+19909,"ysyxSoCFull asic lspi mspi spi_irq_out", false,-1);
        tracep->declQuad(c+4400,"ysyxSoCFull asic lspi mspi data", false,-1, 63,0);
        tracep->declBit(c+18052,"ysyxSoCFull asic lspi mspi ren", false,-1);
        tracep->declBit(c+19840,"ysyxSoCFull asic lspi mspi wen", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic lspi mspi flashRead clock", false,-1);
        tracep->declBit(c+18052,"ysyxSoCFull asic lspi mspi flashRead ren", false,-1);
        tracep->declQuad(c+18053,"ysyxSoCFull asic lspi mspi flashRead addr", false,-1, 63,0);
        tracep->declQuad(c+4400,"ysyxSoCFull asic lspi mspi flashRead data", false,-1, 63,0);
        tracep->declBit(c+19822,"ysyxSoCFull asic axi42apb clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic axi42apb reset", false,-1);
        tracep->declBit(c+120,"ysyxSoCFull asic axi42apb auto_in_awready", false,-1);
        tracep->declBit(c+121,"ysyxSoCFull asic axi42apb auto_in_awvalid", false,-1);
        tracep->declBus(c+94,"ysyxSoCFull asic axi42apb auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+122,"ysyxSoCFull asic axi42apb auto_in_awaddr", false,-1, 29,0);
        tracep->declBus(c+96,"ysyxSoCFull asic axi42apb auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+97,"ysyxSoCFull asic axi42apb auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+123,"ysyxSoCFull asic axi42apb auto_in_wready", false,-1);
        tracep->declBit(c+124,"ysyxSoCFull asic axi42apb auto_in_wvalid", false,-1);
        tracep->declQuad(c+101,"ysyxSoCFull asic axi42apb auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+103,"ysyxSoCFull asic axi42apb auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+15884,"ysyxSoCFull asic axi42apb auto_in_bready", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic axi42apb auto_in_bvalid", false,-1);
        tracep->declBus(c+126,"ysyxSoCFull asic axi42apb auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic axi42apb auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+127,"ysyxSoCFull asic axi42apb auto_in_arready", false,-1);
        tracep->declBit(c+128,"ysyxSoCFull asic axi42apb auto_in_arvalid", false,-1);
        tracep->declBus(c+107,"ysyxSoCFull asic axi42apb auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+129,"ysyxSoCFull asic axi42apb auto_in_araddr", false,-1, 29,0);
        tracep->declBus(c+109,"ysyxSoCFull asic axi42apb auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+110,"ysyxSoCFull asic axi42apb auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+15885,"ysyxSoCFull asic axi42apb auto_in_rready", false,-1);
        tracep->declBit(c+18035,"ysyxSoCFull asic axi42apb auto_in_rvalid", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic axi42apb auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+19828,"ysyxSoCFull asic axi42apb auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+19857,"ysyxSoCFull asic axi42apb auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+131,"ysyxSoCFull asic axi42apb auto_out_psel", false,-1);
        tracep->declBit(c+132,"ysyxSoCFull asic axi42apb auto_out_penable", false,-1);
        tracep->declBit(c+133,"ysyxSoCFull asic axi42apb auto_out_pwrite", false,-1);
        tracep->declBus(c+18036,"ysyxSoCFull asic axi42apb auto_out_paddr", false,-1, 29,0);
        tracep->declBus(c+134,"ysyxSoCFull asic axi42apb auto_out_pwdata", false,-1, 31,0);
        tracep->declBus(c+135,"ysyxSoCFull asic axi42apb auto_out_pstrb", false,-1, 3,0);
        tracep->declBit(c+18037,"ysyxSoCFull asic axi42apb auto_out_pready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull asic axi42apb auto_out_pslverr", false,-1);
        tracep->declBus(c+19830,"ysyxSoCFull asic axi42apb auto_out_prdata", false,-1, 31,0);
        tracep->declBus(c+4402,"ysyxSoCFull asic axi42apb state", false,-1, 2,0);
        tracep->declBit(c+127,"ysyxSoCFull asic axi42apb is_ar", false,-1);
        tracep->declBit(c+4403,"ysyxSoCFull asic axi42apb is_r", false,-1);
        tracep->declBit(c+4404,"ysyxSoCFull asic axi42apb is_aw", false,-1);
        tracep->declBit(c+4405,"ysyxSoCFull asic axi42apb is_w", false,-1);
        tracep->declBit(c+125,"ysyxSoCFull asic axi42apb is_b", false,-1);
        tracep->declBit(c+4406,"ysyxSoCFull asic axi42apb is_write", false,-1);
        tracep->declBus(c+130,"ysyxSoCFull asic axi42apb rid_reg", false,-1, 3,0);
        tracep->declBit(c+4407,"ysyxSoCFull asic axi42apb bundleIn_0_awready_REG", false,-1);
        tracep->declBit(c+120,"ysyxSoCFull asic axi42apb bundleIn_0_awready", false,-1);
        tracep->declBus(c+126,"ysyxSoCFull asic axi42apb bid_reg", false,-1, 3,0);
        tracep->declBus(c+4408,"ysyxSoCFull asic axi42apb araddr_reg", false,-1, 29,0);
        tracep->declBus(c+4409,"ysyxSoCFull asic axi42apb awaddr_reg", false,-1, 29,0);
        tracep->declBit(c+4410,"ysyxSoCFull asic axi42apb bundleIn_0_wready_REG", false,-1);
        tracep->declBit(c+123,"ysyxSoCFull asic axi42apb bundleIn_0_wready", false,-1);
        tracep->declQuad(c+4411,"ysyxSoCFull asic axi42apb wdata_reg", false,-1, 63,0);
        tracep->declBus(c+4413,"ysyxSoCFull asic axi42apb wstrb_reg", false,-1, 7,0);
        tracep->declBit(c+4414,"ysyxSoCFull asic axi42apb bundleOut_0_psel", false,-1);
        tracep->declBit(c+4415,"ysyxSoCFull asic axi42apb bundleOut_0_penable_REG", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu_reset_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic cpu_reset_chain io_d", false,-1);
        tracep->declBit(c+137,"ysyxSoCFull asic cpu_reset_chain io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic cpu_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+137,"ysyxSoCFull asic cpu_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull asic cpu_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull asic cpu_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+137,"ysyxSoCFull asic cpu_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+137,"ysyxSoCFull asic cpu_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+4416,"ysyxSoCFull asic cpu_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+4417,"ysyxSoCFull asic cpu_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+4418,"ysyxSoCFull asic cpu_reset_chain output_chain sync_3", false,-1);
        tracep->declBit(c+4419,"ysyxSoCFull asic cpu_reset_chain output_chain sync_4", false,-1);
        tracep->declBit(c+4420,"ysyxSoCFull asic cpu_reset_chain output_chain sync_5", false,-1);
        tracep->declBit(c+4421,"ysyxSoCFull asic cpu_reset_chain output_chain sync_6", false,-1);
        tracep->declBit(c+4422,"ysyxSoCFull asic cpu_reset_chain output_chain sync_7", false,-1);
        tracep->declBit(c+4423,"ysyxSoCFull asic cpu_reset_chain output_chain sync_8", false,-1);
        tracep->declBit(c+4424,"ysyxSoCFull asic cpu_reset_chain output_chain sync_9", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga master_mem_0_awready", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull fpga master_mem_0_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga master_mem_0_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga master_mem_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga master_mem_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga master_mem_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga master_mem_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga master_mem_0_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga master_mem_0_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull fpga master_mem_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull fpga master_mem_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull fpga master_mem_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga master_mem_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga master_mem_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga master_mem_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga master_mem_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga master_mem_0_arready", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull fpga master_mem_0_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga master_mem_0_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga master_mem_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga master_mem_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga master_mem_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga master_mem_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga master_mem_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga master_mem_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga master_mem_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga master_mem_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga master_mem_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga master_mem_0_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga fpga_io_c2b_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga fpga_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga fpga_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga fpga_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga fpga_io_b2c_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull fpga fpga_io_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga fpga_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga fpga_io_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga xbar_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga xbar_reset", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull fpga xbar_auto_in_a_ready", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull fpga xbar_auto_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga xbar_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga xbar_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga xbar_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga xbar_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18827,"ysyxSoCFull fpga xbar_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga xbar_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga xbar_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga xbar_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga xbar_auto_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga xbar_auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga xbar_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga xbar_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga xbar_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga xbar_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga xbar_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4432,"ysyxSoCFull fpga xbar_auto_in_d_ready", false,-1);
        tracep->declBit(c+4433,"ysyxSoCFull fpga xbar_auto_in_d_valid", false,-1);
        tracep->declBus(c+4434,"ysyxSoCFull fpga xbar_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga xbar_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga xbar_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga xbar_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4438,"ysyxSoCFull fpga xbar_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4439,"ysyxSoCFull fpga xbar_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4441,"ysyxSoCFull fpga xbar_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga xbar_auto_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga xbar_auto_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga xbar_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+4444,"ysyxSoCFull fpga xbar_auto_out_2_a_ready", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull fpga xbar_auto_out_2_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18832,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18833,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga xbar_auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga xbar_auto_out_2_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga xbar_auto_out_2_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4445,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4446,"ysyxSoCFull fpga xbar_auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4447,"ysyxSoCFull fpga xbar_auto_out_2_d_ready", false,-1);
        tracep->declBit(c+4448,"ysyxSoCFull fpga xbar_auto_out_2_d_valid", false,-1);
        tracep->declBus(c+4449,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4450,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4451,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4452,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4453,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+4454,"ysyxSoCFull fpga xbar_auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga xbar_auto_out_2_e_valid", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull fpga xbar_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18835,"ysyxSoCFull fpga xbar_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga xbar_auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+4455,"ysyxSoCFull fpga xbar_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+4456,"ysyxSoCFull fpga xbar_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4457,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4458,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4459,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4460,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4463,"ysyxSoCFull fpga xbar_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18837,"ysyxSoCFull fpga xbar_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18838,"ysyxSoCFull fpga xbar_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18832,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18827,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga xbar_auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+4464,"ysyxSoCFull fpga xbar_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+4465,"ysyxSoCFull fpga xbar_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+4466,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4467,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4468,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4469,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4470,"ysyxSoCFull fpga xbar_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga xbar_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga xbar_1_reset", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull fpga xbar_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+4471,"ysyxSoCFull fpga xbar_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga xbar_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18840,"ysyxSoCFull fpga xbar_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+18841,"ysyxSoCFull fpga xbar_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+18842,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18843,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18844,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18845,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18846,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18847,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18848,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18849,"ysyxSoCFull fpga xbar_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4478,"ysyxSoCFull fpga xbar_1_auto_out_1_a_ready", false,-1);
        tracep->declBit(c+4479,"ysyxSoCFull fpga xbar_1_auto_out_1_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4480,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18850,"ysyxSoCFull fpga xbar_1_auto_out_1_d_ready", false,-1);
        tracep->declBit(c+4481,"ysyxSoCFull fpga xbar_1_auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4482,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4483,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4484,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+4485,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_denied", false,-1);
        tracep->declBit(c+4486,"ysyxSoCFull fpga xbar_1_auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga xbar_1_auto_out_0_a_ready", false,-1);
        tracep->declBit(c+4487,"ysyxSoCFull fpga xbar_1_auto_out_0_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18852,"ysyxSoCFull fpga xbar_1_auto_out_0_d_ready", false,-1);
        tracep->declBit(c+18853,"ysyxSoCFull fpga xbar_1_auto_out_0_d_valid", false,-1);
        tracep->declBus(c+18854,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18855,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18856,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16415,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16416,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18857,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_denied", false,-1);
        tracep->declBus(c+16417,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18858,"ysyxSoCFull fpga xbar_1_auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga ferr_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga ferr_reset", false,-1);
        tracep->declBit(c+4478,"ysyxSoCFull fpga ferr_auto_in_a_ready", false,-1);
        tracep->declBit(c+4479,"ysyxSoCFull fpga ferr_auto_in_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga ferr_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga ferr_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga ferr_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4480,"ysyxSoCFull fpga ferr_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga ferr_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18850,"ysyxSoCFull fpga ferr_auto_in_d_ready", false,-1);
        tracep->declBit(c+4481,"ysyxSoCFull fpga ferr_auto_in_d_valid", false,-1);
        tracep->declBus(c+4482,"ysyxSoCFull fpga ferr_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4483,"ysyxSoCFull fpga ferr_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4484,"ysyxSoCFull fpga ferr_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+4485,"ysyxSoCFull fpga ferr_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4486,"ysyxSoCFull fpga ferr_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink_reset", false,-1);
        tracep->declBit(c+18859,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18860,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4495,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+17346,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4497,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4505,"ysyxSoCFull fpga chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga chiplink_auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+4487,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18852,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18853,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18854,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18855,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18856,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16415,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16416,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18857,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16417,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18858,"ysyxSoCFull fpga chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink_auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink_auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_reset", false,-1);
        tracep->declBit(c+16418,"ysyxSoCFull fpga axi4yank_auto_in_awready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull fpga axi4yank_auto_in_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga axi4yank_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4yank_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4yank_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4yank_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga axi4yank_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga axi4yank_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18864,"ysyxSoCFull fpga axi4yank_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank_auto_in_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga axi4yank_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull fpga axi4yank_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull fpga axi4yank_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull fpga axi4yank_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4506,"ysyxSoCFull fpga axi4yank_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4507,"ysyxSoCFull fpga axi4yank_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4508,"ysyxSoCFull fpga axi4yank_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16419,"ysyxSoCFull fpga axi4yank_auto_in_arready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull fpga axi4yank_auto_in_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga axi4yank_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4yank_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4yank_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4yank_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga axi4yank_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga axi4yank_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18864,"ysyxSoCFull fpga axi4yank_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4509,"ysyxSoCFull fpga axi4yank_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4510,"ysyxSoCFull fpga axi4yank_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4511,"ysyxSoCFull fpga axi4yank_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank_auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull fpga axi4yank_auto_out_awready", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull fpga axi4yank_auto_out_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga axi4yank_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4yank_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4yank_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4yank_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4yank_auto_out_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga axi4yank_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull fpga axi4yank_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull fpga axi4yank_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull fpga axi4yank_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4yank_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4yank_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4yank_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4yank_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull fpga axi4yank_auto_out_arready", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull fpga axi4yank_auto_out_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga axi4yank_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4yank_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4yank_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4yank_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4yank_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4yank_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4yank_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4yank_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4yank_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4yank_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4yank_auto_out_rlast", false,-1);
        tracep->declBit(c+16418,"ysyxSoCFull fpga axi4index_auto_in_awready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull fpga axi4index_auto_in_awvalid", false,-1);
        tracep->declBus(c+18866,"ysyxSoCFull fpga axi4index_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4index_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4index_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4index_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga axi4index_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga axi4index_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index_auto_in_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga axi4index_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull fpga axi4index_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull fpga axi4index_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull fpga axi4index_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index_auto_in_bvalid", false,-1);
        tracep->declBus(c+4512,"ysyxSoCFull fpga axi4index_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4506,"ysyxSoCFull fpga axi4index_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4507,"ysyxSoCFull fpga axi4index_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16419,"ysyxSoCFull fpga axi4index_auto_in_arready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull fpga axi4index_auto_in_arvalid", false,-1);
        tracep->declBus(c+18866,"ysyxSoCFull fpga axi4index_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4index_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4index_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4index_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga axi4index_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga axi4index_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index_auto_in_rvalid", false,-1);
        tracep->declBus(c+4513,"ysyxSoCFull fpga axi4index_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4509,"ysyxSoCFull fpga axi4index_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4510,"ysyxSoCFull fpga axi4index_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index_auto_in_rlast", false,-1);
        tracep->declBit(c+16418,"ysyxSoCFull fpga axi4index_auto_out_awready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull fpga axi4index_auto_out_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga axi4index_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4index_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4index_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4index_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga axi4index_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga axi4index_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18864,"ysyxSoCFull fpga axi4index_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index_auto_out_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga axi4index_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull fpga axi4index_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull fpga axi4index_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull fpga axi4index_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4index_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4506,"ysyxSoCFull fpga axi4index_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4507,"ysyxSoCFull fpga axi4index_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4508,"ysyxSoCFull fpga axi4index_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16419,"ysyxSoCFull fpga axi4index_auto_out_arready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull fpga axi4index_auto_out_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga axi4index_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4index_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4index_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4index_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga axi4index_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga axi4index_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18864,"ysyxSoCFull fpga axi4index_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4index_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4509,"ysyxSoCFull fpga axi4index_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4510,"ysyxSoCFull fpga axi4index_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4511,"ysyxSoCFull fpga axi4index_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4_reset", false,-1);
        tracep->declBit(c+18837,"ysyxSoCFull fpga tl2axi4_auto_in_a_ready", false,-1);
        tracep->declBit(c+18838,"ysyxSoCFull fpga tl2axi4_auto_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18832,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18827,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga tl2axi4_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4464,"ysyxSoCFull fpga tl2axi4_auto_in_d_ready", false,-1);
        tracep->declBit(c+4465,"ysyxSoCFull fpga tl2axi4_auto_in_d_valid", false,-1);
        tracep->declBus(c+4466,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4467,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4468,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4469,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4470,"ysyxSoCFull fpga tl2axi4_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16418,"ysyxSoCFull fpga tl2axi4_auto_out_awready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull fpga tl2axi4_auto_out_awvalid", false,-1);
        tracep->declBus(c+18866,"ysyxSoCFull fpga tl2axi4_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga tl2axi4_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga tl2axi4_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga tl2axi4_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga tl2axi4_auto_out_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga tl2axi4_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull fpga tl2axi4_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull fpga tl2axi4_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull fpga tl2axi4_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga tl2axi4_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga tl2axi4_auto_out_bvalid", false,-1);
        tracep->declBus(c+4512,"ysyxSoCFull fpga tl2axi4_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga tl2axi4_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4506,"ysyxSoCFull fpga tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4507,"ysyxSoCFull fpga tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16419,"ysyxSoCFull fpga tl2axi4_auto_out_arready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull fpga tl2axi4_auto_out_arvalid", false,-1);
        tracep->declBus(c+18866,"ysyxSoCFull fpga tl2axi4_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga tl2axi4_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga tl2axi4_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga tl2axi4_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga tl2axi4_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga tl2axi4_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga tl2axi4_auto_out_rvalid", false,-1);
        tracep->declBus(c+4513,"ysyxSoCFull fpga tl2axi4_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga tl2axi4_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga tl2axi4_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4509,"ysyxSoCFull fpga tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4510,"ysyxSoCFull fpga tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga tl2axi4_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf_reset", false,-1);
        tracep->declBit(c+4514,"ysyxSoCFull fpga axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull fpga axi4buf_auto_in_awvalid", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+4520,"ysyxSoCFull fpga axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull fpga axi4buf_auto_in_arvalid", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull fpga axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1_reset", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull fpga axi4yank_1_auto_in_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga axi4yank_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4yank_1_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4yank_1_auto_in_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4yank_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4yank_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4yank_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4yank_1_auto_in_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4yank_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4yank_1_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4yank_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4530,"ysyxSoCFull fpga axi4yank_1_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull fpga axi4yank_1_auto_in_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga axi4yank_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4yank_1_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull fpga axi4yank_1_auto_in_rready", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4yank_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4yank_1_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4yank_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4yank_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4yank_1_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4yank_1_auto_in_rlast", false,-1);
        tracep->declBit(c+4514,"ysyxSoCFull fpga axi4yank_1_auto_out_awready", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull fpga axi4yank_1_auto_out_awvalid", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4yank_1_auto_out_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4yank_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4yank_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4yank_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4yank_1_auto_out_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4yank_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4yank_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4yank_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+4520,"ysyxSoCFull fpga axi4yank_1_auto_out_arready", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull fpga axi4yank_1_auto_out_arvalid", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull fpga axi4yank_1_auto_out_rready", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4yank_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4yank_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4yank_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4yank_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4yank_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint_reset", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull fpga axi4deint_auto_in_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga axi4deint_auto_in_awvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4deint_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4deint_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4deint_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4deint_auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4deint_auto_in_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4deint_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4deint_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4deint_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4deint_auto_in_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4deint_auto_in_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4deint_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4deint_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga axi4deint_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga axi4deint_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4530,"ysyxSoCFull fpga axi4deint_auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull fpga axi4deint_auto_in_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga axi4deint_auto_in_arvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4deint_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4deint_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4deint_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4deint_auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+4534,"ysyxSoCFull fpga axi4deint_auto_in_rready", false,-1);
        tracep->declBit(c+4535,"ysyxSoCFull fpga axi4deint_auto_in_rvalid", false,-1);
        tracep->declBus(c+4536,"ysyxSoCFull fpga axi4deint_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga axi4deint_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4537,"ysyxSoCFull fpga axi4deint_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4538,"ysyxSoCFull fpga axi4deint_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4539,"ysyxSoCFull fpga axi4deint_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4540,"ysyxSoCFull fpga axi4deint_auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+4541,"ysyxSoCFull fpga axi4deint_auto_in_rlast", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull fpga axi4deint_auto_out_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga axi4deint_auto_out_awvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4deint_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4deint_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4deint_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4deint_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4deint_auto_out_wready", false,-1);
    }
}

void VysyxSoCFull___024root__traceInitSub1(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4deint_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4deint_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4deint_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4deint_auto_out_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4deint_auto_out_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4deint_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4deint_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga axi4deint_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga axi4deint_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4530,"ysyxSoCFull fpga axi4deint_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull fpga axi4deint_auto_out_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga axi4deint_auto_out_arvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4deint_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4deint_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4deint_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4deint_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull fpga axi4deint_auto_out_rready", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4deint_auto_out_rvalid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint_auto_out_rlast", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull fpga axi4index_1_auto_in_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga axi4index_1_auto_in_awvalid", false,-1);
        tracep->declBus(c+18876,"ysyxSoCFull fpga axi4index_1_auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4index_1_auto_in_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4index_1_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4index_1_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4index_1_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4index_1_auto_in_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4index_1_auto_in_bvalid", false,-1);
        tracep->declBus(c+4542,"ysyxSoCFull fpga axi4index_1_auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4index_1_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16424,"ysyxSoCFull fpga axi4index_1_auto_in_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga axi4index_1_auto_in_arvalid", false,-1);
        tracep->declBus(c+18876,"ysyxSoCFull fpga axi4index_1_auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4534,"ysyxSoCFull fpga axi4index_1_auto_in_rready", false,-1);
        tracep->declBit(c+4535,"ysyxSoCFull fpga axi4index_1_auto_in_rvalid", false,-1);
        tracep->declBus(c+4543,"ysyxSoCFull fpga axi4index_1_auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga axi4index_1_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4537,"ysyxSoCFull fpga axi4index_1_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4538,"ysyxSoCFull fpga axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4539,"ysyxSoCFull fpga axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4541,"ysyxSoCFull fpga axi4index_1_auto_in_rlast", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull fpga axi4index_1_auto_out_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga axi4index_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4index_1_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4index_1_auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4index_1_auto_out_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4index_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4index_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4index_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4index_1_auto_out_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4index_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4index_1_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4index_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4530,"ysyxSoCFull fpga axi4index_1_auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull fpga axi4index_1_auto_out_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga axi4index_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4index_1_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4index_1_auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+4534,"ysyxSoCFull fpga axi4index_1_auto_out_rready", false,-1);
        tracep->declBit(c+4535,"ysyxSoCFull fpga axi4index_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+4536,"ysyxSoCFull fpga axi4index_1_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga axi4index_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4537,"ysyxSoCFull fpga axi4index_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4538,"ysyxSoCFull fpga axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4539,"ysyxSoCFull fpga axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4540,"ysyxSoCFull fpga axi4index_1_auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+4541,"ysyxSoCFull fpga axi4index_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4_1_reset", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18835,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga tl2axi4_1_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4455,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+4456,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+4457,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4458,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4459,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4460,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4463,"ysyxSoCFull fpga tl2axi4_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull fpga tl2axi4_1_auto_out_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga tl2axi4_1_auto_out_awvalid", false,-1);
        tracep->declBus(c+18876,"ysyxSoCFull fpga tl2axi4_1_auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga tl2axi4_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga tl2axi4_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4515,"ysyxSoCFull fpga tl2axi4_1_auto_out_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga tl2axi4_1_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga tl2axi4_1_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga tl2axi4_1_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga tl2axi4_1_auto_out_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga tl2axi4_1_auto_out_bvalid", false,-1);
        tracep->declBus(c+4542,"ysyxSoCFull fpga tl2axi4_1_auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga tl2axi4_1_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga tl2axi4_1_auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga tl2axi4_1_auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16424,"ysyxSoCFull fpga tl2axi4_1_auto_out_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga tl2axi4_1_auto_out_arvalid", false,-1);
        tracep->declBus(c+18876,"ysyxSoCFull fpga tl2axi4_1_auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga tl2axi4_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga tl2axi4_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4534,"ysyxSoCFull fpga tl2axi4_1_auto_out_rready", false,-1);
        tracep->declBit(c+4535,"ysyxSoCFull fpga tl2axi4_1_auto_out_rvalid", false,-1);
        tracep->declBus(c+4543,"ysyxSoCFull fpga tl2axi4_1_auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga tl2axi4_1_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4537,"ysyxSoCFull fpga tl2axi4_1_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4538,"ysyxSoCFull fpga tl2axi4_1_auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4539,"ysyxSoCFull fpga tl2axi4_1_auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4541,"ysyxSoCFull fpga tl2axi4_1_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga fixer_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga fixer_reset", false,-1);
        tracep->declBit(c+18877,"ysyxSoCFull fpga fixer_auto_in_a_ready", false,-1);
        tracep->declBit(c+4544,"ysyxSoCFull fpga fixer_auto_in_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga fixer_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga fixer_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga fixer_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga fixer_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga fixer_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga fixer_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18840,"ysyxSoCFull fpga fixer_auto_in_d_ready", false,-1);
        tracep->declBit(c+18841,"ysyxSoCFull fpga fixer_auto_in_d_valid", false,-1);
        tracep->declBus(c+18842,"ysyxSoCFull fpga fixer_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18843,"ysyxSoCFull fpga fixer_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18844,"ysyxSoCFull fpga fixer_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18845,"ysyxSoCFull fpga fixer_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18846,"ysyxSoCFull fpga fixer_auto_in_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18847,"ysyxSoCFull fpga fixer_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+18848,"ysyxSoCFull fpga fixer_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18849,"ysyxSoCFull fpga fixer_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18839,"ysyxSoCFull fpga fixer_auto_out_a_ready", false,-1);
        tracep->declBit(c+4471,"ysyxSoCFull fpga fixer_auto_out_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga fixer_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga fixer_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga fixer_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga fixer_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga fixer_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga fixer_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18840,"ysyxSoCFull fpga fixer_auto_out_d_ready", false,-1);
        tracep->declBit(c+18841,"ysyxSoCFull fpga fixer_auto_out_d_valid", false,-1);
        tracep->declBus(c+18842,"ysyxSoCFull fpga fixer_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18843,"ysyxSoCFull fpga fixer_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18844,"ysyxSoCFull fpga fixer_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18845,"ysyxSoCFull fpga fixer_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18846,"ysyxSoCFull fpga fixer_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18847,"ysyxSoCFull fpga fixer_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18848,"ysyxSoCFull fpga fixer_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18849,"ysyxSoCFull fpga fixer_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_reset", false,-1);
        tracep->declBit(c+18878,"ysyxSoCFull fpga widget_auto_in_a_ready", false,-1);
        tracep->declBit(c+4545,"ysyxSoCFull fpga widget_auto_in_a_valid", false,-1);
        tracep->declBus(c+4546,"ysyxSoCFull fpga widget_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4547,"ysyxSoCFull fpga widget_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4548,"ysyxSoCFull fpga widget_auto_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4549,"ysyxSoCFull fpga widget_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4550,"ysyxSoCFull fpga widget_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4551,"ysyxSoCFull fpga widget_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18879,"ysyxSoCFull fpga widget_auto_in_d_ready", false,-1);
        tracep->declBit(c+18880,"ysyxSoCFull fpga widget_auto_in_d_valid", false,-1);
        tracep->declBus(c+18842,"ysyxSoCFull fpga widget_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18844,"ysyxSoCFull fpga widget_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18845,"ysyxSoCFull fpga widget_auto_in_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18847,"ysyxSoCFull fpga widget_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+18881,"ysyxSoCFull fpga widget_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18883,"ysyxSoCFull fpga widget_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18877,"ysyxSoCFull fpga widget_auto_out_a_ready", false,-1);
        tracep->declBit(c+4544,"ysyxSoCFull fpga widget_auto_out_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga widget_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga widget_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga widget_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga widget_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga widget_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga widget_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18840,"ysyxSoCFull fpga widget_auto_out_d_ready", false,-1);
        tracep->declBit(c+18841,"ysyxSoCFull fpga widget_auto_out_d_valid", false,-1);
        tracep->declBus(c+18842,"ysyxSoCFull fpga widget_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18843,"ysyxSoCFull fpga widget_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18844,"ysyxSoCFull fpga widget_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18845,"ysyxSoCFull fpga widget_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+18846,"ysyxSoCFull fpga widget_auto_out_d_bits_sink", false,-1, 5,0);
        tracep->declBit(c+18847,"ysyxSoCFull fpga widget_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+18848,"ysyxSoCFull fpga widget_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18849,"ysyxSoCFull fpga widget_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi42tl_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi42tl_reset", false,-1);
        tracep->declBit(c+18884,"ysyxSoCFull fpga axi42tl_auto_in_awready", false,-1);
        tracep->declBit(c+4553,"ysyxSoCFull fpga axi42tl_auto_in_awvalid", false,-1);
        tracep->declBit(c+4554,"ysyxSoCFull fpga axi42tl_auto_in_awid", false,-1);
        tracep->declBus(c+4555,"ysyxSoCFull fpga axi42tl_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga axi42tl_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+4557,"ysyxSoCFull fpga axi42tl_auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+18885,"ysyxSoCFull fpga axi42tl_auto_in_wready", false,-1);
        tracep->declBit(c+4558,"ysyxSoCFull fpga axi42tl_auto_in_wvalid", false,-1);
        tracep->declQuad(c+4559,"ysyxSoCFull fpga axi42tl_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+4561,"ysyxSoCFull fpga axi42tl_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4562,"ysyxSoCFull fpga axi42tl_auto_in_wlast", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga axi42tl_auto_in_bready", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi42tl_auto_in_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi42tl_auto_in_bid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga axi42tl_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+18890,"ysyxSoCFull fpga axi42tl_auto_in_arready", false,-1);
        tracep->declBit(c+4563,"ysyxSoCFull fpga axi42tl_auto_in_arvalid", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull fpga axi42tl_auto_in_arid", false,-1);
        tracep->declBus(c+4565,"ysyxSoCFull fpga axi42tl_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+4566,"ysyxSoCFull fpga axi42tl_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+4567,"ysyxSoCFull fpga axi42tl_auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl_auto_in_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi42tl_auto_in_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi42tl_auto_in_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi42tl_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi42tl_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+16429,"ysyxSoCFull fpga axi42tl_auto_in_rlast", false,-1);
        tracep->declBit(c+18878,"ysyxSoCFull fpga axi42tl_auto_out_a_ready", false,-1);
        tracep->declBit(c+4545,"ysyxSoCFull fpga axi42tl_auto_out_a_valid", false,-1);
        tracep->declBus(c+4546,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4547,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4548,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4549,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4550,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4551,"ysyxSoCFull fpga axi42tl_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18879,"ysyxSoCFull fpga axi42tl_auto_out_d_ready", false,-1);
        tracep->declBit(c+18880,"ysyxSoCFull fpga axi42tl_auto_out_d_valid", false,-1);
        tracep->declBus(c+18842,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18844,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18845,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18847,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+18881,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18883,"ysyxSoCFull fpga axi42tl_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_2_reset", false,-1);
        tracep->declBit(c+18892,"ysyxSoCFull fpga axi4yank_2_auto_in_awready", false,-1);
        tracep->declBit(c+4568,"ysyxSoCFull fpga axi4yank_2_auto_in_awvalid", false,-1);
        tracep->declBit(c+4554,"ysyxSoCFull fpga axi4yank_2_auto_in_awid", false,-1);
        tracep->declBus(c+4555,"ysyxSoCFull fpga axi4yank_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga axi4yank_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+4557,"ysyxSoCFull fpga axi4yank_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4yank_2_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4570,"ysyxSoCFull fpga axi4yank_2_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+18885,"ysyxSoCFull fpga axi4yank_2_auto_in_wready", false,-1);
        tracep->declBit(c+4558,"ysyxSoCFull fpga axi4yank_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+4559,"ysyxSoCFull fpga axi4yank_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+4561,"ysyxSoCFull fpga axi4yank_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4562,"ysyxSoCFull fpga axi4yank_2_auto_in_wlast", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga axi4yank_2_auto_in_bready", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank_2_auto_in_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi4yank_2_auto_in_bid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga axi4yank_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16430,"ysyxSoCFull fpga axi4yank_2_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18893,"ysyxSoCFull fpga axi4yank_2_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+18894,"ysyxSoCFull fpga axi4yank_2_auto_in_arready", false,-1);
        tracep->declBit(c+4571,"ysyxSoCFull fpga axi4yank_2_auto_in_arvalid", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull fpga axi4yank_2_auto_in_arid", false,-1);
        tracep->declBus(c+4565,"ysyxSoCFull fpga axi4yank_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+4566,"ysyxSoCFull fpga axi4yank_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+4567,"ysyxSoCFull fpga axi4yank_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4yank_2_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4573,"ysyxSoCFull fpga axi4yank_2_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_2_auto_in_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4yank_2_auto_in_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi4yank_2_auto_in_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4yank_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4yank_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16431,"ysyxSoCFull fpga axi4yank_2_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16432,"ysyxSoCFull fpga axi4yank_2_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+16429,"ysyxSoCFull fpga axi4yank_2_auto_in_rlast", false,-1);
        tracep->declBit(c+18884,"ysyxSoCFull fpga axi4yank_2_auto_out_awready", false,-1);
        tracep->declBit(c+4553,"ysyxSoCFull fpga axi4yank_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+4554,"ysyxSoCFull fpga axi4yank_2_auto_out_awid", false,-1);
        tracep->declBus(c+4555,"ysyxSoCFull fpga axi4yank_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga axi4yank_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+4557,"ysyxSoCFull fpga axi4yank_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+18885,"ysyxSoCFull fpga axi4yank_2_auto_out_wready", false,-1);
        tracep->declBit(c+4558,"ysyxSoCFull fpga axi4yank_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+4559,"ysyxSoCFull fpga axi4yank_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+4561,"ysyxSoCFull fpga axi4yank_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4562,"ysyxSoCFull fpga axi4yank_2_auto_out_wlast", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga axi4yank_2_auto_out_bready", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi4yank_2_auto_out_bid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga axi4yank_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+18890,"ysyxSoCFull fpga axi4yank_2_auto_out_arready", false,-1);
        tracep->declBit(c+4563,"ysyxSoCFull fpga axi4yank_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull fpga axi4yank_2_auto_out_arid", false,-1);
        tracep->declBus(c+4565,"ysyxSoCFull fpga axi4yank_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+4566,"ysyxSoCFull fpga axi4yank_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+4567,"ysyxSoCFull fpga axi4yank_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_2_auto_out_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4yank_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi4yank_2_auto_out_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4yank_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4yank_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+16429,"ysyxSoCFull fpga axi4yank_2_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4frag_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4frag_reset", false,-1);
        tracep->declBit(c+4574,"ysyxSoCFull fpga axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag_auto_in_awvalid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag_auto_in_awid", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4575,"ysyxSoCFull fpga axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull fpga axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+18895,"ysyxSoCFull fpga axi4frag_auto_in_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi4frag_auto_in_bid", false,-1);
        tracep->declBus(c+16433,"ysyxSoCFull fpga axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16430,"ysyxSoCFull fpga axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4576,"ysyxSoCFull fpga axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag_auto_in_arvalid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag_auto_in_arid", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4frag_auto_in_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi4frag_auto_in_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16431,"ysyxSoCFull fpga axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16434,"ysyxSoCFull fpga axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+18892,"ysyxSoCFull fpga axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+4568,"ysyxSoCFull fpga axi4frag_auto_out_awvalid", false,-1);
        tracep->declBit(c+4554,"ysyxSoCFull fpga axi4frag_auto_out_awid", false,-1);
        tracep->declBus(c+4555,"ysyxSoCFull fpga axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga axi4frag_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+4557,"ysyxSoCFull fpga axi4frag_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4570,"ysyxSoCFull fpga axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+18885,"ysyxSoCFull fpga axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+4558,"ysyxSoCFull fpga axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+4559,"ysyxSoCFull fpga axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+4561,"ysyxSoCFull fpga axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4562,"ysyxSoCFull fpga axi4frag_auto_out_wlast", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4frag_auto_out_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi4frag_auto_out_bid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16430,"ysyxSoCFull fpga axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18893,"ysyxSoCFull fpga axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+18894,"ysyxSoCFull fpga axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+4571,"ysyxSoCFull fpga axi4frag_auto_out_arvalid", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull fpga axi4frag_auto_out_arid", false,-1);
        tracep->declBus(c+4565,"ysyxSoCFull fpga axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+4566,"ysyxSoCFull fpga axi4frag_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+4567,"ysyxSoCFull fpga axi4frag_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4573,"ysyxSoCFull fpga axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4frag_auto_out_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi4frag_auto_out_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16431,"ysyxSoCFull fpga axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16432,"ysyxSoCFull fpga axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+16429,"ysyxSoCFull fpga axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+4574,"ysyxSoCFull fpga axi4index_2_auto_in_awready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_in_awvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull fpga axi4index_2_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4index_2_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_2_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+4575,"ysyxSoCFull fpga axi4index_2_auto_in_wready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_in_wvalid", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull fpga axi4index_2_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_in_wlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_in_bready", false,-1);
        tracep->declBit(c+18895,"ysyxSoCFull fpga axi4index_2_auto_in_bvalid", false,-1);
        tracep->declBus(c+16435,"ysyxSoCFull fpga axi4index_2_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+16433,"ysyxSoCFull fpga axi4index_2_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+4576,"ysyxSoCFull fpga axi4index_2_auto_in_arready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_in_arvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull fpga axi4index_2_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4index_2_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_2_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_in_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4index_2_auto_in_rvalid", false,-1);
        tracep->declBus(c+16436,"ysyxSoCFull fpga axi4index_2_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4index_2_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4index_2_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+16434,"ysyxSoCFull fpga axi4index_2_auto_in_rlast", false,-1);
        tracep->declBit(c+4574,"ysyxSoCFull fpga axi4index_2_auto_out_awready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_out_awvalid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_out_awid", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4index_2_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_2_auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2_auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4575,"ysyxSoCFull fpga axi4index_2_auto_out_wready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_out_wvalid", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull fpga axi4index_2_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_out_wlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_out_bready", false,-1);
        tracep->declBit(c+18895,"ysyxSoCFull fpga axi4index_2_auto_out_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi4index_2_auto_out_bid", false,-1);
        tracep->declBus(c+16433,"ysyxSoCFull fpga axi4index_2_auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16430,"ysyxSoCFull fpga axi4index_2_auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4576,"ysyxSoCFull fpga axi4index_2_auto_out_arready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_out_arvalid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_out_arid", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4index_2_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_2_auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2_auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2_auto_out_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4index_2_auto_out_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi4index_2_auto_out_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4index_2_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4index_2_auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16431,"ysyxSoCFull fpga axi4index_2_auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16434,"ysyxSoCFull fpga axi4index_2_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga err_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga err_reset", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga err_auto_in_a_ready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga err_auto_in_a_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga err_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16437,"ysyxSoCFull fpga err_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga err_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18899,"ysyxSoCFull fpga err_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18900,"ysyxSoCFull fpga err_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18901,"ysyxSoCFull fpga err_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4578,"ysyxSoCFull fpga err_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4579,"ysyxSoCFull fpga err_auto_in_c_ready", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull fpga err_auto_in_c_valid", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga err_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4581,"ysyxSoCFull fpga err_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4582,"ysyxSoCFull fpga err_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4583,"ysyxSoCFull fpga err_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4584,"ysyxSoCFull fpga err_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4585,"ysyxSoCFull fpga err_auto_in_d_ready", false,-1);
        tracep->declBit(c+4586,"ysyxSoCFull fpga err_auto_in_d_valid", false,-1);
        tracep->declBus(c+4449,"ysyxSoCFull fpga err_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4450,"ysyxSoCFull fpga err_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4451,"ysyxSoCFull fpga err_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4452,"ysyxSoCFull fpga err_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4453,"ysyxSoCFull fpga err_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4587,"ysyxSoCFull fpga err_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga err_auto_in_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga atomics_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga atomics_reset", false,-1);
        tracep->declBit(c+18902,"ysyxSoCFull fpga atomics_auto_in_a_ready", false,-1);
        tracep->declBit(c+18903,"ysyxSoCFull fpga atomics_auto_in_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga atomics_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga atomics_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga atomics_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga atomics_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga atomics_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga atomics_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga atomics_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga atomics_auto_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga atomics_auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga atomics_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga atomics_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga atomics_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga atomics_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga atomics_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga atomics_auto_in_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga atomics_auto_in_d_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga atomics_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga atomics_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga atomics_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga atomics_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga atomics_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga atomics_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga atomics_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga atomics_auto_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga atomics_auto_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga atomics_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull fpga atomics_auto_out_a_ready", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull fpga atomics_auto_out_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga atomics_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga atomics_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga atomics_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga atomics_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18827,"ysyxSoCFull fpga atomics_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga atomics_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga atomics_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga atomics_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga atomics_auto_out_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga atomics_auto_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga atomics_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga atomics_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga atomics_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga atomics_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga atomics_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4432,"ysyxSoCFull fpga atomics_auto_out_d_ready", false,-1);
        tracep->declBit(c+4433,"ysyxSoCFull fpga atomics_auto_out_d_valid", false,-1);
        tracep->declBus(c+4434,"ysyxSoCFull fpga atomics_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga atomics_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga atomics_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga atomics_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4438,"ysyxSoCFull fpga atomics_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4439,"ysyxSoCFull fpga atomics_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4441,"ysyxSoCFull fpga atomics_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga atomics_auto_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga atomics_auto_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga atomics_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga fixer_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga fixer_1_reset", false,-1);
        tracep->declBit(c+18904,"ysyxSoCFull fpga fixer_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull fpga fixer_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga fixer_1_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga fixer_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga fixer_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga fixer_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga fixer_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga fixer_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga fixer_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga fixer_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga fixer_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga fixer_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18902,"ysyxSoCFull fpga fixer_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+18903,"ysyxSoCFull fpga fixer_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga fixer_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga fixer_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga fixer_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga fixer_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga fixer_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga fixer_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga fixer_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga fixer_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga fixer_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga fixer_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga hints_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga hints_reset", false,-1);
        tracep->declBit(c+18906,"ysyxSoCFull fpga hints_auto_in_a_ready", false,-1);
        tracep->declBit(c+18907,"ysyxSoCFull fpga hints_auto_in_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga hints_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga hints_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga hints_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga hints_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga hints_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4603,"ysyxSoCFull fpga hints_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga hints_auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga hints_auto_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga hints_auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga hints_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga hints_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga hints_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga hints_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga hints_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga hints_auto_in_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga hints_auto_in_d_valid", false,-1);
        tracep->declBus(c+4604,"ysyxSoCFull fpga hints_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga hints_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga hints_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4605,"ysyxSoCFull fpga hints_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga hints_auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga hints_auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga hints_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga hints_auto_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga hints_auto_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga hints_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18904,"ysyxSoCFull fpga hints_auto_out_a_ready", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull fpga hints_auto_out_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga hints_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga hints_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga hints_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga hints_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga hints_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga hints_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga hints_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga hints_auto_out_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga hints_auto_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga hints_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga hints_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga hints_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga hints_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga hints_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga hints_auto_out_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga hints_auto_out_d_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga hints_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga hints_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga hints_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga hints_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga hints_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga hints_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga hints_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga hints_auto_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga hints_auto_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga hints_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_1_reset", false,-1);
        tracep->declBit(c+18859,"ysyxSoCFull fpga widget_1_auto_in_a_ready", false,-1);
        tracep->declBit(c+18860,"ysyxSoCFull fpga widget_1_auto_in_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga widget_1_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga widget_1_auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga widget_1_auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga widget_1_auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga widget_1_auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga widget_1_auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4495,"ysyxSoCFull fpga widget_1_auto_in_c_ready", false,-1);
        tracep->declBit(c+17346,"ysyxSoCFull fpga widget_1_auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_1_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga widget_1_auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga widget_1_auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga widget_1_auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4497,"ysyxSoCFull fpga widget_1_auto_in_d_ready", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull fpga widget_1_auto_in_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga widget_1_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga widget_1_auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga widget_1_auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga widget_1_auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga widget_1_auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4505,"ysyxSoCFull fpga widget_1_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga widget_1_auto_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga widget_1_auto_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga widget_1_auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18906,"ysyxSoCFull fpga widget_1_auto_out_a_ready", false,-1);
        tracep->declBit(c+18907,"ysyxSoCFull fpga widget_1_auto_out_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga widget_1_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga widget_1_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga widget_1_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga widget_1_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4603,"ysyxSoCFull fpga widget_1_auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga widget_1_auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga widget_1_auto_out_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga widget_1_auto_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_1_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga widget_1_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga widget_1_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga widget_1_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga widget_1_auto_out_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga widget_1_auto_out_d_valid", false,-1);
        tracep->declBus(c+4604,"ysyxSoCFull fpga widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga widget_1_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga widget_1_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4605,"ysyxSoCFull fpga widget_1_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga widget_1_auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga widget_1_auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga widget_1_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga widget_1_auto_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga widget_1_auto_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga widget_1_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_2_reset", false,-1);
        tracep->declBit(c+4444,"ysyxSoCFull fpga widget_2_auto_in_a_ready", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull fpga widget_2_auto_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga widget_2_auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18832,"ysyxSoCFull fpga widget_2_auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga widget_2_auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18833,"ysyxSoCFull fpga widget_2_auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga widget_2_auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga widget_2_auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga widget_2_auto_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga widget_2_auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_2_auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4445,"ysyxSoCFull fpga widget_2_auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga widget_2_auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4446,"ysyxSoCFull fpga widget_2_auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4447,"ysyxSoCFull fpga widget_2_auto_in_d_ready", false,-1);
        tracep->declBit(c+4448,"ysyxSoCFull fpga widget_2_auto_in_d_valid", false,-1);
        tracep->declBus(c+4449,"ysyxSoCFull fpga widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4450,"ysyxSoCFull fpga widget_2_auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4451,"ysyxSoCFull fpga widget_2_auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4452,"ysyxSoCFull fpga widget_2_auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4453,"ysyxSoCFull fpga widget_2_auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4454,"ysyxSoCFull fpga widget_2_auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga widget_2_auto_in_e_valid", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga widget_2_auto_out_a_ready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga widget_2_auto_out_a_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16437,"ysyxSoCFull fpga widget_2_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga widget_2_auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18899,"ysyxSoCFull fpga widget_2_auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18900,"ysyxSoCFull fpga widget_2_auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18901,"ysyxSoCFull fpga widget_2_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4578,"ysyxSoCFull fpga widget_2_auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+4579,"ysyxSoCFull fpga widget_2_auto_out_c_ready", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull fpga widget_2_auto_out_c_valid", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4581,"ysyxSoCFull fpga widget_2_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4582,"ysyxSoCFull fpga widget_2_auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4583,"ysyxSoCFull fpga widget_2_auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4584,"ysyxSoCFull fpga widget_2_auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4585,"ysyxSoCFull fpga widget_2_auto_out_d_ready", false,-1);
        tracep->declBit(c+4586,"ysyxSoCFull fpga widget_2_auto_out_d_valid", false,-1);
        tracep->declBus(c+4449,"ysyxSoCFull fpga widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4450,"ysyxSoCFull fpga widget_2_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4451,"ysyxSoCFull fpga widget_2_auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4452,"ysyxSoCFull fpga widget_2_auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4453,"ysyxSoCFull fpga widget_2_auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+4587,"ysyxSoCFull fpga widget_2_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga widget_2_auto_out_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga xbar clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga xbar reset", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull fpga xbar auto_in_a_ready", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull fpga xbar auto_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga xbar auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga xbar auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga xbar auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga xbar auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18827,"ysyxSoCFull fpga xbar auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga xbar auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga xbar auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga xbar auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga xbar auto_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga xbar auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga xbar auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga xbar auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga xbar auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga xbar auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga xbar auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4432,"ysyxSoCFull fpga xbar auto_in_d_ready", false,-1);
        tracep->declBit(c+4433,"ysyxSoCFull fpga xbar auto_in_d_valid", false,-1);
        tracep->declBus(c+4434,"ysyxSoCFull fpga xbar auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga xbar auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga xbar auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga xbar auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4438,"ysyxSoCFull fpga xbar auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4439,"ysyxSoCFull fpga xbar auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4441,"ysyxSoCFull fpga xbar auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga xbar auto_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga xbar auto_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga xbar auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+4444,"ysyxSoCFull fpga xbar auto_out_2_a_ready", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull fpga xbar auto_out_2_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga xbar auto_out_2_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga xbar auto_out_2_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18832,"ysyxSoCFull fpga xbar auto_out_2_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga xbar auto_out_2_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18833,"ysyxSoCFull fpga xbar auto_out_2_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga xbar auto_out_2_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga xbar auto_out_2_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga xbar auto_out_2_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga xbar auto_out_2_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga xbar auto_out_2_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga xbar auto_out_2_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4445,"ysyxSoCFull fpga xbar auto_out_2_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga xbar auto_out_2_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4446,"ysyxSoCFull fpga xbar auto_out_2_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4447,"ysyxSoCFull fpga xbar auto_out_2_d_ready", false,-1);
        tracep->declBit(c+4448,"ysyxSoCFull fpga xbar auto_out_2_d_valid", false,-1);
        tracep->declBus(c+4449,"ysyxSoCFull fpga xbar auto_out_2_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4450,"ysyxSoCFull fpga xbar auto_out_2_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4451,"ysyxSoCFull fpga xbar auto_out_2_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4452,"ysyxSoCFull fpga xbar auto_out_2_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4453,"ysyxSoCFull fpga xbar auto_out_2_d_bits_denied", false,-1);
        tracep->declBit(c+4454,"ysyxSoCFull fpga xbar auto_out_2_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga xbar auto_out_2_e_valid", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull fpga xbar auto_out_1_a_ready", false,-1);
        tracep->declBit(c+18835,"ysyxSoCFull fpga xbar auto_out_1_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga xbar auto_out_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga xbar auto_out_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga xbar auto_out_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga xbar auto_out_1_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga xbar auto_out_1_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga xbar auto_out_1_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga xbar auto_out_1_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga xbar auto_out_1_a_bits_corrupt", false,-1);
        tracep->declBit(c+4455,"ysyxSoCFull fpga xbar auto_out_1_d_ready", false,-1);
        tracep->declBit(c+4456,"ysyxSoCFull fpga xbar auto_out_1_d_valid", false,-1);
        tracep->declBus(c+4457,"ysyxSoCFull fpga xbar auto_out_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4458,"ysyxSoCFull fpga xbar auto_out_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4459,"ysyxSoCFull fpga xbar auto_out_1_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4460,"ysyxSoCFull fpga xbar auto_out_1_d_bits_denied", false,-1);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga xbar auto_out_1_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4463,"ysyxSoCFull fpga xbar auto_out_1_d_bits_corrupt", false,-1);
        tracep->declBit(c+18837,"ysyxSoCFull fpga xbar auto_out_0_a_ready", false,-1);
        tracep->declBit(c+18838,"ysyxSoCFull fpga xbar auto_out_0_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga xbar auto_out_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga xbar auto_out_0_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18832,"ysyxSoCFull fpga xbar auto_out_0_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga xbar auto_out_0_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18827,"ysyxSoCFull fpga xbar auto_out_0_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga xbar auto_out_0_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga xbar auto_out_0_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga xbar auto_out_0_a_bits_corrupt", false,-1);
        tracep->declBit(c+4464,"ysyxSoCFull fpga xbar auto_out_0_d_ready", false,-1);
        tracep->declBit(c+4465,"ysyxSoCFull fpga xbar auto_out_0_d_valid", false,-1);
        tracep->declBus(c+4466,"ysyxSoCFull fpga xbar auto_out_0_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4467,"ysyxSoCFull fpga xbar auto_out_0_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4468,"ysyxSoCFull fpga xbar auto_out_0_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4469,"ysyxSoCFull fpga xbar auto_out_0_d_bits_denied", false,-1);
        tracep->declQuad(c+88,"ysyxSoCFull fpga xbar auto_out_0_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4470,"ysyxSoCFull fpga xbar auto_out_0_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga xbar monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga xbar monitor_reset", false,-1);
        tracep->declBit(c+18908,"ysyxSoCFull fpga xbar monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull fpga xbar monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18827,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga xbar monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga xbar monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga xbar monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga xbar monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4432,"ysyxSoCFull fpga xbar monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+4606,"ysyxSoCFull fpga xbar monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4607,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4608,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4609,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4610,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4611,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4612,"ysyxSoCFull fpga xbar monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga xbar monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga xbar monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga xbar monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+4613,"ysyxSoCFull fpga xbar beatsLeft", false,-1, 4,0);
        tracep->declBit(c+4614,"ysyxSoCFull fpga xbar idle", false,-1);
        tracep->declBus(c+4615,"ysyxSoCFull fpga xbar readys_filter_lo", false,-1, 2,0);
        tracep->declBus(c+4616,"ysyxSoCFull fpga xbar readys_mask", false,-1, 2,0);
        tracep->declBus(c+4617,"ysyxSoCFull fpga xbar readys_filter_hi", false,-1, 2,0);
        tracep->declBus(c+4618,"ysyxSoCFull fpga xbar readys_filter", false,-1, 5,0);
        tracep->declBus(c+4619,"ysyxSoCFull fpga xbar readys_unready", false,-1, 5,0);
        tracep->declBus(c+4620,"ysyxSoCFull fpga xbar readys_readys", false,-1, 2,0);
        tracep->declBit(c+4621,"ysyxSoCFull fpga xbar readys_0", false,-1);
        tracep->declBit(c+4622,"ysyxSoCFull fpga xbar earlyWinner_0", false,-1);
        tracep->declBit(c+4623,"ysyxSoCFull fpga xbar state_0", false,-1);
        tracep->declBit(c+4624,"ysyxSoCFull fpga xbar muxStateEarly_0", false,-1);
        tracep->declBit(c+4625,"ysyxSoCFull fpga xbar readys_1", false,-1);
        tracep->declBit(c+4626,"ysyxSoCFull fpga xbar earlyWinner_1", false,-1);
        tracep->declBit(c+4627,"ysyxSoCFull fpga xbar state_1", false,-1);
        tracep->declBit(c+4628,"ysyxSoCFull fpga xbar muxStateEarly_1", false,-1);
        tracep->declBit(c+4629,"ysyxSoCFull fpga xbar readys_2", false,-1);
        tracep->declBit(c+4630,"ysyxSoCFull fpga xbar earlyWinner_2", false,-1);
        tracep->declBit(c+4631,"ysyxSoCFull fpga xbar state_2", false,-1);
        tracep->declBit(c+4632,"ysyxSoCFull fpga xbar muxStateEarly_2", false,-1);
        tracep->declBit(c+18909,"ysyxSoCFull fpga xbar requestAIO_0_0", false,-1);
        tracep->declBit(c+18910,"ysyxSoCFull fpga xbar requestAIO_0_1", false,-1);
        tracep->declBit(c+18911,"ysyxSoCFull fpga xbar requestAIO_0_2", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga xbar requestEIO_0_2", false,-1);
        tracep->declBus(c+4633,"ysyxSoCFull fpga xbar out_1_0_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4634,"ysyxSoCFull fpga xbar beatsDO_decode", false,-1, 2,0);
        tracep->declBit(c+4635,"ysyxSoCFull fpga xbar beatsDO_opdata", false,-1);
        tracep->declBus(c+4636,"ysyxSoCFull fpga xbar beatsDO_0", false,-1, 2,0);
        tracep->declBus(c+4637,"ysyxSoCFull fpga xbar beatsDO_decode_1", false,-1, 4,0);
        tracep->declBit(c+4638,"ysyxSoCFull fpga xbar beatsDO_opdata_1", false,-1);
        tracep->declBus(c+4639,"ysyxSoCFull fpga xbar beatsDO_1", false,-1, 4,0);
        tracep->declBus(c+4640,"ysyxSoCFull fpga xbar out_1_2_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4641,"ysyxSoCFull fpga xbar beatsDO_decode_2", false,-1, 2,0);
        tracep->declBit(c+4642,"ysyxSoCFull fpga xbar beatsDO_opdata_2", false,-1);
        tracep->declBus(c+4643,"ysyxSoCFull fpga xbar beatsDO_2", false,-1, 2,0);
        tracep->declBit(c+4644,"ysyxSoCFull fpga xbar latch", false,-1);
        tracep->declBit(c+4645,"ysyxSoCFull fpga xbar prefixOR_2", false,-1);
        tracep->declBus(c+4646,"ysyxSoCFull fpga xbar maskedBeats_0", false,-1, 2,0);
        tracep->declBus(c+4647,"ysyxSoCFull fpga xbar maskedBeats_1", false,-1, 4,0);
        tracep->declBus(c+4648,"ysyxSoCFull fpga xbar maskedBeats_2", false,-1, 2,0);
        tracep->declBus(c+4649,"ysyxSoCFull fpga xbar initBeats", false,-1, 4,0);
        tracep->declBit(c+4650,"ysyxSoCFull fpga xbar sink_ACancel_7_earlyValid", false,-1);
        tracep->declBit(c+4651,"ysyxSoCFull fpga xbar allowed_0", false,-1);
        tracep->declBit(c+4652,"ysyxSoCFull fpga xbar allowed_1", false,-1);
        tracep->declBit(c+4653,"ysyxSoCFull fpga xbar allowed_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga xbar monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga xbar monitor reset", false,-1);
        tracep->declBit(c+18908,"ysyxSoCFull fpga xbar monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull fpga xbar monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga xbar monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga xbar monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga xbar monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga xbar monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18827,"ysyxSoCFull fpga xbar monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga xbar monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga xbar monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga xbar monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga xbar monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga xbar monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga xbar monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga xbar monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga xbar monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga xbar monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4432,"ysyxSoCFull fpga xbar monitor io_in_d_ready", false,-1);
        tracep->declBit(c+4606,"ysyxSoCFull fpga xbar monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4607,"ysyxSoCFull fpga xbar monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4608,"ysyxSoCFull fpga xbar monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4609,"ysyxSoCFull fpga xbar monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4610,"ysyxSoCFull fpga xbar monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4611,"ysyxSoCFull fpga xbar monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4612,"ysyxSoCFull fpga xbar monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga xbar monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga xbar monitor io_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga xbar monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18912,"ysyxSoCFull fpga xbar monitor source_ok", false,-1);
        tracep->declBus(c+18913,"ysyxSoCFull fpga xbar monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+18914,"ysyxSoCFull fpga xbar monitor is_aligned", false,-1);
        tracep->declBus(c+18915,"ysyxSoCFull fpga xbar monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18916,"ysyxSoCFull fpga xbar monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18917,"ysyxSoCFull fpga xbar monitor mask_size", false,-1);
        tracep->declBit(c+18918,"ysyxSoCFull fpga xbar monitor mask_bit", false,-1);
        tracep->declBit(c+18919,"ysyxSoCFull fpga xbar monitor mask_nbit", false,-1);
        tracep->declBit(c+18920,"ysyxSoCFull fpga xbar monitor mask_acc", false,-1);
        tracep->declBit(c+18921,"ysyxSoCFull fpga xbar monitor mask_acc_1", false,-1);
        tracep->declBit(c+18922,"ysyxSoCFull fpga xbar monitor mask_size_1", false,-1);
        tracep->declBit(c+18923,"ysyxSoCFull fpga xbar monitor mask_bit_1", false,-1);
        tracep->declBit(c+18924,"ysyxSoCFull fpga xbar monitor mask_nbit_1", false,-1);
        tracep->declBit(c+18925,"ysyxSoCFull fpga xbar monitor mask_eq_2", false,-1);
        tracep->declBit(c+18926,"ysyxSoCFull fpga xbar monitor mask_acc_2", false,-1);
        tracep->declBit(c+18927,"ysyxSoCFull fpga xbar monitor mask_eq_3", false,-1);
        tracep->declBit(c+18928,"ysyxSoCFull fpga xbar monitor mask_acc_3", false,-1);
        tracep->declBit(c+18929,"ysyxSoCFull fpga xbar monitor mask_eq_4", false,-1);
        tracep->declBit(c+18930,"ysyxSoCFull fpga xbar monitor mask_acc_4", false,-1);
        tracep->declBit(c+18931,"ysyxSoCFull fpga xbar monitor mask_eq_5", false,-1);
        tracep->declBit(c+18932,"ysyxSoCFull fpga xbar monitor mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga xbar monitor mask_size_2", false,-1);
        tracep->declBit(c+18933,"ysyxSoCFull fpga xbar monitor mask_bit_2", false,-1);
        tracep->declBit(c+18934,"ysyxSoCFull fpga xbar monitor mask_nbit_2", false,-1);
        tracep->declBit(c+18935,"ysyxSoCFull fpga xbar monitor mask_eq_6", false,-1);
        tracep->declBit(c+18936,"ysyxSoCFull fpga xbar monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+18937,"ysyxSoCFull fpga xbar monitor mask_eq_7", false,-1);
        tracep->declBit(c+18938,"ysyxSoCFull fpga xbar monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+18939,"ysyxSoCFull fpga xbar monitor mask_eq_8", false,-1);
        tracep->declBit(c+18940,"ysyxSoCFull fpga xbar monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+18941,"ysyxSoCFull fpga xbar monitor mask_eq_9", false,-1);
        tracep->declBit(c+18942,"ysyxSoCFull fpga xbar monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+18943,"ysyxSoCFull fpga xbar monitor mask_eq_10", false,-1);
        tracep->declBit(c+18944,"ysyxSoCFull fpga xbar monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+18945,"ysyxSoCFull fpga xbar monitor mask_eq_11", false,-1);
        tracep->declBit(c+18946,"ysyxSoCFull fpga xbar monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+18947,"ysyxSoCFull fpga xbar monitor mask_eq_12", false,-1);
        tracep->declBit(c+18948,"ysyxSoCFull fpga xbar monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+18949,"ysyxSoCFull fpga xbar monitor mask_eq_13", false,-1);
        tracep->declBit(c+18950,"ysyxSoCFull fpga xbar monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+18951,"ysyxSoCFull fpga xbar monitor mask", false,-1, 7,0);
        tracep->declBit(c+4654,"ysyxSoCFull fpga xbar monitor source_ok_1", false,-1);
        tracep->declBit(c+4655,"ysyxSoCFull fpga xbar monitor source_ok_2", false,-1);
        tracep->declBus(c+4656,"ysyxSoCFull fpga xbar monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4657,"ysyxSoCFull fpga xbar monitor is_aligned_2", false,-1);
        tracep->declBit(c+4658,"ysyxSoCFull fpga xbar monitor address_ok_1", false,-1);
        tracep->declBit(c+4659,"ysyxSoCFull fpga xbar monitor sink_ok_1", false,-1);
        tracep->declBus(c+18952,"ysyxSoCFull fpga xbar monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+18953,"ysyxSoCFull fpga xbar monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+4660,"ysyxSoCFull fpga xbar monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+4661,"ysyxSoCFull fpga xbar monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+4662,"ysyxSoCFull fpga xbar monitor a_first", false,-1);
        tracep->declBus(c+4663,"ysyxSoCFull fpga xbar monitor opcode", false,-1, 2,0);
        tracep->declBus(c+4664,"ysyxSoCFull fpga xbar monitor param", false,-1, 2,0);
        tracep->declBus(c+4665,"ysyxSoCFull fpga xbar monitor size", false,-1, 3,0);
        tracep->declBus(c+4666,"ysyxSoCFull fpga xbar monitor source", false,-1, 6,0);
        tracep->declBus(c+4667,"ysyxSoCFull fpga xbar monitor address", false,-1, 31,0);
        tracep->declBus(c+4668,"ysyxSoCFull fpga xbar monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4669,"ysyxSoCFull fpga xbar monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+4670,"ysyxSoCFull fpga xbar monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+4671,"ysyxSoCFull fpga xbar monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+4672,"ysyxSoCFull fpga xbar monitor d_first", false,-1);
        tracep->declBus(c+4673,"ysyxSoCFull fpga xbar monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+4674,"ysyxSoCFull fpga xbar monitor param_1", false,-1, 1,0);
        tracep->declBus(c+4675,"ysyxSoCFull fpga xbar monitor size_1", false,-1, 3,0);
        tracep->declBus(c+4676,"ysyxSoCFull fpga xbar monitor source_1", false,-1, 6,0);
        tracep->declBit(c+4677,"ysyxSoCFull fpga xbar monitor denied", false,-1);
        tracep->declBus(c+4678,"ysyxSoCFull fpga xbar monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4679,"ysyxSoCFull fpga xbar monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+4680,"ysyxSoCFull fpga xbar monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+4681,"ysyxSoCFull fpga xbar monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+4682,"ysyxSoCFull fpga xbar monitor c_first", false,-1);
        tracep->declBus(c+4683,"ysyxSoCFull fpga xbar monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+4684,"ysyxSoCFull fpga xbar monitor param_3", false,-1, 2,0);
        tracep->declBus(c+4685,"ysyxSoCFull fpga xbar monitor size_3", false,-1, 3,0);
        tracep->declBus(c+4686,"ysyxSoCFull fpga xbar monitor source_3", false,-1, 6,0);
        tracep->declBus(c+4687,"ysyxSoCFull fpga xbar monitor address_2", false,-1, 31,0);
        tracep->declArray(c+4688,"ysyxSoCFull fpga xbar monitor inflight", false,-1, 127,0);
        tracep->declArray(c+4692,"ysyxSoCFull fpga xbar monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+4708,"ysyxSoCFull fpga xbar monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+4740,"ysyxSoCFull fpga xbar monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+4741,"ysyxSoCFull fpga xbar monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+4742,"ysyxSoCFull fpga xbar monitor a_first_1", false,-1);
        tracep->declBus(c+4743,"ysyxSoCFull fpga xbar monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+4744,"ysyxSoCFull fpga xbar monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+4745,"ysyxSoCFull fpga xbar monitor d_first_1", false,-1);
        tracep->declArray(c+18954,"ysyxSoCFull fpga xbar monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16438,"ysyxSoCFull fpga xbar monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16439,"ysyxSoCFull fpga xbar monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16440,"ysyxSoCFull fpga xbar monitor a_set", false,-1, 127,0);
        tracep->declArray(c+4746,"ysyxSoCFull fpga xbar monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+4750,"ysyxSoCFull fpga xbar monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16444,"ysyxSoCFull fpga xbar monitor same_cycle_resp", false,-1);
        tracep->declBus(c+4754,"ysyxSoCFull fpga xbar monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+4755,"ysyxSoCFull fpga xbar monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16445,"ysyxSoCFull fpga xbar monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+4756,"ysyxSoCFull fpga xbar monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16461,"ysyxSoCFull fpga xbar monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+4772,"ysyxSoCFull fpga xbar monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+4804,"ysyxSoCFull fpga xbar monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+4805,"ysyxSoCFull fpga xbar monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+4809,"ysyxSoCFull fpga xbar monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+4841,"ysyxSoCFull fpga xbar monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+4842,"ysyxSoCFull fpga xbar monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+4843,"ysyxSoCFull fpga xbar monitor c_first_1", false,-1);
        tracep->declBus(c+4844,"ysyxSoCFull fpga xbar monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+4845,"ysyxSoCFull fpga xbar monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+4846,"ysyxSoCFull fpga xbar monitor d_first_2", false,-1);
        tracep->declArray(c+15564,"ysyxSoCFull fpga xbar monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15568,"ysyxSoCFull fpga xbar monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15569,"ysyxSoCFull fpga xbar monitor c_set", false,-1, 127,0);
        tracep->declArray(c+4847,"ysyxSoCFull fpga xbar monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+4851,"ysyxSoCFull fpga xbar monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15573,"ysyxSoCFull fpga xbar monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+4855,"ysyxSoCFull fpga xbar monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15574,"ysyxSoCFull fpga xbar monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+4856,"ysyxSoCFull fpga xbar monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+4888,"ysyxSoCFull fpga xbar monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+4889,"ysyxSoCFull fpga xbar monitor inflight_2", false,-1);
        tracep->declBus(c+4890,"ysyxSoCFull fpga xbar monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+4891,"ysyxSoCFull fpga xbar monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+4892,"ysyxSoCFull fpga xbar monitor d_first_3", false,-1);
        tracep->declBit(c+4893,"ysyxSoCFull fpga xbar monitor d_set", false,-1);
        tracep->declBit(c+15606,"ysyxSoCFull fpga xbar monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull fpga xbar monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga xbar monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga xbar monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+20,"ysyxSoCFull fpga xbar monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+21,"ysyxSoCFull fpga xbar monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink reset", false,-1);
        tracep->declBit(c+18859,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_ready", false,-1);
        tracep->declBit(c+18860,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga chiplink auto_mbypass_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4495,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_ready", false,-1);
        tracep->declBit(c+17346,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga chiplink auto_mbypass_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4497,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_ready", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4505,"ysyxSoCFull fpga chiplink auto_mbypass_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga chiplink auto_mbypass_out_e_bits_sink", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_ready", false,-1);
        tracep->declBit(c+4487,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18852,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18853,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18854,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18855,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18856,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16415,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16416,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18857,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16417,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18858,"ysyxSoCFull fpga chiplink auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink auto_io_out_c2b_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga chiplink auto_io_out_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink auto_io_out_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink auto_io_out_c2b_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink auto_io_out_b2c_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull fpga chiplink auto_io_out_b2c_rst", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink auto_io_out_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink auto_io_out_b2c_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sbypass_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sbypass_reset", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18959,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_ready", false,-1);
        tracep->declBit(c+17348,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_valid", false,-1);
        tracep->declBus(c+4895,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4896,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4897,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4898,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4899,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4900,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_denied", false,-1);
        tracep->declBus(c+4901,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4902,"ysyxSoCFull fpga chiplink sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+18851,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_ready", false,-1);
        tracep->declBit(c+4487,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18852,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_ready", false,-1);
        tracep->declBit(c+18853,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_valid", false,-1);
        tracep->declBus(c+18854,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18855,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+18856,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+16415,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+16416,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+18857,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_denied", false,-1);
        tracep->declBus(c+16417,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+18858,"ysyxSoCFull fpga chiplink sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+18960,"ysyxSoCFull fpga chiplink sbypass_io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink mbypass_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink mbypass_reset", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_ready", false,-1);
        tracep->declBit(c+17349,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_valid", false,-1);
        tracep->declBus(c+4903,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4905,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4907,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4908,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4909,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4910,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_ready", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_valid", false,-1);
        tracep->declBus(c+4911,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4912,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4913,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4914,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4915,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4916,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_ready", false,-1);
        tracep->declBit(c+4917,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4918,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_ready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_valid", false,-1);
        tracep->declBit(c+4919,"ysyxSoCFull fpga chiplink mbypass_auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18859,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_ready", false,-1);
        tracep->declBit(c+18860,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga chiplink mbypass_auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4495,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_ready", false,-1);
        tracep->declBit(c+17346,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga chiplink mbypass_auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4497,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_ready", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4505,"ysyxSoCFull fpga chiplink mbypass_auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga chiplink mbypass_auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18962,"ysyxSoCFull fpga chiplink mbypass_io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink monitor_reset", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull fpga chiplink monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga chiplink monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga chiplink monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+18959,"ysyxSoCFull fpga chiplink monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+17348,"ysyxSoCFull fpga chiplink monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4895,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4896,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4897,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4898,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4899,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4900,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4902,"ysyxSoCFull fpga chiplink monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkA_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkA_reset", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull fpga chiplink sinkA_io_a_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga chiplink sinkA_io_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga chiplink sinkA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4920,"ysyxSoCFull fpga chiplink sinkA_io_q_ready", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink sinkA_io_q_valid", false,-1);
        tracep->declBus(c+4921,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4922,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_last", false,-1);
        tracep->declBus(c+4923,"ysyxSoCFull fpga chiplink sinkA_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkB_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkB_reset", false,-1);
        tracep->declBit(c+4924,"ysyxSoCFull fpga chiplink sinkB_io_q_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkB_io_q_valid", false,-1);
        tracep->declBus(c+4925,"ysyxSoCFull fpga chiplink sinkB_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4926,"ysyxSoCFull fpga chiplink sinkB_io_q_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkC_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkC_reset", false,-1);
        tracep->declBit(c+4927,"ysyxSoCFull fpga chiplink sinkC_io_q_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkC_io_q_valid", false,-1);
        tracep->declBus(c+4928,"ysyxSoCFull fpga chiplink sinkC_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4929,"ysyxSoCFull fpga chiplink sinkC_io_q_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkD_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkD_reset", false,-1);
        tracep->declBit(c+4916,"ysyxSoCFull fpga chiplink sinkD_io_d_ready", false,-1);
        tracep->declBit(c+4917,"ysyxSoCFull fpga chiplink sinkD_io_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink sinkD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4930,"ysyxSoCFull fpga chiplink sinkD_io_q_ready", false,-1);
        tracep->declBit(c+4931,"ysyxSoCFull fpga chiplink sinkD_io_q_valid", false,-1);
        tracep->declBus(c+18964,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4932,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_last", false,-1);
        tracep->declBus(c+4933,"ysyxSoCFull fpga chiplink sinkD_io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+4934,"ysyxSoCFull fpga chiplink sinkD_io_a_tlSource_valid", false,-1);
        tracep->declBus(c+4935,"ysyxSoCFull fpga chiplink sinkD_io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16493,"ysyxSoCFull fpga chiplink sinkD_io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+4936,"ysyxSoCFull fpga chiplink sinkD_io_c_tlSource_valid", false,-1);
        tracep->declBus(c+4935,"ysyxSoCFull fpga chiplink sinkD_io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15607,"ysyxSoCFull fpga chiplink sinkD_io_c_clSource", false,-1, 15,0);
        tracep->declBus(c+16494,"ysyxSoCFull fpga chiplink sinkE_io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+16495,"ysyxSoCFull fpga chiplink sinkE_io_d_clSink", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_reset", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull fpga chiplink sourceA_io_a_ready", false,-1);
        tracep->declBit(c+17349,"ysyxSoCFull fpga chiplink sourceA_io_a_valid", false,-1);
        tracep->declBus(c+4903,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4905,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4907,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4908,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4909,"ysyxSoCFull fpga chiplink sourceA_io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18965,"ysyxSoCFull fpga chiplink sourceA_io_q_ready", false,-1);
        tracep->declBit(c+17352,"ysyxSoCFull fpga chiplink sourceA_io_q_valid", false,-1);
        tracep->declBus(c+4937,"ysyxSoCFull fpga chiplink sourceA_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+4934,"ysyxSoCFull fpga chiplink sourceA_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+4935,"ysyxSoCFull fpga chiplink sourceA_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16493,"ysyxSoCFull fpga chiplink sourceA_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_reset", false,-1);
        tracep->declBit(c+4938,"ysyxSoCFull fpga chiplink sourceB_io_q_ready", false,-1);
        tracep->declBit(c+17353,"ysyxSoCFull fpga chiplink sourceB_io_q_valid", false,-1);
        tracep->declBus(c+4939,"ysyxSoCFull fpga chiplink sourceB_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_reset", false,-1);
        tracep->declBit(c+4910,"ysyxSoCFull fpga chiplink sourceC_io_c_ready", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull fpga chiplink sourceC_io_c_valid", false,-1);
        tracep->declBus(c+4911,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4912,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4913,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4914,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4915,"ysyxSoCFull fpga chiplink sourceC_io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4940,"ysyxSoCFull fpga chiplink sourceC_io_q_ready", false,-1);
        tracep->declBit(c+17354,"ysyxSoCFull fpga chiplink sourceC_io_q_valid", false,-1);
        tracep->declBus(c+4941,"ysyxSoCFull fpga chiplink sourceC_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+4936,"ysyxSoCFull fpga chiplink sourceC_io_d_tlSource_valid", false,-1);
        tracep->declBus(c+4935,"ysyxSoCFull fpga chiplink sourceC_io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15607,"ysyxSoCFull fpga chiplink sourceC_io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_reset", false,-1);
        tracep->declBit(c+18959,"ysyxSoCFull fpga chiplink sourceD_io_d_ready", false,-1);
        tracep->declBit(c+17348,"ysyxSoCFull fpga chiplink sourceD_io_d_valid", false,-1);
        tracep->declBus(c+4895,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4896,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4897,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4898,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4899,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4900,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_denied", false,-1);
        tracep->declBus(c+4901,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4902,"ysyxSoCFull fpga chiplink sourceD_io_d_bits_corrupt", false,-1);
        tracep->declBit(c+18966,"ysyxSoCFull fpga chiplink sourceD_io_q_ready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull fpga chiplink sourceD_io_q_valid", false,-1);
        tracep->declBus(c+4901,"ysyxSoCFull fpga chiplink sourceD_io_q_bits", false,-1, 31,0);
        tracep->declBus(c+16495,"ysyxSoCFull fpga chiplink sourceD_io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+4918,"ysyxSoCFull fpga chiplink sourceE_io_e_ready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull fpga chiplink sourceE_io_e_valid", false,-1);
        tracep->declBit(c+4919,"ysyxSoCFull fpga chiplink sourceE_io_e_bits_sink", false,-1);
        tracep->declBit(c+4918,"ysyxSoCFull fpga chiplink sourceE_io_q_ready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull fpga chiplink sourceE_io_q_valid", false,-1);
        tracep->declBus(c+4942,"ysyxSoCFull fpga chiplink sourceE_io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx_clock", false,-1);
        tracep->declBit(c+19841,"ysyxSoCFull fpga chiplink rx_reset", false,-1);
        tracep->declBit(c+73,"ysyxSoCFull fpga chiplink rx_io_b2c_send", false,-1);
        tracep->declBus(c+74,"ysyxSoCFull fpga chiplink rx_io_b2c_data", false,-1, 31,0);
        tracep->declBus(c+4943,"ysyxSoCFull fpga chiplink rx_io_a_mem_0", false,-1, 31,0);
        tracep->declBus(c+4944,"ysyxSoCFull fpga chiplink rx_io_a_mem_1", false,-1, 31,0);
        tracep->declBus(c+4945,"ysyxSoCFull fpga chiplink rx_io_a_mem_2", false,-1, 31,0);
        tracep->declBus(c+4946,"ysyxSoCFull fpga chiplink rx_io_a_mem_3", false,-1, 31,0);
        tracep->declBus(c+4947,"ysyxSoCFull fpga chiplink rx_io_a_mem_4", false,-1, 31,0);
        tracep->declBus(c+4948,"ysyxSoCFull fpga chiplink rx_io_a_mem_5", false,-1, 31,0);
        tracep->declBus(c+4949,"ysyxSoCFull fpga chiplink rx_io_a_mem_6", false,-1, 31,0);
        tracep->declBus(c+4950,"ysyxSoCFull fpga chiplink rx_io_a_mem_7", false,-1, 31,0);
        tracep->declBus(c+18660,"ysyxSoCFull fpga chiplink rx_io_a_ridx", false,-1, 3,0);
        tracep->declBus(c+17809,"ysyxSoCFull fpga chiplink rx_io_a_widx", false,-1, 3,0);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink rx_io_a_safe_ridx_valid", false,-1);
        tracep->declBit(c+19613,"ysyxSoCFull fpga chiplink rx_io_a_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx_io_a_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink rx_io_a_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4951,"ysyxSoCFull fpga chiplink rx_io_bmem_0", false,-1, 31,0);
        tracep->declBus(c+4952,"ysyxSoCFull fpga chiplink rx_io_bmem_1", false,-1, 31,0);
        tracep->declBus(c+4953,"ysyxSoCFull fpga chiplink rx_io_bmem_2", false,-1, 31,0);
        tracep->declBus(c+4954,"ysyxSoCFull fpga chiplink rx_io_bmem_3", false,-1, 31,0);
        tracep->declBus(c+4955,"ysyxSoCFull fpga chiplink rx_io_bmem_4", false,-1, 31,0);
        tracep->declBus(c+4956,"ysyxSoCFull fpga chiplink rx_io_bmem_5", false,-1, 31,0);
        tracep->declBus(c+4957,"ysyxSoCFull fpga chiplink rx_io_bmem_6", false,-1, 31,0);
        tracep->declBus(c+4958,"ysyxSoCFull fpga chiplink rx_io_bmem_7", false,-1, 31,0);
        tracep->declBus(c+18661,"ysyxSoCFull fpga chiplink rx_io_bridx", false,-1, 3,0);
        tracep->declBus(c+17810,"ysyxSoCFull fpga chiplink rx_io_bwidx", false,-1, 3,0);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink rx_io_bsafe_ridx_valid", false,-1);
        tracep->declBit(c+19622,"ysyxSoCFull fpga chiplink rx_io_bsafe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx_io_bsafe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink rx_io_bsafe_sink_reset_n", false,-1);
        tracep->declBus(c+4959,"ysyxSoCFull fpga chiplink rx_io_c_mem_0", false,-1, 31,0);
        tracep->declBus(c+4960,"ysyxSoCFull fpga chiplink rx_io_c_mem_1", false,-1, 31,0);
        tracep->declBus(c+4961,"ysyxSoCFull fpga chiplink rx_io_c_mem_2", false,-1, 31,0);
        tracep->declBus(c+4962,"ysyxSoCFull fpga chiplink rx_io_c_mem_3", false,-1, 31,0);
        tracep->declBus(c+4963,"ysyxSoCFull fpga chiplink rx_io_c_mem_4", false,-1, 31,0);
        tracep->declBus(c+4964,"ysyxSoCFull fpga chiplink rx_io_c_mem_5", false,-1, 31,0);
        tracep->declBus(c+4965,"ysyxSoCFull fpga chiplink rx_io_c_mem_6", false,-1, 31,0);
        tracep->declBus(c+4966,"ysyxSoCFull fpga chiplink rx_io_c_mem_7", false,-1, 31,0);
        tracep->declBus(c+18662,"ysyxSoCFull fpga chiplink rx_io_c_ridx", false,-1, 3,0);
        tracep->declBus(c+17811,"ysyxSoCFull fpga chiplink rx_io_c_widx", false,-1, 3,0);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink rx_io_c_safe_ridx_valid", false,-1);
        tracep->declBit(c+19631,"ysyxSoCFull fpga chiplink rx_io_c_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx_io_c_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink rx_io_c_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4967,"ysyxSoCFull fpga chiplink rx_io_d_mem_0", false,-1, 31,0);
        tracep->declBus(c+4968,"ysyxSoCFull fpga chiplink rx_io_d_mem_1", false,-1, 31,0);
        tracep->declBus(c+4969,"ysyxSoCFull fpga chiplink rx_io_d_mem_2", false,-1, 31,0);
        tracep->declBus(c+4970,"ysyxSoCFull fpga chiplink rx_io_d_mem_3", false,-1, 31,0);
        tracep->declBus(c+4971,"ysyxSoCFull fpga chiplink rx_io_d_mem_4", false,-1, 31,0);
        tracep->declBus(c+4972,"ysyxSoCFull fpga chiplink rx_io_d_mem_5", false,-1, 31,0);
        tracep->declBus(c+4973,"ysyxSoCFull fpga chiplink rx_io_d_mem_6", false,-1, 31,0);
        tracep->declBus(c+4974,"ysyxSoCFull fpga chiplink rx_io_d_mem_7", false,-1, 31,0);
        tracep->declBus(c+18663,"ysyxSoCFull fpga chiplink rx_io_d_ridx", false,-1, 3,0);
        tracep->declBus(c+17812,"ysyxSoCFull fpga chiplink rx_io_d_widx", false,-1, 3,0);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink rx_io_d_safe_ridx_valid", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull fpga chiplink rx_io_d_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx_io_d_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink rx_io_d_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4975,"ysyxSoCFull fpga chiplink rx_io_e_mem_0", false,-1, 31,0);
        tracep->declBus(c+4976,"ysyxSoCFull fpga chiplink rx_io_e_mem_1", false,-1, 31,0);
        tracep->declBus(c+4977,"ysyxSoCFull fpga chiplink rx_io_e_mem_2", false,-1, 31,0);
        tracep->declBus(c+4978,"ysyxSoCFull fpga chiplink rx_io_e_mem_3", false,-1, 31,0);
        tracep->declBus(c+4979,"ysyxSoCFull fpga chiplink rx_io_e_mem_4", false,-1, 31,0);
        tracep->declBus(c+4980,"ysyxSoCFull fpga chiplink rx_io_e_mem_5", false,-1, 31,0);
        tracep->declBus(c+4981,"ysyxSoCFull fpga chiplink rx_io_e_mem_6", false,-1, 31,0);
        tracep->declBus(c+4982,"ysyxSoCFull fpga chiplink rx_io_e_mem_7", false,-1, 31,0);
        tracep->declBus(c+18664,"ysyxSoCFull fpga chiplink rx_io_e_ridx", false,-1, 3,0);
        tracep->declBus(c+17813,"ysyxSoCFull fpga chiplink rx_io_e_widx", false,-1, 3,0);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink rx_io_e_safe_ridx_valid", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink rx_io_e_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx_io_e_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink rx_io_e_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4983,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4984,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4985,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4986,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4987,"ysyxSoCFull fpga chiplink rx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18665,"ysyxSoCFull fpga chiplink rx_io_rxc_ridx", false,-1);
        tracep->declBit(c+17814,"ysyxSoCFull fpga chiplink rx_io_rxc_widx", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink rx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4988,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4989,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4990,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4991,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4992,"ysyxSoCFull fpga chiplink rx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18666,"ysyxSoCFull fpga chiplink rx_io_txc_ridx", false,-1);
        tracep->declBit(c+17815,"ysyxSoCFull fpga chiplink rx_io_txc_widx", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink rx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink rx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink rx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink rx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19841,"ysyxSoCFull fpga chiplink rx_reset_reg_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx_reset_reg_io_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull fpga chiplink rx_reset_reg_io_rst", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_reset", false,-1);
        tracep->declBit(c+18965,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17352,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+4937,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4943,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4944,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4945,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4946,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4947,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4948,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4949,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4950,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18660,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17809,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19768,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19613,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_reset", false,-1);
        tracep->declBit(c+4938,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17353,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+4939,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4951,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4952,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4953,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4954,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4955,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4956,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4957,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4958,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18661,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17810,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19774,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19622,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_reset", false,-1);
        tracep->declBit(c+4940,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17354,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+4941,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4959,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4960,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4961,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4962,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4963,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4964,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4965,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4966,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18662,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17811,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19780,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19631,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_reset", false,-1);
        tracep->declBit(c+18966,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+4901,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4967,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4968,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4969,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4970,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4971,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4972,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4973,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4974,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18663,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17812,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19786,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19640,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_reset", false,-1);
        tracep->declBit(c+4918,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_ready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_valid", false,-1);
        tracep->declBus(c+4942,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
        tracep->declBus(c+4975,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
        tracep->declBus(c+4976,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
        tracep->declBus(c+4977,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
        tracep->declBus(c+4978,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
        tracep->declBus(c+4979,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
        tracep->declBus(c+4980,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
        tracep->declBus(c+4981,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
        tracep->declBus(c+4982,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
        tracep->declBus(c+18664,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
        tracep->declBus(c+17813,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
        tracep->declBit(c+19792,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
        tracep->declBit(c+19649,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink tx_reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink tx_io_c2b_clk", false,-1);
        tracep->declBit(c+19825,"ysyxSoCFull fpga chiplink tx_io_c2b_rst", false,-1);
        tracep->declBit(c+75,"ysyxSoCFull fpga chiplink tx_io_c2b_send", false,-1);
        tracep->declBus(c+76,"ysyxSoCFull fpga chiplink tx_io_c2b_data", false,-1, 31,0);
        tracep->declBit(c+4920,"ysyxSoCFull fpga chiplink tx_io_sa_ready", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink tx_io_sa_valid", false,-1);
        tracep->declBus(c+4921,"ysyxSoCFull fpga chiplink tx_io_sa_bits_data", false,-1, 31,0);
        tracep->declBit(c+4922,"ysyxSoCFull fpga chiplink tx_io_sa_bits_last", false,-1);
        tracep->declBus(c+4923,"ysyxSoCFull fpga chiplink tx_io_sa_bits_beats", false,-1, 6,0);
        tracep->declBit(c+4924,"ysyxSoCFull fpga chiplink tx_io_sb_ready", false,-1);
        tracep->declBus(c+4925,"ysyxSoCFull fpga chiplink tx_io_sb_bits_data", false,-1, 31,0);
        tracep->declBit(c+4926,"ysyxSoCFull fpga chiplink tx_io_sb_bits_last", false,-1);
        tracep->declBit(c+4927,"ysyxSoCFull fpga chiplink tx_io_sc_ready", false,-1);
        tracep->declBus(c+4928,"ysyxSoCFull fpga chiplink tx_io_sc_bits_data", false,-1, 31,0);
        tracep->declBit(c+4929,"ysyxSoCFull fpga chiplink tx_io_sc_bits_last", false,-1);
        tracep->declBit(c+4930,"ysyxSoCFull fpga chiplink tx_io_sd_ready", false,-1);
        tracep->declBit(c+4931,"ysyxSoCFull fpga chiplink tx_io_sd_valid", false,-1);
        tracep->declBus(c+18964,"ysyxSoCFull fpga chiplink tx_io_sd_bits_data", false,-1, 31,0);
        tracep->declBit(c+4932,"ysyxSoCFull fpga chiplink tx_io_sd_bits_last", false,-1);
        tracep->declBus(c+4933,"ysyxSoCFull fpga chiplink tx_io_sd_bits_beats", false,-1, 6,0);
        tracep->declBus(c+16494,"ysyxSoCFull fpga chiplink tx_io_se_bits_data", false,-1, 31,0);
        tracep->declBus(c+4983,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4984,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4985,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4986,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4987,"ysyxSoCFull fpga chiplink tx_io_rxc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18665,"ysyxSoCFull fpga chiplink tx_io_rxc_ridx", false,-1);
        tracep->declBit(c+17814,"ysyxSoCFull fpga chiplink tx_io_rxc_widx", false,-1);
        tracep->declBit(c+19726,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19810,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink tx_io_rxc_safe_sink_reset_n", false,-1);
        tracep->declBus(c+4988,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_a", false,-1, 19,0);
        tracep->declBus(c+4989,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_b", false,-1, 19,0);
        tracep->declBus(c+4990,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_c", false,-1, 19,0);
        tracep->declBus(c+4991,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_d", false,-1, 19,0);
        tracep->declBus(c+4992,"ysyxSoCFull fpga chiplink tx_io_txc_mem_0_e", false,-1, 19,0);
        tracep->declBit(c+18666,"ysyxSoCFull fpga chiplink tx_io_txc_ridx", false,-1);
        tracep->declBit(c+17815,"ysyxSoCFull fpga chiplink tx_io_txc_widx", false,-1);
        tracep->declBit(c+19727,"ysyxSoCFull fpga chiplink tx_io_txc_safe_ridx_valid", false,-1);
        tracep->declBit(c+19811,"ysyxSoCFull fpga chiplink tx_io_txc_safe_widx_valid", false,-1);
        tracep->declBit(c+19842,"ysyxSoCFull fpga chiplink tx_io_txc_safe_source_reset_n", false,-1);
        tracep->declBit(c+19835,"ysyxSoCFull fpga chiplink tx_io_txc_safe_sink_reset_n", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher_clock", false,-1);
        tracep->declBit(c+19841,"ysyxSoCFull fpga chiplink do_bypass_catcher_reset", false,-1);
        tracep->declBit(c+17816,"ysyxSoCFull fpga chiplink do_bypass_catcher_io_sync_reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_reset", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull fpga chiplink do_bypass_catcher_1_io_sync_reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink mbypass clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink mbypass reset", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_ready", false,-1);
        tracep->declBit(c+17349,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_valid", false,-1);
        tracep->declBus(c+4903,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4905,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4907,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4908,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4909,"ysyxSoCFull fpga chiplink mbypass auto_in_1_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4910,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_ready", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_valid", false,-1);
        tracep->declBus(c+4911,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4912,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4913,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4914,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4915,"ysyxSoCFull fpga chiplink mbypass auto_in_1_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4916,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_ready", false,-1);
        tracep->declBit(c+4917,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink mbypass auto_in_1_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4918,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_ready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_valid", false,-1);
        tracep->declBit(c+4919,"ysyxSoCFull fpga chiplink mbypass auto_in_1_e_bits_sink", false,-1);
        tracep->declBit(c+18859,"ysyxSoCFull fpga chiplink mbypass auto_out_a_ready", false,-1);
        tracep->declBit(c+18860,"ysyxSoCFull fpga chiplink mbypass auto_out_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga chiplink mbypass auto_out_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4495,"ysyxSoCFull fpga chiplink mbypass auto_out_c_ready", false,-1);
        tracep->declBit(c+17346,"ysyxSoCFull fpga chiplink mbypass auto_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga chiplink mbypass auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4497,"ysyxSoCFull fpga chiplink mbypass auto_out_d_ready", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull fpga chiplink mbypass auto_out_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4505,"ysyxSoCFull fpga chiplink mbypass auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga chiplink mbypass auto_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga chiplink mbypass auto_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga chiplink mbypass auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+18962,"ysyxSoCFull fpga chiplink mbypass io_bypass", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink mbypass monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink mbypass monitor_reset", false,-1);
        tracep->declBit(c+4993,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+4994,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_source", false,-1);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4505,"ysyxSoCFull fpga chiplink mbypass monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink mbypass monitor_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink mbypass monitor_1_reset", false,-1);
        tracep->declBit(c+18967,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_ready", false,-1);
        tracep->declBit(c+17349,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_valid", false,-1);
        tracep->declBus(c+4903,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4905,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4907,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4908,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4995,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_ready", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_valid", false,-1);
        tracep->declBus(c+4911,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4912,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4913,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4914,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4915,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4916,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_ready", false,-1);
        tracep->declBit(c+4996,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4505,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4918,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_ready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_valid", false,-1);
        tracep->declBit(c+4919,"ysyxSoCFull fpga chiplink mbypass monitor_1_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+4997,"ysyxSoCFull fpga chiplink mbypass bypass", false,-1);
        tracep->declBus(c+4998,"ysyxSoCFull fpga chiplink mbypass flight", false,-1, 7,0);
        tracep->declBus(c+4999,"ysyxSoCFull fpga chiplink mbypass stall_counter", false,-1, 5,0);
        tracep->declBit(c+5000,"ysyxSoCFull fpga chiplink mbypass stall_first", false,-1);
        tracep->declBit(c+18968,"ysyxSoCFull fpga chiplink mbypass stall", false,-1);
        tracep->declBit(c+19843,"ysyxSoCFull fpga chiplink mbypass out_a_valid", false,-1);
        tracep->declBus(c+5001,"ysyxSoCFull fpga chiplink mbypass out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+5002,"ysyxSoCFull fpga chiplink mbypass beats1_decode", false,-1, 5,0);
        tracep->declBus(c+5003,"ysyxSoCFull fpga chiplink mbypass out_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+5004,"ysyxSoCFull fpga chiplink mbypass beats1_opdata", false,-1);
        tracep->declBus(c+5005,"ysyxSoCFull fpga chiplink mbypass counter", false,-1, 5,0);
        tracep->declBus(c+5006,"ysyxSoCFull fpga chiplink mbypass counter1", false,-1, 5,0);
        tracep->declBit(c+5007,"ysyxSoCFull fpga chiplink mbypass a_first", false,-1);
        tracep->declBit(c+5008,"ysyxSoCFull fpga chiplink mbypass divertprobes", false,-1);
        tracep->declBit(c+5009,"ysyxSoCFull fpga chiplink mbypass bypass_c", false,-1);
        tracep->declBit(c+15608,"ysyxSoCFull fpga chiplink mbypass out_c_valid", false,-1);
        tracep->declBus(c+5010,"ysyxSoCFull fpga chiplink mbypass out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+5011,"ysyxSoCFull fpga chiplink mbypass beats1_decode_2", false,-1, 5,0);
        tracep->declBus(c+5012,"ysyxSoCFull fpga chiplink mbypass out_c_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+5013,"ysyxSoCFull fpga chiplink mbypass beats1_opdata_2", false,-1);
        tracep->declBus(c+5014,"ysyxSoCFull fpga chiplink mbypass beats1_2", false,-1, 5,0);
        tracep->declBus(c+5015,"ysyxSoCFull fpga chiplink mbypass counter_2", false,-1, 5,0);
        tracep->declBus(c+5016,"ysyxSoCFull fpga chiplink mbypass counter1_2", false,-1, 5,0);
        tracep->declBit(c+5017,"ysyxSoCFull fpga chiplink mbypass c_first", false,-1);
        tracep->declBit(c+5018,"ysyxSoCFull fpga chiplink mbypass c_last", false,-1);
        tracep->declBit(c+5019,"ysyxSoCFull fpga chiplink mbypass out_d_ready", false,-1);
        tracep->declBus(c+5020,"ysyxSoCFull fpga chiplink mbypass beats1_decode_3", false,-1, 5,0);
        tracep->declBit(c+5021,"ysyxSoCFull fpga chiplink mbypass beats1_opdata_3", false,-1);
        tracep->declBus(c+5022,"ysyxSoCFull fpga chiplink mbypass beats1_3", false,-1, 5,0);
        tracep->declBus(c+5023,"ysyxSoCFull fpga chiplink mbypass counter_3", false,-1, 5,0);
        tracep->declBus(c+5024,"ysyxSoCFull fpga chiplink mbypass counter1_3", false,-1, 5,0);
        tracep->declBit(c+5025,"ysyxSoCFull fpga chiplink mbypass d_first", false,-1);
        tracep->declBit(c+5026,"ysyxSoCFull fpga chiplink mbypass d_last", false,-1);
        tracep->declBit(c+15609,"ysyxSoCFull fpga chiplink mbypass out_e_valid", false,-1);
        tracep->declBit(c+15610,"ysyxSoCFull fpga chiplink mbypass done_4", false,-1);
        tracep->declBit(c+5027,"ysyxSoCFull fpga chiplink mbypass c_request", false,-1);
        tracep->declBit(c+5028,"ysyxSoCFull fpga chiplink mbypass c_response", false,-1);
        tracep->declBit(c+5029,"ysyxSoCFull fpga chiplink mbypass d_request", false,-1);
        tracep->declBit(c+16496,"ysyxSoCFull fpga chiplink mbypass inc_hi_hi_hi", false,-1);
        tracep->declBit(c+15611,"ysyxSoCFull fpga chiplink mbypass inc_lo_hi", false,-1);
        tracep->declBit(c+5030,"ysyxSoCFull fpga chiplink mbypass inc_hi_hi_lo", false,-1);
        tracep->declBus(c+18969,"ysyxSoCFull fpga chiplink mbypass inc", false,-1, 4,0);
        tracep->declBit(c+15612,"ysyxSoCFull fpga chiplink mbypass dec_lo_hi", false,-1);
        tracep->declBit(c+5031,"ysyxSoCFull fpga chiplink mbypass dec_hi_hi_lo", false,-1);
        tracep->declBus(c+17357,"ysyxSoCFull fpga chiplink mbypass dec", false,-1, 4,0);
        tracep->declBus(c+18970,"ysyxSoCFull fpga chiplink mbypass next_flight", false,-1, 7,0);
        tracep->declBus(c+5032,"ysyxSoCFull fpga chiplink mbypass stall_counter1", false,-1, 5,0);
        tracep->declBit(c+16497,"ysyxSoCFull fpga chiplink mbypass in1_a_ready", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink mbypass monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink mbypass monitor reset", false,-1);
        tracep->declBit(c+4993,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBit(c+4994,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_source", false,-1);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4505,"ysyxSoCFull fpga chiplink mbypass monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBus(c+5020,"ysyxSoCFull fpga chiplink mbypass monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5021,"ysyxSoCFull fpga chiplink mbypass monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+5033,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+5034,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+5035,"ysyxSoCFull fpga chiplink mbypass monitor d_first", false,-1);
        tracep->declBus(c+5036,"ysyxSoCFull fpga chiplink mbypass monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+5037,"ysyxSoCFull fpga chiplink mbypass monitor param_1", false,-1, 1,0);
        tracep->declBus(c+5038,"ysyxSoCFull fpga chiplink mbypass monitor size_1", false,-1, 3,0);
        tracep->declBit(c+5039,"ysyxSoCFull fpga chiplink mbypass monitor source_1", false,-1);
        tracep->declBit(c+5040,"ysyxSoCFull fpga chiplink mbypass monitor denied", false,-1);
        tracep->declBus(c+5041,"ysyxSoCFull fpga chiplink mbypass monitor inflight_opcodes", false,-1, 3,0);
        tracep->declBus(c+5042,"ysyxSoCFull fpga chiplink mbypass monitor inflight_sizes", false,-1, 7,0);
        tracep->declBus(c+5043,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+5044,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+5045,"ysyxSoCFull fpga chiplink mbypass monitor d_first_1", false,-1);
        tracep->declBus(c+5046,"ysyxSoCFull fpga chiplink mbypass monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+5047,"ysyxSoCFull fpga chiplink mbypass monitor a_size_lookup", false,-1, 7,0);
        tracep->declBus(c+5048,"ysyxSoCFull fpga chiplink mbypass monitor d_opcodes_clr", false,-1, 3,0);
        tracep->declBus(c+5049,"ysyxSoCFull fpga chiplink mbypass monitor d_sizes_clr", false,-1, 7,0);
        tracep->declBus(c+5050,"ysyxSoCFull fpga chiplink mbypass monitor inflight_sizes_1", false,-1, 7,0);
        tracep->declBus(c+5051,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+5052,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+5053,"ysyxSoCFull fpga chiplink mbypass monitor d_first_2", false,-1);
        tracep->declBus(c+5054,"ysyxSoCFull fpga chiplink mbypass monitor c_size_lookup", false,-1, 7,0);
        tracep->declBus(c+5055,"ysyxSoCFull fpga chiplink mbypass monitor d_sizes_clr_1", false,-1, 7,0);
        tracep->declBit(c+5056,"ysyxSoCFull fpga chiplink mbypass monitor inflight_2", false,-1);
        tracep->declBus(c+5057,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+5058,"ysyxSoCFull fpga chiplink mbypass monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+5059,"ysyxSoCFull fpga chiplink mbypass monitor d_first_3", false,-1);
        tracep->declBit(c+5060,"ysyxSoCFull fpga chiplink mbypass monitor d_set", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+22,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+23,"ysyxSoCFull fpga chiplink mbypass monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink mbypass monitor_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink mbypass monitor_1 reset", false,-1);
        tracep->declBit(c+18967,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_ready", false,-1);
        tracep->declBit(c+17349,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_valid", false,-1);
        tracep->declBus(c+4903,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4905,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4907,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4908,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4995,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_ready", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_valid", false,-1);
        tracep->declBus(c+4911,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4912,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4913,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4914,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4915,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4916,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_ready", false,-1);
        tracep->declBit(c+4996,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4505,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4918,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_ready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_valid", false,-1);
        tracep->declBit(c+4919,"ysyxSoCFull fpga chiplink mbypass monitor_1 io_in_e_bits_sink", false,-1);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+5061,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok", false,-1);
        tracep->declBus(c+5062,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+5063,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned", false,-1);
        tracep->declBit(c+5064,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+5065,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+5066,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_size", false,-1);
        tracep->declBit(c+5067,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_bit", false,-1);
        tracep->declBit(c+5068,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_nbit", false,-1);
        tracep->declBit(c+5069,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_acc", false,-1);
        tracep->declBit(c+5070,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_acc_1", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_size_1", false,-1);
        tracep->declBit(c+5071,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_bit_1", false,-1);
        tracep->declBit(c+5072,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_nbit_1", false,-1);
        tracep->declBit(c+5073,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_2", false,-1);
        tracep->declBit(c+5074,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_lo_lo", false,-1);
        tracep->declBit(c+5075,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_3", false,-1);
        tracep->declBit(c+5076,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_lo_hi", false,-1);
        tracep->declBit(c+5077,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_4", false,-1);
        tracep->declBit(c+5078,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_hi_lo", false,-1);
        tracep->declBit(c+5079,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_eq_5", false,-1);
        tracep->declBit(c+5080,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask_hi_hi", false,-1);
        tracep->declBus(c+5081,"ysyxSoCFull fpga chiplink mbypass monitor_1 mask", false,-1, 3,0);
        tracep->declBit(c+5082,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok_1", false,-1);
        tracep->declBit(c+5083,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_ok_2", false,-1);
        tracep->declBus(c+5084,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+5085,"ysyxSoCFull fpga chiplink mbypass monitor_1 is_aligned_2", false,-1);
        tracep->declBit(c+5086,"ysyxSoCFull fpga chiplink mbypass monitor_1 address_ok_1", false,-1);
        tracep->declBit(c+5087,"ysyxSoCFull fpga chiplink mbypass monitor_1 sink_ok_1", false,-1);
        tracep->declBus(c+5088,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5089,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+5090,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter", false,-1, 5,0);
        tracep->declBus(c+5091,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+5092,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first", false,-1);
        tracep->declBus(c+5093,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode", false,-1, 2,0);
        tracep->declBus(c+5094,"ysyxSoCFull fpga chiplink mbypass monitor_1 param", false,-1, 2,0);
        tracep->declBus(c+5095,"ysyxSoCFull fpga chiplink mbypass monitor_1 size", false,-1, 3,0);
        tracep->declBus(c+5096,"ysyxSoCFull fpga chiplink mbypass monitor_1 source", false,-1, 5,0);
        tracep->declBus(c+5097,"ysyxSoCFull fpga chiplink mbypass monitor_1 address", false,-1, 31,0);
        tracep->declBus(c+5020,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5021,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+5098,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter", false,-1, 5,0);
        tracep->declBus(c+5099,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+5100,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first", false,-1);
        tracep->declBus(c+5101,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode_1", false,-1, 2,0);
        tracep->declBus(c+5102,"ysyxSoCFull fpga chiplink mbypass monitor_1 param_1", false,-1, 1,0);
        tracep->declBus(c+5103,"ysyxSoCFull fpga chiplink mbypass monitor_1 size_1", false,-1, 3,0);
        tracep->declBus(c+5104,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_1", false,-1, 5,0);
        tracep->declBit(c+5105,"ysyxSoCFull fpga chiplink mbypass monitor_1 denied", false,-1);
        tracep->declBus(c+5106,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5107,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_beats1_opdata", false,-1);
        tracep->declBus(c+5108,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter", false,-1, 5,0);
        tracep->declBus(c+5109,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+5110,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first", false,-1);
        tracep->declBus(c+5111,"ysyxSoCFull fpga chiplink mbypass monitor_1 opcode_3", false,-1, 2,0);
        tracep->declBus(c+5112,"ysyxSoCFull fpga chiplink mbypass monitor_1 param_3", false,-1, 2,0);
        tracep->declBus(c+5113,"ysyxSoCFull fpga chiplink mbypass monitor_1 size_3", false,-1, 3,0);
        tracep->declBus(c+5114,"ysyxSoCFull fpga chiplink mbypass monitor_1 source_3", false,-1, 5,0);
        tracep->declBus(c+5115,"ysyxSoCFull fpga chiplink mbypass monitor_1 address_2", false,-1, 31,0);
        tracep->declQuad(c+5116,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight", false,-1, 63,0);
        tracep->declArray(c+5118,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+5126,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+5142,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+5143,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+5144,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_first_1", false,-1);
        tracep->declBus(c+5145,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+5146,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+5147,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_1", false,-1);
        tracep->declQuad(c+17358,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16498,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16499,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16500,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_set", false,-1, 63,0);
        tracep->declQuad(c+5148,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+5150,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr", false,-1, 63,0);
        tracep->declBit(c+15613,"ysyxSoCFull fpga chiplink mbypass monitor_1 same_cycle_resp", false,-1);
        tracep->declBus(c+5152,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+5153,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16502,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+5154,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16510,"ysyxSoCFull fpga chiplink mbypass monitor_1 a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+5162,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+5178,"ysyxSoCFull fpga chiplink mbypass monitor_1 watchdog", false,-1, 31,0);
        tracep->declQuad(c+5179,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_1", false,-1, 63,0);
        tracep->declArray(c+5181,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+5197,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+5198,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+5199,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_first_1", false,-1);
        tracep->declBus(c+5200,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+5201,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+5202,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_2", false,-1);
        tracep->declQuad(c+15614,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15616,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+15617,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_set", false,-1, 63,0);
        tracep->declQuad(c+5203,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+5205,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15619,"ysyxSoCFull fpga chiplink mbypass monitor_1 same_cycle_resp_1", false,-1);
        tracep->declBus(c+5207,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15620,"ysyxSoCFull fpga chiplink mbypass monitor_1 c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+5208,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+5224,"ysyxSoCFull fpga chiplink mbypass monitor_1 watchdog_1", false,-1, 31,0);
        tracep->declBit(c+5225,"ysyxSoCFull fpga chiplink mbypass monitor_1 inflight_2", false,-1);
        tracep->declBus(c+5226,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+5227,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+5228,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_first_3", false,-1);
        tracep->declBit(c+5229,"ysyxSoCFull fpga chiplink mbypass monitor_1 d_set", false,-1);
        tracep->declBit(c+15636,"ysyxSoCFull fpga chiplink mbypass monitor_1 e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+24,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+25,"ysyxSoCFull fpga chiplink mbypass monitor_1 plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkA clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkA reset", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull fpga chiplink sinkA io_a_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga chiplink sinkA io_a_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga chiplink sinkA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga chiplink sinkA io_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga chiplink sinkA io_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga chiplink sinkA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga chiplink sinkA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga chiplink sinkA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4920,"ysyxSoCFull fpga chiplink sinkA io_q_ready", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink sinkA io_q_valid", false,-1);
        tracep->declBus(c+4921,"ysyxSoCFull fpga chiplink sinkA io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4922,"ysyxSoCFull fpga chiplink sinkA io_q_bits_last", false,-1);
        tracep->declBus(c+4923,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkA inject_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkA inject_reset", false,-1);
        tracep->declBit(c+5230,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last", false,-1);
        tracep->declBit(c+5231,"ysyxSoCFull fpga chiplink sinkA inject_io_o_last", false,-1);
        tracep->declBit(c+5232,"ysyxSoCFull fpga chiplink sinkA inject_io_i_ready", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink sinkA inject_io_i_valid", false,-1);
        tracep->declBus(c+5233,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5234,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+5235,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+5236,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+5237,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+5238,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5239,"ysyxSoCFull fpga chiplink sinkA inject_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+5240,"ysyxSoCFull fpga chiplink sinkA inject_io_o_ready", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink sinkA inject_io_o_valid", false,-1);
        tracep->declBus(c+5233,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5234,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+5235,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+5236,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+5237,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+5241,"ysyxSoCFull fpga chiplink sinkA inject_io_o_bits_data", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_reset", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5232,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_ready", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_valid", false,-1);
        tracep->declBus(c+5233,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5234,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+5235,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5236,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+5237,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+5238,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5239,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+5242,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+5243,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1_opdata", false,-1);
        tracep->declBus(c+5244,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_beats1", false,-1, 3,0);
        tracep->declBus(c+5245,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_counter", false,-1, 3,0);
        tracep->declBus(c+5246,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_counter1", false,-1, 3,0);
        tracep->declBit(c+5247,"ysyxSoCFull fpga chiplink sinkA inject_io_i_last_first", false,-1);
        tracep->declBit(c+5243,"ysyxSoCFull fpga chiplink sinkA a_hasData", false,-1);
        tracep->declBit(c+5248,"ysyxSoCFull fpga chiplink sinkA a_partial", false,-1);
        tracep->declBus(c+5249,"ysyxSoCFull fpga chiplink sinkA state", false,-1, 1,0);
        tracep->declBus(c+5250,"ysyxSoCFull fpga chiplink sinkA header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+5251,"ysyxSoCFull fpga chiplink sinkA header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+5252,"ysyxSoCFull fpga chiplink sinkA header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+5234,"ysyxSoCFull fpga chiplink sinkA header_lo_hi_hi", false,-1, 2,0);
        tracep->declBus(c+5233,"ysyxSoCFull fpga chiplink sinkA header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+5253,"ysyxSoCFull fpga chiplink sinkA header", false,-1, 31,0);
        tracep->declBit(c+5254,"ysyxSoCFull fpga chiplink sinkA isLastState", false,-1);
        tracep->declBus(c+5235,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5255,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5256,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+5257,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_hi_1", false,-1);
        tracep->declBit(c+5258,"ysyxSoCFull fpga chiplink sinkA io_q_bits_beats_lo_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkA inject clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkA inject reset", false,-1);
        tracep->declBit(c+5230,"ysyxSoCFull fpga chiplink sinkA inject io_i_last", false,-1);
        tracep->declBit(c+5231,"ysyxSoCFull fpga chiplink sinkA inject io_o_last", false,-1);
        tracep->declBit(c+5232,"ysyxSoCFull fpga chiplink sinkA inject io_i_ready", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink sinkA inject io_i_valid", false,-1);
        tracep->declBus(c+5233,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5234,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+5235,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_size", false,-1, 2,0);
        tracep->declBus(c+5236,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_source", false,-1, 3,0);
        tracep->declBus(c+5237,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+5238,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5239,"ysyxSoCFull fpga chiplink sinkA inject io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+5240,"ysyxSoCFull fpga chiplink sinkA inject io_o_ready", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink sinkA inject io_o_valid", false,-1);
        tracep->declBus(c+5233,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5234,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+5235,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_size", false,-1, 2,0);
        tracep->declBus(c+5236,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_source", false,-1, 3,0);
        tracep->declBus(c+5237,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+5241,"ysyxSoCFull fpga chiplink sinkA inject io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+5259,"ysyxSoCFull fpga chiplink sinkA inject state", false,-1, 3,0);
        tracep->declBus(c+5260,"ysyxSoCFull fpga chiplink sinkA inject shift", false,-1, 31,0);
        tracep->declBit(c+5261,"ysyxSoCFull fpga chiplink sinkA inject full", false,-1);
        tracep->declBit(c+5248,"ysyxSoCFull fpga chiplink sinkA inject partial", false,-1);
        tracep->declBit(c+5262,"ysyxSoCFull fpga chiplink sinkA inject last", false,-1);
        tracep->declBus(c+5263,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+5264,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+5265,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+5266,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_hi_hi", false,-1, 7,0);
        tracep->declBit(c+5267,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_lo_lo", false,-1);
        tracep->declBit(c+5268,"ysyxSoCFull fpga chiplink sinkA inject mixed_lo_hi_lo", false,-1);
        tracep->declBit(c+5269,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_lo_lo", false,-1);
        tracep->declBit(c+5270,"ysyxSoCFull fpga chiplink sinkA inject mixed_hi_hi_lo", false,-1);
        tracep->declQuad(c+5271,"ysyxSoCFull fpga chiplink sinkA inject mixed", false,-1, 35,0);
        tracep->declArray(c+5273,"ysyxSoCFull fpga chiplink sinkA inject wide", false,-1, 98,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q reset", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_ready", false,-1);
        tracep->declBit(c+18958,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_valid", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4473,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4474,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_source", false,-1, 3,0);
        tracep->declBus(c+4475,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_address", false,-1, 31,0);
        tracep->declBus(c+4476,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5232,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_ready", false,-1);
        tracep->declBit(c+18963,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_valid", false,-1);
        tracep->declBus(c+5233,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5234,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+5235,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+5236,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_source", false,-1, 3,0);
        tracep->declBus(c+5237,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_address", false,-1, 31,0);
        tracep->declBus(c+5238,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_mask", false,-1, 3,0);
        tracep->declBus(c+5239,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5277+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+5278,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4472,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5279+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+5280,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19862,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5281+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+5282,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4473,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5283+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source", true,(i+0), 3,0);}}
        tracep->declBus(c+5284,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4474,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5285+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address", true,(i+0), 31,0);}}
        tracep->declBus(c+5286,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4475,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_mask", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_address_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5287+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask", true,(i+0), 3,0);}}
        tracep->declBus(c+5288,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4476,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_mask", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_mask_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5289+i*1,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+5290,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4477,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q ram_data_MPORT_en", false,-1);
        tracep->declBit(c+5291,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q maybe_full", false,-1);
        tracep->declBit(c+4894,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q empty", false,-1);
        tracep->declBit(c+16526,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q do_enq", false,-1);
        tracep->declBit(c+16527,"ysyxSoCFull fpga chiplink sinkA inject_io_i_q do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkB clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkB reset", false,-1);
        tracep->declBit(c+4924,"ysyxSoCFull fpga chiplink sinkB io_q_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkB io_q_valid", false,-1);
        tracep->declBus(c+4925,"ysyxSoCFull fpga chiplink sinkB io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4926,"ysyxSoCFull fpga chiplink sinkB io_q_bits_last", false,-1);
        tracep->declBus(c+5292,"ysyxSoCFull fpga chiplink sinkB state", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkC clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkC reset", false,-1);
        tracep->declBit(c+4927,"ysyxSoCFull fpga chiplink sinkC io_q_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkC io_q_valid", false,-1);
        tracep->declBus(c+4928,"ysyxSoCFull fpga chiplink sinkC io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4929,"ysyxSoCFull fpga chiplink sinkC io_q_bits_last", false,-1);
        tracep->declBus(c+5293,"ysyxSoCFull fpga chiplink sinkC state", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkD clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkD reset", false,-1);
        tracep->declBit(c+4916,"ysyxSoCFull fpga chiplink sinkD io_d_ready", false,-1);
        tracep->declBit(c+4917,"ysyxSoCFull fpga chiplink sinkD io_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink sinkD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink sinkD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink sinkD io_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink sinkD io_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink sinkD io_d_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink sinkD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4930,"ysyxSoCFull fpga chiplink sinkD io_q_ready", false,-1);
        tracep->declBit(c+4931,"ysyxSoCFull fpga chiplink sinkD io_q_valid", false,-1);
        tracep->declBus(c+18964,"ysyxSoCFull fpga chiplink sinkD io_q_bits_data", false,-1, 31,0);
        tracep->declBit(c+4932,"ysyxSoCFull fpga chiplink sinkD io_q_bits_last", false,-1);
        tracep->declBus(c+4933,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats", false,-1, 6,0);
        tracep->declBit(c+4934,"ysyxSoCFull fpga chiplink sinkD io_a_tlSource_valid", false,-1);
        tracep->declBus(c+4935,"ysyxSoCFull fpga chiplink sinkD io_a_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16493,"ysyxSoCFull fpga chiplink sinkD io_a_clSource", false,-1, 15,0);
        tracep->declBit(c+4936,"ysyxSoCFull fpga chiplink sinkD io_c_tlSource_valid", false,-1);
        tracep->declBus(c+4935,"ysyxSoCFull fpga chiplink sinkD io_c_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15607,"ysyxSoCFull fpga chiplink sinkD io_c_clSource", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkD d_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkD d_reset", false,-1);
        tracep->declBit(c+4916,"ysyxSoCFull fpga chiplink sinkD d_io_enq_ready", false,-1);
        tracep->declBit(c+4917,"ysyxSoCFull fpga chiplink sinkD d_io_enq_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink sinkD d_io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5294,"ysyxSoCFull fpga chiplink sinkD d_io_deq_ready", false,-1);
        tracep->declBit(c+4931,"ysyxSoCFull fpga chiplink sinkD d_io_deq_valid", false,-1);
        tracep->declBus(c+5295,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5296,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+5297,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4935,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+5298,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_sink", false,-1);
        tracep->declBit(c+5299,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_denied", false,-1);
        tracep->declBus(c+5300,"ysyxSoCFull fpga chiplink sinkD d_io_deq_bits_data", false,-1, 31,0);
        tracep->declBus(c+5301,"ysyxSoCFull fpga chiplink sinkD state", false,-1, 1,0);
        tracep->declBus(c+5302,"ysyxSoCFull fpga chiplink sinkD d_last_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5303,"ysyxSoCFull fpga chiplink sinkD d_last_beats1_opdata", false,-1);
        tracep->declBus(c+5304,"ysyxSoCFull fpga chiplink sinkD d_last_beats1", false,-1, 5,0);
        tracep->declBus(c+5305,"ysyxSoCFull fpga chiplink sinkD d_last_counter", false,-1, 5,0);
        tracep->declBus(c+5306,"ysyxSoCFull fpga chiplink sinkD d_last_counter1", false,-1, 5,0);
        tracep->declBit(c+5307,"ysyxSoCFull fpga chiplink sinkD d_last_first", false,-1);
        tracep->declBit(c+5308,"ysyxSoCFull fpga chiplink sinkD d_last", false,-1);
        tracep->declBit(c+5309,"ysyxSoCFull fpga chiplink sinkD d_grant", false,-1);
        tracep->declBit(c+5310,"ysyxSoCFull fpga chiplink sinkD relack", false,-1);
        tracep->declBus(c+5311,"ysyxSoCFull fpga chiplink sinkD header_hi_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19844,"ysyxSoCFull fpga chiplink sinkD header_hi_hi_hi", false,-1, 15,0);
        tracep->declBus(c+5297,"ysyxSoCFull fpga chiplink sinkD header_hi_lo", false,-1, 3,0);
        tracep->declBus(c+5295,"ysyxSoCFull fpga chiplink sinkD header_lo_hi_lo", false,-1, 2,0);
        tracep->declBus(c+19845,"ysyxSoCFull fpga chiplink sinkD header", false,-1, 31,0);
        tracep->declBit(c+5312,"ysyxSoCFull fpga chiplink sinkD isLastState", false,-1);
        tracep->declBus(c+5313,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5314,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5315,"ysyxSoCFull fpga chiplink sinkD io_q_bits_beats_lo", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sinkD d clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sinkD d reset", false,-1);
        tracep->declBit(c+4916,"ysyxSoCFull fpga chiplink sinkD d io_enq_ready", false,-1);
        tracep->declBit(c+4917,"ysyxSoCFull fpga chiplink sinkD d io_enq_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink sinkD d io_enq_bits_data", false,-1, 31,0);
        tracep->declBit(c+5294,"ysyxSoCFull fpga chiplink sinkD d io_deq_ready", false,-1);
        tracep->declBit(c+4931,"ysyxSoCFull fpga chiplink sinkD d io_deq_valid", false,-1);
        tracep->declBus(c+5295,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5296,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+5297,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4935,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+5298,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_sink", false,-1);
        tracep->declBit(c+5299,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_denied", false,-1);
        tracep->declBus(c+5300,"ysyxSoCFull fpga chiplink sinkD d io_deq_bits_data", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5316+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+5317,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+5318,"ysyxSoCFull fpga chiplink sinkD d ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5319+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_param", true,(i+0), 1,0);}}
        tracep->declBus(c+5320,"ysyxSoCFull fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4500,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+5318,"ysyxSoCFull fpga chiplink sinkD d ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5321+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5322,"ysyxSoCFull fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4501,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+5318,"ysyxSoCFull fpga chiplink sinkD d ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5323+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_source", true,(i+0), 5,0);}}
        tracep->declBus(c+5324,"ysyxSoCFull fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4502,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_data", false,-1, 5,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+5318,"ysyxSoCFull fpga chiplink sinkD d ram_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5325+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_sink", true,(i+0));}}
        tracep->declBit(c+5326,"ysyxSoCFull fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_sink_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_mask", false,-1);
        tracep->declBit(c+5318,"ysyxSoCFull fpga chiplink sinkD d ram_sink_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+5327+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_denied", true,(i+0));}}
        tracep->declBit(c+5328,"ysyxSoCFull fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_denied_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+4503,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_mask", false,-1);
        tracep->declBit(c+5318,"ysyxSoCFull fpga chiplink sinkD d ram_denied_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+5329+i*1,"ysyxSoCFull fpga chiplink sinkD d ram_data", true,(i+0), 31,0);}}
        tracep->declBus(c+5330,"ysyxSoCFull fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+5318,"ysyxSoCFull fpga chiplink sinkD d ram_data_MPORT_en", false,-1);
        tracep->declBit(c+5331,"ysyxSoCFull fpga chiplink sinkD d maybe_full", false,-1);
        tracep->declBit(c+4916,"ysyxSoCFull fpga chiplink sinkD d empty", false,-1);
        tracep->declBit(c+5318,"ysyxSoCFull fpga chiplink sinkD d do_enq", false,-1);
        tracep->declBit(c+5332,"ysyxSoCFull fpga chiplink sinkD d do_deq", false,-1);
        tracep->declBus(c+16494,"ysyxSoCFull fpga chiplink sinkE io_q_bits_data", false,-1, 31,0);
        tracep->declBus(c+16495,"ysyxSoCFull fpga chiplink sinkE io_d_clSink", false,-1, 15,0);
        tracep->declBus(c+16528,"ysyxSoCFull fpga chiplink sinkE header_hi", false,-1, 22,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA reset", false,-1);
        tracep->declBit(c+18961,"ysyxSoCFull fpga chiplink sourceA io_a_ready", false,-1);
        tracep->declBit(c+17349,"ysyxSoCFull fpga chiplink sourceA io_a_valid", false,-1);
        tracep->declBus(c+4903,"ysyxSoCFull fpga chiplink sourceA io_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga chiplink sourceA io_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4905,"ysyxSoCFull fpga chiplink sourceA io_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga chiplink sourceA io_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4907,"ysyxSoCFull fpga chiplink sourceA io_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4908,"ysyxSoCFull fpga chiplink sourceA io_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4909,"ysyxSoCFull fpga chiplink sourceA io_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+18965,"ysyxSoCFull fpga chiplink sourceA io_q_ready", false,-1);
        tracep->declBit(c+17352,"ysyxSoCFull fpga chiplink sourceA io_q_valid", false,-1);
        tracep->declBus(c+4937,"ysyxSoCFull fpga chiplink sourceA io_q_bits", false,-1, 31,0);
        tracep->declBit(c+4934,"ysyxSoCFull fpga chiplink sourceA io_d_tlSource_valid", false,-1);
        tracep->declBus(c+4935,"ysyxSoCFull fpga chiplink sourceA io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+16493,"ysyxSoCFull fpga chiplink sourceA io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_0_reset", false,-1);
        tracep->declBit(c+5333,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_ready", false,-1);
        tracep->declBit(c+18971,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_valid", false,-1);
        tracep->declBus(c+5334,"ysyxSoCFull fpga chiplink sourceA cams_0_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5335,"ysyxSoCFull fpga chiplink sourceA cams_0_io_key", false,-1, 2,0);
        tracep->declBit(c+5336,"ysyxSoCFull fpga chiplink sourceA cams_0_io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_0_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16529,"ysyxSoCFull fpga chiplink sourceA cams_0_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_1_reset", false,-1);
        tracep->declBit(c+5338,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_ready", false,-1);
        tracep->declBit(c+18972,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_valid", false,-1);
        tracep->declBus(c+5339,"ysyxSoCFull fpga chiplink sourceA cams_1_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5340,"ysyxSoCFull fpga chiplink sourceA cams_1_io_key", false,-1, 2,0);
        tracep->declBit(c+5341,"ysyxSoCFull fpga chiplink sourceA cams_1_io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_1_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16530,"ysyxSoCFull fpga chiplink sourceA cams_1_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_2_reset", false,-1);
        tracep->declBit(c+5342,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_ready", false,-1);
        tracep->declBit(c+18973,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_valid", false,-1);
        tracep->declBus(c+5343,"ysyxSoCFull fpga chiplink sourceA cams_2_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5344,"ysyxSoCFull fpga chiplink sourceA cams_2_io_key", false,-1, 2,0);
        tracep->declBit(c+5345,"ysyxSoCFull fpga chiplink sourceA cams_2_io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_2_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16531,"ysyxSoCFull fpga chiplink sourceA cams_2_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_3_reset", false,-1);
        tracep->declBit(c+5346,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_ready", false,-1);
        tracep->declBit(c+18974,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_valid", false,-1);
        tracep->declBus(c+5347,"ysyxSoCFull fpga chiplink sourceA cams_3_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5348,"ysyxSoCFull fpga chiplink sourceA cams_3_io_key", false,-1, 2,0);
        tracep->declBit(c+5349,"ysyxSoCFull fpga chiplink sourceA cams_3_io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_3_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16532,"ysyxSoCFull fpga chiplink sourceA cams_3_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_4_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_4_reset", false,-1);
        tracep->declBit(c+5350,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_ready", false,-1);
        tracep->declBit(c+18975,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_valid", false,-1);
        tracep->declBus(c+5351,"ysyxSoCFull fpga chiplink sourceA cams_4_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5352,"ysyxSoCFull fpga chiplink sourceA cams_4_io_key", false,-1, 2,0);
        tracep->declBit(c+5353,"ysyxSoCFull fpga chiplink sourceA cams_4_io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_4_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16533,"ysyxSoCFull fpga chiplink sourceA cams_4_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_5_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_5_reset", false,-1);
        tracep->declBit(c+5354,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_ready", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_valid", false,-1);
        tracep->declBus(c+5355,"ysyxSoCFull fpga chiplink sourceA cams_5_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5356,"ysyxSoCFull fpga chiplink sourceA cams_5_io_key", false,-1, 2,0);
        tracep->declBit(c+5357,"ysyxSoCFull fpga chiplink sourceA cams_5_io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_5_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16534,"ysyxSoCFull fpga chiplink sourceA cams_5_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_6_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_6_reset", false,-1);
        tracep->declBit(c+5358,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_ready", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_valid", false,-1);
        tracep->declBus(c+5359,"ysyxSoCFull fpga chiplink sourceA cams_6_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5360,"ysyxSoCFull fpga chiplink sourceA cams_6_io_key", false,-1, 2,0);
        tracep->declBit(c+5361,"ysyxSoCFull fpga chiplink sourceA cams_6_io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_6_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16535,"ysyxSoCFull fpga chiplink sourceA cams_6_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_7_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_7_reset", false,-1);
        tracep->declBit(c+5362,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_ready", false,-1);
        tracep->declBit(c+18978,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_valid", false,-1);
        tracep->declBus(c+5363,"ysyxSoCFull fpga chiplink sourceA cams_7_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5364,"ysyxSoCFull fpga chiplink sourceA cams_7_io_key", false,-1, 2,0);
        tracep->declBit(c+5365,"ysyxSoCFull fpga chiplink sourceA cams_7_io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_7_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16536,"ysyxSoCFull fpga chiplink sourceA cams_7_io_data", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA extract_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA extract_reset", false,-1);
        tracep->declBit(c+5366,"ysyxSoCFull fpga chiplink sourceA extract_io_last", false,-1);
        tracep->declBit(c+18979,"ysyxSoCFull fpga chiplink sourceA extract_io_i_ready", false,-1);
        tracep->declBit(c+17360,"ysyxSoCFull fpga chiplink sourceA extract_io_i_valid", false,-1);
        tracep->declBus(c+4903,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+4905,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+4907,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+5367,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4937,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18961,"ysyxSoCFull fpga chiplink sourceA extract_io_o_ready", false,-1);
        tracep->declBit(c+17349,"ysyxSoCFull fpga chiplink sourceA extract_io_o_valid", false,-1);
        tracep->declBus(c+4903,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+4905,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+4907,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+4908,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4909,"ysyxSoCFull fpga chiplink sourceA extract_io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+5368,"ysyxSoCFull fpga chiplink sourceA state", false,-1, 1,0);
        tracep->declBus(c+5369,"ysyxSoCFull fpga chiplink sourceA opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"ysyxSoCFull fpga chiplink sourceA param", false,-1, 2,0);
        tracep->declBus(c+5371,"ysyxSoCFull fpga chiplink sourceA size", false,-1, 3,0);
        tracep->declBus(c+5372,"ysyxSoCFull fpga chiplink sourceA domain", false,-1, 2,0);
        tracep->declBus(c+5373,"ysyxSoCFull fpga chiplink sourceA source", false,-1, 15,0);
        tracep->declBit(c+5374,"ysyxSoCFull fpga chiplink sourceA enable", false,-1);
        tracep->declBus(c+5375,"ysyxSoCFull fpga chiplink sourceA r_1", false,-1, 2,0);
        tracep->declBus(c+5376,"ysyxSoCFull fpga chiplink sourceA r_2", false,-1, 2,0);
        tracep->declBus(c+5377,"ysyxSoCFull fpga chiplink sourceA r_3", false,-1, 3,0);
        tracep->declBus(c+5378,"ysyxSoCFull fpga chiplink sourceA r_4", false,-1, 2,0);
        tracep->declBus(c+5379,"ysyxSoCFull fpga chiplink sourceA r_5", false,-1, 15,0);
        tracep->declBit(c+5380,"ysyxSoCFull fpga chiplink sourceA q_address0_enable", false,-1);
        tracep->declBus(c+5381,"ysyxSoCFull fpga chiplink sourceA q_address0_r", false,-1, 31,0);
        tracep->declBit(c+5382,"ysyxSoCFull fpga chiplink sourceA q_address1_enable", false,-1);
        tracep->declBus(c+5383,"ysyxSoCFull fpga chiplink sourceA q_address1_r", false,-1, 31,0);
        tracep->declBus(c+5384,"ysyxSoCFull fpga chiplink sourceA q_last_count", false,-1, 4,0);
        tracep->declBus(c+5385,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5386,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5387,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+5388,"ysyxSoCFull fpga chiplink sourceA q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+5389,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+5390,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+5391,"ysyxSoCFull fpga chiplink sourceA q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+5392,"ysyxSoCFull fpga chiplink sourceA q_last_beats_partial", false,-1);
        tracep->declBus(c+5393,"ysyxSoCFull fpga chiplink sourceA q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+5394,"ysyxSoCFull fpga chiplink sourceA q_last_first", false,-1);
        tracep->declBit(c+5395,"ysyxSoCFull fpga chiplink sourceA q_last", false,-1);
        tracep->declBit(c+5396,"ysyxSoCFull fpga chiplink sourceA q_hasData", false,-1);
        tracep->declBit(c+5397,"ysyxSoCFull fpga chiplink sourceA a_first", false,-1);
        tracep->declQuad(c+5398,"ysyxSoCFull fpga chiplink sourceA q_address", false,-1, 63,0);
        tracep->declBit(c+5400,"ysyxSoCFull fpga chiplink sourceA q_acq", false,-1);
        tracep->declBit(c+5401,"ysyxSoCFull fpga chiplink sourceA exists", false,-1);
        tracep->declBit(c+5402,"ysyxSoCFull fpga chiplink sourceA acquireOk", false,-1);
        tracep->declBit(c+5403,"ysyxSoCFull fpga chiplink sourceA q_legal", false,-1);
        tracep->declBus(c+5404,"ysyxSoCFull fpga chiplink sourceA source_r", false,-1, 2,0);
        tracep->declBus(c+5405,"ysyxSoCFull fpga chiplink sourceA a_sel", false,-1, 7,0);
        tracep->declQuad(c+5406,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+5408,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+5409,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+5410,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+5411,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_size", false,-1);
        tracep->declBit(c+5412,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_bit", false,-1);
        tracep->declBit(c+5413,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_nbit", false,-1);
        tracep->declBit(c+5414,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_acc", false,-1);
        tracep->declBit(c+5415,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_acc_1", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_size_1", false,-1);
        tracep->declBit(c+5416,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_bit_1", false,-1);
        tracep->declBit(c+5417,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+5418,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_2", false,-1);
        tracep->declBit(c+5419,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo_lo", false,-1);
        tracep->declBit(c+5420,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_3", false,-1);
        tracep->declBit(c+5421,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo_hi", false,-1);
        tracep->declBit(c+5422,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_4", false,-1);
        tracep->declBit(c+5423,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi_lo", false,-1);
        tracep->declBit(c+5424,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_eq_5", false,-1);
        tracep->declBit(c+5425,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi_hi", false,-1);
        tracep->declBus(c+5426,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_lo", false,-1, 1,0);
        tracep->declBus(c+5427,"ysyxSoCFull fpga chiplink sourceA extract_io_i_bits_mask_hi", false,-1, 1,0);
        tracep->declBit(c+5428,"ysyxSoCFull fpga chiplink sourceA stall", false,-1);
        tracep->declBit(c+5429,"ysyxSoCFull fpga chiplink sourceA xmit", false,-1);
        tracep->declBus(c+5311,"ysyxSoCFull fpga chiplink sourceA d_clDomain", false,-1, 2,0);
        tracep->declBus(c+5430,"ysyxSoCFull fpga chiplink sourceA d_sel", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_0 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_0 reset", false,-1);
        tracep->declBit(c+5333,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_ready", false,-1);
        tracep->declBit(c+18971,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_valid", false,-1);
        tracep->declBus(c+5334,"ysyxSoCFull fpga chiplink sourceA cams_0 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5335,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key", false,-1, 2,0);
        tracep->declBit(c+5336,"ysyxSoCFull fpga chiplink sourceA cams_0 io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_0 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16529,"ysyxSoCFull fpga chiplink sourceA cams_0 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5431+i*1,"ysyxSoCFull fpga chiplink sourceA cams_0 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5439,"ysyxSoCFull fpga chiplink sourceA cams_0 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_0 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5334,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5335,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_mask", false,-1);
        tracep->declBit(c+16537,"ysyxSoCFull fpga chiplink sourceA cams_0 data_MPORT_en", false,-1);
        tracep->declBus(c+5440,"ysyxSoCFull fpga chiplink sourceA cams_0 free", false,-1, 7,0);
        tracep->declBus(c+5441,"ysyxSoCFull fpga chiplink sourceA cams_0 free_sel", false,-1, 8,0);
        tracep->declBus(c+5442,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5443,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5444,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_1", false,-1);
        tracep->declBus(c+5445,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5446,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5447,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_hi_3", false,-1);
        tracep->declBit(c+5448,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_2", false,-1);
        tracep->declBus(c+5449,"ysyxSoCFull fpga chiplink sourceA cams_0 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16538,"ysyxSoCFull fpga chiplink sourceA cams_0 bypass", false,-1);
        tracep->declBus(c+16539,"ysyxSoCFull fpga chiplink sourceA cams_0 clr", false,-1, 8,0);
        tracep->declBus(c+5450,"ysyxSoCFull fpga chiplink sourceA cams_0 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_1 reset", false,-1);
        tracep->declBit(c+5338,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_ready", false,-1);
        tracep->declBit(c+18972,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_valid", false,-1);
        tracep->declBus(c+5339,"ysyxSoCFull fpga chiplink sourceA cams_1 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5340,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key", false,-1, 2,0);
        tracep->declBit(c+5341,"ysyxSoCFull fpga chiplink sourceA cams_1 io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_1 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16530,"ysyxSoCFull fpga chiplink sourceA cams_1 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5451+i*1,"ysyxSoCFull fpga chiplink sourceA cams_1 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5459,"ysyxSoCFull fpga chiplink sourceA cams_1 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_1 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5339,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5340,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_mask", false,-1);
        tracep->declBit(c+16540,"ysyxSoCFull fpga chiplink sourceA cams_1 data_MPORT_en", false,-1);
        tracep->declBus(c+5460,"ysyxSoCFull fpga chiplink sourceA cams_1 free", false,-1, 7,0);
        tracep->declBus(c+5461,"ysyxSoCFull fpga chiplink sourceA cams_1 free_sel", false,-1, 8,0);
        tracep->declBus(c+5462,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5463,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5464,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_1", false,-1);
        tracep->declBus(c+5465,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5466,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5467,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_hi_3", false,-1);
        tracep->declBit(c+5468,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_2", false,-1);
        tracep->declBus(c+5469,"ysyxSoCFull fpga chiplink sourceA cams_1 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16541,"ysyxSoCFull fpga chiplink sourceA cams_1 bypass", false,-1);
        tracep->declBus(c+16542,"ysyxSoCFull fpga chiplink sourceA cams_1 clr", false,-1, 8,0);
        tracep->declBus(c+5470,"ysyxSoCFull fpga chiplink sourceA cams_1 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_2 reset", false,-1);
        tracep->declBit(c+5342,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_ready", false,-1);
        tracep->declBit(c+18973,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_valid", false,-1);
        tracep->declBus(c+5343,"ysyxSoCFull fpga chiplink sourceA cams_2 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5344,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key", false,-1, 2,0);
        tracep->declBit(c+5345,"ysyxSoCFull fpga chiplink sourceA cams_2 io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_2 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16531,"ysyxSoCFull fpga chiplink sourceA cams_2 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5471+i*1,"ysyxSoCFull fpga chiplink sourceA cams_2 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5479,"ysyxSoCFull fpga chiplink sourceA cams_2 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_2 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5343,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5344,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_mask", false,-1);
        tracep->declBit(c+16543,"ysyxSoCFull fpga chiplink sourceA cams_2 data_MPORT_en", false,-1);
        tracep->declBus(c+5480,"ysyxSoCFull fpga chiplink sourceA cams_2 free", false,-1, 7,0);
        tracep->declBus(c+5481,"ysyxSoCFull fpga chiplink sourceA cams_2 free_sel", false,-1, 8,0);
        tracep->declBus(c+5482,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5483,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5484,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_1", false,-1);
        tracep->declBus(c+5485,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5486,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5487,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_hi_3", false,-1);
        tracep->declBit(c+5488,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_2", false,-1);
        tracep->declBus(c+5489,"ysyxSoCFull fpga chiplink sourceA cams_2 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16544,"ysyxSoCFull fpga chiplink sourceA cams_2 bypass", false,-1);
        tracep->declBus(c+16545,"ysyxSoCFull fpga chiplink sourceA cams_2 clr", false,-1, 8,0);
        tracep->declBus(c+5490,"ysyxSoCFull fpga chiplink sourceA cams_2 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_3 reset", false,-1);
        tracep->declBit(c+5346,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_ready", false,-1);
        tracep->declBit(c+18974,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_valid", false,-1);
        tracep->declBus(c+5347,"ysyxSoCFull fpga chiplink sourceA cams_3 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5348,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key", false,-1, 2,0);
        tracep->declBit(c+5349,"ysyxSoCFull fpga chiplink sourceA cams_3 io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_3 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16532,"ysyxSoCFull fpga chiplink sourceA cams_3 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5491+i*1,"ysyxSoCFull fpga chiplink sourceA cams_3 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5499,"ysyxSoCFull fpga chiplink sourceA cams_3 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_3 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5347,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5348,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_mask", false,-1);
        tracep->declBit(c+16546,"ysyxSoCFull fpga chiplink sourceA cams_3 data_MPORT_en", false,-1);
        tracep->declBus(c+5500,"ysyxSoCFull fpga chiplink sourceA cams_3 free", false,-1, 7,0);
        tracep->declBus(c+5501,"ysyxSoCFull fpga chiplink sourceA cams_3 free_sel", false,-1, 8,0);
        tracep->declBus(c+5502,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5503,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5504,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_1", false,-1);
        tracep->declBus(c+5505,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5506,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5507,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_hi_3", false,-1);
        tracep->declBit(c+5508,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_2", false,-1);
        tracep->declBus(c+5509,"ysyxSoCFull fpga chiplink sourceA cams_3 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16547,"ysyxSoCFull fpga chiplink sourceA cams_3 bypass", false,-1);
        tracep->declBus(c+16548,"ysyxSoCFull fpga chiplink sourceA cams_3 clr", false,-1, 8,0);
        tracep->declBus(c+5510,"ysyxSoCFull fpga chiplink sourceA cams_3 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_4 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_4 reset", false,-1);
        tracep->declBit(c+5350,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_ready", false,-1);
        tracep->declBit(c+18975,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_valid", false,-1);
        tracep->declBus(c+5351,"ysyxSoCFull fpga chiplink sourceA cams_4 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5352,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key", false,-1, 2,0);
        tracep->declBit(c+5353,"ysyxSoCFull fpga chiplink sourceA cams_4 io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_4 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16533,"ysyxSoCFull fpga chiplink sourceA cams_4 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5511+i*1,"ysyxSoCFull fpga chiplink sourceA cams_4 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5519,"ysyxSoCFull fpga chiplink sourceA cams_4 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_4 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5351,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5352,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_mask", false,-1);
        tracep->declBit(c+16549,"ysyxSoCFull fpga chiplink sourceA cams_4 data_MPORT_en", false,-1);
        tracep->declBus(c+5520,"ysyxSoCFull fpga chiplink sourceA cams_4 free", false,-1, 7,0);
        tracep->declBus(c+5521,"ysyxSoCFull fpga chiplink sourceA cams_4 free_sel", false,-1, 8,0);
        tracep->declBus(c+5522,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5523,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5524,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_1", false,-1);
        tracep->declBus(c+5525,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5526,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5527,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_hi_3", false,-1);
        tracep->declBit(c+5528,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_2", false,-1);
        tracep->declBus(c+5529,"ysyxSoCFull fpga chiplink sourceA cams_4 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16550,"ysyxSoCFull fpga chiplink sourceA cams_4 bypass", false,-1);
        tracep->declBus(c+16551,"ysyxSoCFull fpga chiplink sourceA cams_4 clr", false,-1, 8,0);
        tracep->declBus(c+5530,"ysyxSoCFull fpga chiplink sourceA cams_4 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_5 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_5 reset", false,-1);
        tracep->declBit(c+5354,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_ready", false,-1);
        tracep->declBit(c+18976,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_valid", false,-1);
        tracep->declBus(c+5355,"ysyxSoCFull fpga chiplink sourceA cams_5 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5356,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key", false,-1, 2,0);
        tracep->declBit(c+5357,"ysyxSoCFull fpga chiplink sourceA cams_5 io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_5 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16534,"ysyxSoCFull fpga chiplink sourceA cams_5 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5531+i*1,"ysyxSoCFull fpga chiplink sourceA cams_5 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5539,"ysyxSoCFull fpga chiplink sourceA cams_5 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_5 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5355,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5356,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_mask", false,-1);
        tracep->declBit(c+16552,"ysyxSoCFull fpga chiplink sourceA cams_5 data_MPORT_en", false,-1);
        tracep->declBus(c+5540,"ysyxSoCFull fpga chiplink sourceA cams_5 free", false,-1, 7,0);
        tracep->declBus(c+5541,"ysyxSoCFull fpga chiplink sourceA cams_5 free_sel", false,-1, 8,0);
        tracep->declBus(c+5542,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5543,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5544,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_1", false,-1);
        tracep->declBus(c+5545,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5546,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5547,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_hi_3", false,-1);
        tracep->declBit(c+5548,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_2", false,-1);
        tracep->declBus(c+5549,"ysyxSoCFull fpga chiplink sourceA cams_5 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16553,"ysyxSoCFull fpga chiplink sourceA cams_5 bypass", false,-1);
        tracep->declBus(c+16554,"ysyxSoCFull fpga chiplink sourceA cams_5 clr", false,-1, 8,0);
        tracep->declBus(c+5550,"ysyxSoCFull fpga chiplink sourceA cams_5 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_6 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_6 reset", false,-1);
        tracep->declBit(c+5358,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_ready", false,-1);
        tracep->declBit(c+18977,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_valid", false,-1);
        tracep->declBus(c+5359,"ysyxSoCFull fpga chiplink sourceA cams_6 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5360,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key", false,-1, 2,0);
        tracep->declBit(c+5361,"ysyxSoCFull fpga chiplink sourceA cams_6 io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_6 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16535,"ysyxSoCFull fpga chiplink sourceA cams_6 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5551+i*1,"ysyxSoCFull fpga chiplink sourceA cams_6 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5559,"ysyxSoCFull fpga chiplink sourceA cams_6 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_6 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5359,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5360,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_mask", false,-1);
        tracep->declBit(c+16555,"ysyxSoCFull fpga chiplink sourceA cams_6 data_MPORT_en", false,-1);
        tracep->declBus(c+5560,"ysyxSoCFull fpga chiplink sourceA cams_6 free", false,-1, 7,0);
        tracep->declBus(c+5561,"ysyxSoCFull fpga chiplink sourceA cams_6 free_sel", false,-1, 8,0);
        tracep->declBus(c+5562,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5563,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5564,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_1", false,-1);
        tracep->declBus(c+5565,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5566,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5567,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_hi_3", false,-1);
        tracep->declBit(c+5568,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_2", false,-1);
        tracep->declBus(c+5569,"ysyxSoCFull fpga chiplink sourceA cams_6 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16556,"ysyxSoCFull fpga chiplink sourceA cams_6 bypass", false,-1);
        tracep->declBus(c+16557,"ysyxSoCFull fpga chiplink sourceA cams_6 clr", false,-1, 8,0);
        tracep->declBus(c+5570,"ysyxSoCFull fpga chiplink sourceA cams_6 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA cams_7 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA cams_7 reset", false,-1);
        tracep->declBit(c+5362,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_ready", false,-1);
        tracep->declBit(c+18978,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_valid", false,-1);
        tracep->declBus(c+5363,"ysyxSoCFull fpga chiplink sourceA cams_7 io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5364,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key", false,-1, 2,0);
        tracep->declBit(c+5365,"ysyxSoCFull fpga chiplink sourceA cams_7 io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_7 io_free_bits", false,-1, 2,0);
        tracep->declBus(c+16536,"ysyxSoCFull fpga chiplink sourceA cams_7 io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5571+i*1,"ysyxSoCFull fpga chiplink sourceA cams_7 data", true,(i+0), 15,0);}}
        tracep->declBus(c+5579,"ysyxSoCFull fpga chiplink sourceA cams_7 data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceA cams_7 data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5363,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5364,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_mask", false,-1);
        tracep->declBit(c+16558,"ysyxSoCFull fpga chiplink sourceA cams_7 data_MPORT_en", false,-1);
        tracep->declBus(c+5580,"ysyxSoCFull fpga chiplink sourceA cams_7 free", false,-1, 7,0);
        tracep->declBus(c+5581,"ysyxSoCFull fpga chiplink sourceA cams_7 free_sel", false,-1, 8,0);
        tracep->declBus(c+5582,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5583,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5584,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_1", false,-1);
        tracep->declBus(c+5585,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5586,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5587,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_hi_3", false,-1);
        tracep->declBit(c+5588,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_2", false,-1);
        tracep->declBus(c+5589,"ysyxSoCFull fpga chiplink sourceA cams_7 io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+16559,"ysyxSoCFull fpga chiplink sourceA cams_7 bypass", false,-1);
        tracep->declBus(c+16560,"ysyxSoCFull fpga chiplink sourceA cams_7 clr", false,-1, 8,0);
        tracep->declBus(c+5590,"ysyxSoCFull fpga chiplink sourceA cams_7 set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceA extract clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceA extract reset", false,-1);
        tracep->declBit(c+5366,"ysyxSoCFull fpga chiplink sourceA extract io_last", false,-1);
        tracep->declBit(c+18979,"ysyxSoCFull fpga chiplink sourceA extract io_i_ready", false,-1);
        tracep->declBit(c+17360,"ysyxSoCFull fpga chiplink sourceA extract io_i_valid", false,-1);
        tracep->declBus(c+4903,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+4905,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_source", false,-1, 5,0);
        tracep->declBus(c+4907,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_address", false,-1, 31,0);
        tracep->declBus(c+5367,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4937,"ysyxSoCFull fpga chiplink sourceA extract io_i_bits_data", false,-1, 31,0);
        tracep->declBit(c+18961,"ysyxSoCFull fpga chiplink sourceA extract io_o_ready", false,-1);
        tracep->declBit(c+17349,"ysyxSoCFull fpga chiplink sourceA extract io_o_valid", false,-1);
        tracep->declBus(c+4903,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4904,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_param", false,-1, 2,0);
        tracep->declBus(c+4905,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_size", false,-1, 3,0);
        tracep->declBus(c+4906,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_source", false,-1, 5,0);
        tracep->declBus(c+4907,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_address", false,-1, 31,0);
        tracep->declBus(c+4908,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4909,"ysyxSoCFull fpga chiplink sourceA extract io_o_bits_data", false,-1, 31,0);
        tracep->declBus(c+5591,"ysyxSoCFull fpga chiplink sourceA extract state", false,-1, 3,0);
        tracep->declBus(c+5592,"ysyxSoCFull fpga chiplink sourceA extract shift", false,-1, 31,0);
        tracep->declBit(c+5593,"ysyxSoCFull fpga chiplink sourceA extract enable", false,-1);
        tracep->declBit(c+5594,"ysyxSoCFull fpga chiplink sourceA extract empty", false,-1);
        tracep->declArray(c+5595,"ysyxSoCFull fpga chiplink sourceA extract wide", false,-1, 94,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB reset", false,-1);
        tracep->declBit(c+4938,"ysyxSoCFull fpga chiplink sourceB io_q_ready", false,-1);
        tracep->declBit(c+17353,"ysyxSoCFull fpga chiplink sourceB io_q_valid", false,-1);
        tracep->declBus(c+4939,"ysyxSoCFull fpga chiplink sourceB io_q_bits", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB extract_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB extract_reset", false,-1);
        tracep->declBit(c+5598,"ysyxSoCFull fpga chiplink sourceB extract_io_last", false,-1);
        tracep->declBit(c+5599,"ysyxSoCFull fpga chiplink sourceB extract_io_i_ready", false,-1);
        tracep->declBit(c+15637,"ysyxSoCFull fpga chiplink sourceB extract_io_i_valid", false,-1);
        tracep->declBus(c+5600,"ysyxSoCFull fpga chiplink sourceB extract_io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5601,"ysyxSoCFull fpga chiplink sourceB state", false,-1, 1,0);
        tracep->declBus(c+5602,"ysyxSoCFull fpga chiplink sourceB opcode", false,-1, 2,0);
        tracep->declBus(c+5603,"ysyxSoCFull fpga chiplink sourceB size", false,-1, 3,0);
        tracep->declBit(c+5604,"ysyxSoCFull fpga chiplink sourceB enable", false,-1);
        tracep->declBus(c+5605,"ysyxSoCFull fpga chiplink sourceB r_1", false,-1, 2,0);
        tracep->declBus(c+5606,"ysyxSoCFull fpga chiplink sourceB q_last_count", false,-1, 4,0);
        tracep->declBus(c+5607,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5608,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5609,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+5610,"ysyxSoCFull fpga chiplink sourceB q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+5611,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks_hi", false,-1);
        tracep->declBit(c+5612,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks_lo", false,-1);
        tracep->declBus(c+5613,"ysyxSoCFull fpga chiplink sourceB q_last_beats_masks", false,-1, 1,0);
        tracep->declBit(c+5614,"ysyxSoCFull fpga chiplink sourceB q_last_beats_partial", false,-1);
        tracep->declBus(c+5615,"ysyxSoCFull fpga chiplink sourceB q_last_beats_a", false,-1, 4,0);
        tracep->declBit(c+5616,"ysyxSoCFull fpga chiplink sourceB q_last_first", false,-1);
        tracep->declBit(c+5617,"ysyxSoCFull fpga chiplink sourceB q_last", false,-1);
        tracep->declBit(c+5618,"ysyxSoCFull fpga chiplink sourceB q_hasData", false,-1);
        tracep->declBit(c+5619,"ysyxSoCFull fpga chiplink sourceB xmit", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceB extract clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceB extract reset", false,-1);
        tracep->declBit(c+5598,"ysyxSoCFull fpga chiplink sourceB extract io_last", false,-1);
        tracep->declBit(c+5599,"ysyxSoCFull fpga chiplink sourceB extract io_i_ready", false,-1);
        tracep->declBit(c+15637,"ysyxSoCFull fpga chiplink sourceB extract io_i_valid", false,-1);
        tracep->declBus(c+5600,"ysyxSoCFull fpga chiplink sourceB extract io_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+5620,"ysyxSoCFull fpga chiplink sourceB extract state", false,-1, 3,0);
        tracep->declBit(c+5621,"ysyxSoCFull fpga chiplink sourceB extract enable", false,-1);
        tracep->declBit(c+5622,"ysyxSoCFull fpga chiplink sourceB extract empty", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC reset", false,-1);
        tracep->declBit(c+4910,"ysyxSoCFull fpga chiplink sourceC io_c_ready", false,-1);
        tracep->declBit(c+17350,"ysyxSoCFull fpga chiplink sourceC io_c_valid", false,-1);
        tracep->declBus(c+4911,"ysyxSoCFull fpga chiplink sourceC io_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4912,"ysyxSoCFull fpga chiplink sourceC io_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4913,"ysyxSoCFull fpga chiplink sourceC io_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4914,"ysyxSoCFull fpga chiplink sourceC io_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4915,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4940,"ysyxSoCFull fpga chiplink sourceC io_q_ready", false,-1);
        tracep->declBit(c+17354,"ysyxSoCFull fpga chiplink sourceC io_q_valid", false,-1);
        tracep->declBus(c+4941,"ysyxSoCFull fpga chiplink sourceC io_q_bits", false,-1, 31,0);
        tracep->declBit(c+4936,"ysyxSoCFull fpga chiplink sourceC io_d_tlSource_valid", false,-1);
        tracep->declBus(c+4935,"ysyxSoCFull fpga chiplink sourceC io_d_tlSource_bits", false,-1, 5,0);
        tracep->declBus(c+15607,"ysyxSoCFull fpga chiplink sourceC io_d_clSource", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC cam_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC cam_reset", false,-1);
        tracep->declBit(c+5623,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_ready", false,-1);
        tracep->declBit(c+17361,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_valid", false,-1);
        tracep->declBus(c+5624,"ysyxSoCFull fpga chiplink sourceC cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5625,"ysyxSoCFull fpga chiplink sourceC cam_io_key", false,-1, 2,0);
        tracep->declBit(c+4936,"ysyxSoCFull fpga chiplink sourceC cam_io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceC cam_io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15607,"ysyxSoCFull fpga chiplink sourceC cam_io_data", false,-1, 15,0);
        tracep->declBus(c+5626,"ysyxSoCFull fpga chiplink sourceC state", false,-1, 1,0);
        tracep->declBus(c+5627,"ysyxSoCFull fpga chiplink sourceC opcode", false,-1, 2,0);
        tracep->declBus(c+5628,"ysyxSoCFull fpga chiplink sourceC param", false,-1, 2,0);
        tracep->declBus(c+5629,"ysyxSoCFull fpga chiplink sourceC size", false,-1, 3,0);
        tracep->declBus(c+5630,"ysyxSoCFull fpga chiplink sourceC source", false,-1, 15,0);
        tracep->declBit(c+5631,"ysyxSoCFull fpga chiplink sourceC enable", false,-1);
        tracep->declBus(c+5632,"ysyxSoCFull fpga chiplink sourceC r_1", false,-1, 2,0);
        tracep->declBus(c+5633,"ysyxSoCFull fpga chiplink sourceC r_2", false,-1, 2,0);
        tracep->declBus(c+5634,"ysyxSoCFull fpga chiplink sourceC r_3", false,-1, 3,0);
        tracep->declBus(c+5635,"ysyxSoCFull fpga chiplink sourceC r_5", false,-1, 15,0);
        tracep->declBit(c+5636,"ysyxSoCFull fpga chiplink sourceC q_address0_enable", false,-1);
        tracep->declBus(c+5637,"ysyxSoCFull fpga chiplink sourceC q_address0_r", false,-1, 31,0);
        tracep->declBit(c+5638,"ysyxSoCFull fpga chiplink sourceC q_address1_enable", false,-1);
        tracep->declBus(c+5639,"ysyxSoCFull fpga chiplink sourceC q_address1_r", false,-1, 31,0);
        tracep->declBus(c+5640,"ysyxSoCFull fpga chiplink sourceC q_last_count", false,-1, 4,0);
        tracep->declBus(c+5641,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5642,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5643,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+5644,"ysyxSoCFull fpga chiplink sourceC q_last_beats_beats", false,-1, 4,0);
        tracep->declBus(c+5645,"ysyxSoCFull fpga chiplink sourceC q_last_beats_c", false,-1, 4,0);
        tracep->declBit(c+5646,"ysyxSoCFull fpga chiplink sourceC q_last_first", false,-1);
        tracep->declBit(c+5647,"ysyxSoCFull fpga chiplink sourceC q_last", false,-1);
        tracep->declBit(c+5648,"ysyxSoCFull fpga chiplink sourceC q_hasData", false,-1);
        tracep->declBit(c+5649,"ysyxSoCFull fpga chiplink sourceC c_first", false,-1);
        tracep->declQuad(c+5650,"ysyxSoCFull fpga chiplink sourceC q_address", false,-1, 63,0);
        tracep->declBit(c+5652,"ysyxSoCFull fpga chiplink sourceC exists", false,-1);
        tracep->declBit(c+5653,"ysyxSoCFull fpga chiplink sourceC acquireOk", false,-1);
        tracep->declBit(c+5654,"ysyxSoCFull fpga chiplink sourceC q_legal", false,-1);
        tracep->declBit(c+5655,"ysyxSoCFull fpga chiplink sourceC q_release", false,-1);
        tracep->declBit(c+5656,"ysyxSoCFull fpga chiplink sourceC source_ok", false,-1);
        tracep->declBus(c+5657,"ysyxSoCFull fpga chiplink sourceC source_r", false,-1, 2,0);
        tracep->declQuad(c+5658,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address_hi", false,-1, 51,0);
        tracep->declBus(c+5660,"ysyxSoCFull fpga chiplink sourceC io_c_bits_address_lo", false,-1, 11,0);
        tracep->declBit(c+5661,"ysyxSoCFull fpga chiplink sourceC stall", false,-1);
        tracep->declBit(c+5662,"ysyxSoCFull fpga chiplink sourceC xmit", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceC cam clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceC cam reset", false,-1);
        tracep->declBit(c+5623,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_ready", false,-1);
        tracep->declBit(c+17361,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_valid", false,-1);
        tracep->declBus(c+5624,"ysyxSoCFull fpga chiplink sourceC cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5625,"ysyxSoCFull fpga chiplink sourceC cam io_key", false,-1, 2,0);
        tracep->declBit(c+4936,"ysyxSoCFull fpga chiplink sourceC cam io_free_valid", false,-1);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceC cam io_free_bits", false,-1, 2,0);
        tracep->declBus(c+15607,"ysyxSoCFull fpga chiplink sourceC cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<8; i++) {
                tracep->declBus(c+5663+i*1,"ysyxSoCFull fpga chiplink sourceC cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+5671,"ysyxSoCFull fpga chiplink sourceC cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5337,"ysyxSoCFull fpga chiplink sourceC cam data_io_data_MPORT_addr", false,-1, 2,0);
        tracep->declBus(c+5624,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5625,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_addr", false,-1, 2,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_mask", false,-1);
        tracep->declBit(c+15638,"ysyxSoCFull fpga chiplink sourceC cam data_MPORT_en", false,-1);
        tracep->declBus(c+5672,"ysyxSoCFull fpga chiplink sourceC cam free", false,-1, 7,0);
        tracep->declBus(c+5673,"ysyxSoCFull fpga chiplink sourceC cam free_sel", false,-1, 8,0);
        tracep->declBus(c+5674,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi", false,-1, 3,0);
        tracep->declBus(c+5675,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo", false,-1, 3,0);
        tracep->declBit(c+5676,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_1", false,-1);
        tracep->declBus(c+5677,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_2", false,-1, 1,0);
        tracep->declBus(c+5678,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_1", false,-1, 1,0);
        tracep->declBit(c+5679,"ysyxSoCFull fpga chiplink sourceC cam io_key_hi_3", false,-1);
        tracep->declBit(c+5680,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_2", false,-1);
        tracep->declBus(c+5681,"ysyxSoCFull fpga chiplink sourceC cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+15639,"ysyxSoCFull fpga chiplink sourceC cam bypass", false,-1);
        tracep->declBus(c+15640,"ysyxSoCFull fpga chiplink sourceC cam clr", false,-1, 8,0);
        tracep->declBus(c+5682,"ysyxSoCFull fpga chiplink sourceC cam set", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD reset", false,-1);
        tracep->declBit(c+18959,"ysyxSoCFull fpga chiplink sourceD io_d_ready", false,-1);
        tracep->declBit(c+17348,"ysyxSoCFull fpga chiplink sourceD io_d_valid", false,-1);
        tracep->declBus(c+4895,"ysyxSoCFull fpga chiplink sourceD io_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4896,"ysyxSoCFull fpga chiplink sourceD io_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4897,"ysyxSoCFull fpga chiplink sourceD io_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4898,"ysyxSoCFull fpga chiplink sourceD io_d_bits_source", false,-1, 3,0);
        tracep->declBus(c+4899,"ysyxSoCFull fpga chiplink sourceD io_d_bits_sink", false,-1, 4,0);
        tracep->declBit(c+4900,"ysyxSoCFull fpga chiplink sourceD io_d_bits_denied", false,-1);
        tracep->declBus(c+4901,"ysyxSoCFull fpga chiplink sourceD io_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4902,"ysyxSoCFull fpga chiplink sourceD io_d_bits_corrupt", false,-1);
        tracep->declBit(c+18966,"ysyxSoCFull fpga chiplink sourceD io_q_ready", false,-1);
        tracep->declBit(c+17355,"ysyxSoCFull fpga chiplink sourceD io_q_valid", false,-1);
        tracep->declBus(c+4901,"ysyxSoCFull fpga chiplink sourceD io_q_bits", false,-1, 31,0);
        tracep->declBus(c+16495,"ysyxSoCFull fpga chiplink sourceD io_e_clSink", false,-1, 15,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD cam_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD cam_reset", false,-1);
        tracep->declBit(c+5683,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_ready", false,-1);
        tracep->declBit(c+18980,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_valid", false,-1);
        tracep->declBus(c+5684,"ysyxSoCFull fpga chiplink sourceD cam_io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5685,"ysyxSoCFull fpga chiplink sourceD cam_io_key", false,-1, 4,0);
        tracep->declBus(c+16495,"ysyxSoCFull fpga chiplink sourceD cam_io_data", false,-1, 15,0);
        tracep->declBus(c+5686,"ysyxSoCFull fpga chiplink sourceD state", false,-1, 1,0);
        tracep->declBus(c+5687,"ysyxSoCFull fpga chiplink sourceD opcode", false,-1, 2,0);
        tracep->declBus(c+5688,"ysyxSoCFull fpga chiplink sourceD param", false,-1, 2,0);
        tracep->declBus(c+5689,"ysyxSoCFull fpga chiplink sourceD size", false,-1, 3,0);
        tracep->declBus(c+5690,"ysyxSoCFull fpga chiplink sourceD domain", false,-1, 2,0);
        tracep->declBus(c+5691,"ysyxSoCFull fpga chiplink sourceD source", false,-1, 15,0);
        tracep->declBit(c+5692,"ysyxSoCFull fpga chiplink sourceD enable", false,-1);
        tracep->declBus(c+5693,"ysyxSoCFull fpga chiplink sourceD r_1", false,-1, 2,0);
        tracep->declBus(c+5694,"ysyxSoCFull fpga chiplink sourceD r_2", false,-1, 2,0);
        tracep->declBus(c+5695,"ysyxSoCFull fpga chiplink sourceD r_3", false,-1, 3,0);
        tracep->declBus(c+5696,"ysyxSoCFull fpga chiplink sourceD r_4", false,-1, 2,0);
        tracep->declBus(c+5697,"ysyxSoCFull fpga chiplink sourceD r_5", false,-1, 15,0);
        tracep->declBit(c+5698,"ysyxSoCFull fpga chiplink sourceD q_sink_enable", false,-1);
        tracep->declBus(c+5699,"ysyxSoCFull fpga chiplink sourceD q_sink_r", false,-1, 15,0);
        tracep->declBit(c+5700,"ysyxSoCFull fpga chiplink sourceD q_grant", false,-1);
        tracep->declBus(c+5701,"ysyxSoCFull fpga chiplink sourceD q_last_count", false,-1, 4,0);
        tracep->declBus(c+5702,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_shiftAmount", false,-1, 2,0);
        tracep->declBus(c+5703,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_hi", false,-1, 3,0);
        tracep->declBit(c+5704,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats_lo", false,-1);
        tracep->declBus(c+5705,"ysyxSoCFull fpga chiplink sourceD q_last_beats_beats", false,-1, 4,0);
        tracep->declBit(c+5706,"ysyxSoCFull fpga chiplink sourceD q_last_beats_grant", false,-1);
        tracep->declBus(c+5707,"ysyxSoCFull fpga chiplink sourceD q_last_beats_d", false,-1, 4,0);
        tracep->declBit(c+5708,"ysyxSoCFull fpga chiplink sourceD q_last_first", false,-1);
        tracep->declBit(c+5709,"ysyxSoCFull fpga chiplink sourceD q_last", false,-1);
        tracep->declBit(c+5710,"ysyxSoCFull fpga chiplink sourceD d_first", false,-1);
        tracep->declBus(c+5711,"ysyxSoCFull fpga chiplink sourceD s_maybe_data", false,-1, 1,0);
        tracep->declBit(c+5712,"ysyxSoCFull fpga chiplink sourceD sink_ok", false,-1);
        tracep->declBus(c+5713,"ysyxSoCFull fpga chiplink sourceD sink_r", false,-1, 4,0);
        tracep->declBit(c+5714,"ysyxSoCFull fpga chiplink sourceD stall", false,-1);
        tracep->declBit(c+5715,"ysyxSoCFull fpga chiplink sourceD xmit", false,-1);
        tracep->declBit(c+5716,"ysyxSoCFull fpga chiplink sourceD io_d_bits_corrupt_opdata", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink sourceD cam clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink sourceD cam reset", false,-1);
        tracep->declBit(c+5683,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_ready", false,-1);
        tracep->declBit(c+18980,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_valid", false,-1);
        tracep->declBus(c+5684,"ysyxSoCFull fpga chiplink sourceD cam io_alloc_bits", false,-1, 15,0);
        tracep->declBus(c+5685,"ysyxSoCFull fpga chiplink sourceD cam io_key", false,-1, 4,0);
        tracep->declBus(c+16495,"ysyxSoCFull fpga chiplink sourceD cam io_data", false,-1, 15,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+5717+i*1,"ysyxSoCFull fpga chiplink sourceD cam data", true,(i+0), 15,0);}}
        tracep->declBus(c+5749,"ysyxSoCFull fpga chiplink sourceD cam data_io_data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+19870,"ysyxSoCFull fpga chiplink sourceD cam data_io_data_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+5684,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_data", false,-1, 15,0);
        tracep->declBus(c+5685,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_mask", false,-1);
        tracep->declBit(c+16561,"ysyxSoCFull fpga chiplink sourceD cam data_MPORT_en", false,-1);
        tracep->declBus(c+5750,"ysyxSoCFull fpga chiplink sourceD cam free", false,-1, 31,0);
        tracep->declQuad(c+5751,"ysyxSoCFull fpga chiplink sourceD cam free_sel", false,-1, 32,0);
        tracep->declBus(c+5753,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi", false,-1, 15,0);
        tracep->declBus(c+5754,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo", false,-1, 15,0);
        tracep->declBit(c+5755,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_1", false,-1);
        tracep->declBus(c+5756,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_2", false,-1, 7,0);
        tracep->declBus(c+5757,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_1", false,-1, 7,0);
        tracep->declBit(c+5758,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_3", false,-1);
        tracep->declBus(c+5759,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_4", false,-1, 3,0);
        tracep->declBus(c+5760,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_2", false,-1, 3,0);
        tracep->declBit(c+5761,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_5", false,-1);
        tracep->declBus(c+5762,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_6", false,-1, 1,0);
        tracep->declBus(c+5763,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_3", false,-1, 1,0);
        tracep->declBit(c+5764,"ysyxSoCFull fpga chiplink sourceD cam io_key_hi_7", false,-1);
        tracep->declBit(c+5765,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_4", false,-1);
        tracep->declBus(c+5766,"ysyxSoCFull fpga chiplink sourceD cam io_key_lo_7", false,-1, 3,0);
        tracep->declBit(c+16562,"ysyxSoCFull fpga chiplink sourceD cam bypass", false,-1);
        tracep->declQuad(c+16563,"ysyxSoCFull fpga chiplink sourceD cam clr", false,-1, 32,0);
        tracep->declBit(c+4918,"ysyxSoCFull fpga chiplink sourceE io_e_ready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull fpga chiplink sourceE io_e_valid", false,-1);
        tracep->declBit(c+4919,"ysyxSoCFull fpga chiplink sourceE io_e_bits_sink", false,-1);
        tracep->declBit(c+4918,"ysyxSoCFull fpga chiplink sourceE io_q_ready", false,-1);
        tracep->declBit(c+17351,"ysyxSoCFull fpga chiplink sourceE io_q_valid", false,-1);
        tracep->declBus(c+4942,"ysyxSoCFull fpga chiplink sourceE io_q_bits", false,-1, 31,0);
        tracep->declBus(c+5767,"ysyxSoCFull fpga chiplink sourceE q_sink", false,-1, 15,0);
        tracep->declBit(c+19841,"ysyxSoCFull fpga chiplink rx_reset_reg io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink rx_reset_reg io_clk", false,-1);
        tracep->declBit(c+19824,"ysyxSoCFull fpga chiplink rx_reset_reg io_rst", false,-1);
        tracep->declBit(c+19841,"ysyxSoCFull fpga chiplink rx_reset_reg reg_", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher clock", false,-1);
        tracep->declBit(c+19841,"ysyxSoCFull fpga chiplink do_bypass_catcher reset", false,-1);
        tracep->declBit(c+17816,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19841,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+17817,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19841,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+17817,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19841,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+17817,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19841,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+17817,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+17817,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+17818,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+17819,"ysyxSoCFull fpga chiplink do_bypass_catcher io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 reset", false,-1);
        tracep->declBit(c+17356,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_d", false,-1);
        tracep->declBit(c+17362,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_d", false,-1);
        tracep->declBit(c+17362,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_d", false,-1);
        tracep->declBit(c+17362,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain_io_q", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain reset", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_d", false,-1);
        tracep->declBit(c+17362,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain io_q", false,-1);
        tracep->declBit(c+17362,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_0", false,-1);
        tracep->declBit(c+17363,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_1", false,-1);
        tracep->declBit(c+17364,"ysyxSoCFull fpga chiplink do_bypass_catcher_1 io_sync_reset_chain output_chain sync_2", false,-1);
        tracep->declBit(c+16418,"ysyxSoCFull fpga axi4index auto_in_awready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull fpga axi4index auto_in_awvalid", false,-1);
        tracep->declBus(c+18866,"ysyxSoCFull fpga axi4index auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4index auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4index auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4index auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga axi4index auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga axi4index auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index auto_in_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga axi4index auto_in_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull fpga axi4index auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull fpga axi4index auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull fpga axi4index auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index auto_in_bvalid", false,-1);
        tracep->declBus(c+4512,"ysyxSoCFull fpga axi4index auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4506,"ysyxSoCFull fpga axi4index auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4507,"ysyxSoCFull fpga axi4index auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16419,"ysyxSoCFull fpga axi4index auto_in_arready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull fpga axi4index auto_in_arvalid", false,-1);
        tracep->declBus(c+18866,"ysyxSoCFull fpga axi4index auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4index auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4index auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4index auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga axi4index auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga axi4index auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index auto_in_rvalid", false,-1);
        tracep->declBus(c+4513,"ysyxSoCFull fpga axi4index auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4509,"ysyxSoCFull fpga axi4index auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4510,"ysyxSoCFull fpga axi4index auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index auto_in_rlast", false,-1);
        tracep->declBit(c+16418,"ysyxSoCFull fpga axi4index auto_out_awready", false,-1);
        tracep->declBit(c+18861,"ysyxSoCFull fpga axi4index auto_out_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga axi4index auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4index auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4index auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4index auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga axi4index auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga axi4index auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18864,"ysyxSoCFull fpga axi4index auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+79,"ysyxSoCFull fpga axi4index auto_out_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull fpga axi4index auto_out_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull fpga axi4index auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull fpga axi4index auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull fpga axi4index auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull fpga axi4index auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull fpga axi4index auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull fpga axi4index auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull fpga axi4index auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4506,"ysyxSoCFull fpga axi4index auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4507,"ysyxSoCFull fpga axi4index auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4508,"ysyxSoCFull fpga axi4index auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16419,"ysyxSoCFull fpga axi4index auto_out_arready", false,-1);
        tracep->declBit(c+18865,"ysyxSoCFull fpga axi4index auto_out_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull fpga axi4index auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull fpga axi4index auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull fpga axi4index auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull fpga axi4index auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull fpga axi4index auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+18862,"ysyxSoCFull fpga axi4index auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18863,"ysyxSoCFull fpga axi4index auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18864,"ysyxSoCFull fpga axi4index auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull fpga axi4index auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull fpga axi4index auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull fpga axi4index auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull fpga axi4index auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull fpga axi4index auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4509,"ysyxSoCFull fpga axi4index auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4510,"ysyxSoCFull fpga axi4index auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4511,"ysyxSoCFull fpga axi4index auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+91,"ysyxSoCFull fpga axi4index auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf reset", false,-1);
        tracep->declBit(c+4514,"ysyxSoCFull fpga axi4buf auto_in_awready", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull fpga axi4buf auto_in_awvalid", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4buf auto_in_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4buf auto_in_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4buf auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4buf auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4buf auto_in_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4buf auto_in_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4buf auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4buf auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+4520,"ysyxSoCFull fpga axi4buf auto_in_arready", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull fpga axi4buf auto_in_arvalid", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull fpga axi4buf auto_in_rready", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4buf auto_in_rvalid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4buf auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4buf auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4buf auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4buf auto_in_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_reset", false,-1);
        tracep->declBit(c+4514,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq_io_enq_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_reset", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+5768,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+5769,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5771,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_reset", false,-1);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_valid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_reset", false,-1);
        tracep->declBit(c+4520,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_io_enq_ready", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq_io_enq_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_reset", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_ready", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq reset", false,-1);
        tracep->declBit(c+4514,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq io_enq_ready", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq io_enq_valid", false,-1);
        tracep->declBit(c+5772,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq value", false,-1);
        tracep->declBit(c+5773,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq maybe_full", false,-1);
        tracep->declBit(c+5774,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq ptr_match", false,-1);
        tracep->declBit(c+5775,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq full", false,-1);
        tracep->declBit(c+18981,"ysyxSoCFull fpga axi4buf bundleOut_0_awdeq do_enq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq reset", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+5768,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+5769,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+5771,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq io_deq_bits_strb", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+5776+i*2,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+5769,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+5780,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+5781,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16565,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+5782+i*1,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+5771,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+5780,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+5781,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16565,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ram_strb_MPORT_en", false,-1);
        tracep->declBit(c+5781,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq value", false,-1);
        tracep->declBit(c+5780,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq value_1", false,-1);
        tracep->declBit(c+5784,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq maybe_full", false,-1);
        tracep->declBit(c+5785,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq ptr_match", false,-1);
        tracep->declBit(c+5786,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq empty", false,-1);
        tracep->declBit(c+5787,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq full", false,-1);
        tracep->declBit(c+18982,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq do_enq", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleOut_0_wdeq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq reset", false,-1);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_valid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19913+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19915+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq value_1", false,-1);
        tracep->declBit(c+5788,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq ptr_match", false,-1);
        tracep->declBit(c+5789,"ysyxSoCFull fpga axi4buf bundleIn_0_bdeq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq reset", false,-1);
        tracep->declBit(c+4520,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq io_enq_ready", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq io_enq_valid", false,-1);
        tracep->declBit(c+5790,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq value", false,-1);
        tracep->declBit(c+5791,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq maybe_full", false,-1);
        tracep->declBit(c+5792,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq ptr_match", false,-1);
        tracep->declBit(c+5793,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq full", false,-1);
        tracep->declBit(c+18983,"ysyxSoCFull fpga axi4buf bundleOut_0_ardeq do_enq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq reset", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_ready", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19917+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id", true,(i+0), 3,0);}}
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+19919+i*2,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19923+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBit(c+19925+i*1,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last", true,(i+0));}}
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq value_1", false,-1);
        tracep->declBit(c+5794,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq ptr_match", false,-1);
        tracep->declBit(c+5795,"ysyxSoCFull fpga axi4buf bundleIn_0_rdeq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 reset", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull fpga axi4yank_1 auto_in_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga axi4yank_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4yank_1 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4yank_1 auto_in_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4yank_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4yank_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4yank_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4yank_1 auto_in_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4yank_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4yank_1 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4yank_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4530,"ysyxSoCFull fpga axi4yank_1 auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull fpga axi4yank_1 auto_in_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga axi4yank_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4yank_1 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull fpga axi4yank_1 auto_in_rready", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4yank_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4yank_1 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4yank_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4yank_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4yank_1 auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4yank_1 auto_in_rlast", false,-1);
        tracep->declBit(c+4514,"ysyxSoCFull fpga axi4yank_1 auto_out_awready", false,-1);
        tracep->declBit(c+18867,"ysyxSoCFull fpga axi4yank_1 auto_out_awvalid", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4yank_1 auto_out_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4yank_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4yank_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4yank_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4yank_1 auto_out_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4yank_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4yank_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4yank_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+4520,"ysyxSoCFull fpga axi4yank_1 auto_out_arready", false,-1);
        tracep->declBit(c+18869,"ysyxSoCFull fpga axi4yank_1 auto_out_arvalid", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull fpga axi4yank_1 auto_out_rready", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4yank_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4yank_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4yank_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4yank_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4yank_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+5796,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+18984,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5797,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+5798,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+5799,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5800,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5801,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+5802,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5803,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+5804,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+5805,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5806,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5807,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+5808,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5809,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+5810,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+5811,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5812,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5813,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+5814,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+5816,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+5817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5818,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5819,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_reset", false,-1);
        tracep->declBit(c+5820,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_ready", false,-1);
        tracep->declBit(c+18988,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5821,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_ready", false,-1);
        tracep->declBit(c+5822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_valid", false,-1);
        tracep->declBus(c+5823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5824,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5825,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_reset", false,-1);
        tracep->declBit(c+5826,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_ready", false,-1);
        tracep->declBit(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5827,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_ready", false,-1);
        tracep->declBit(c+5828,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_valid", false,-1);
        tracep->declBus(c+5829,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5830,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5831,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_reset", false,-1);
        tracep->declBit(c+5832,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_ready", false,-1);
        tracep->declBit(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5833,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_ready", false,-1);
        tracep->declBit(c+5834,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_valid", false,-1);
        tracep->declBus(c+5835,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5836,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5837,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_reset", false,-1);
        tracep->declBit(c+5838,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_ready", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_ready", false,-1);
        tracep->declBit(c+5840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_valid", false,-1);
        tracep->declBus(c+5841,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5842,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5843,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_reset", false,-1);
        tracep->declBit(c+5844,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_ready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_ready", false,-1);
        tracep->declBit(c+5846,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_valid", false,-1);
        tracep->declBus(c+5847,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_reset", false,-1);
        tracep->declBit(c+5850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_ready", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_ready", false,-1);
        tracep->declBit(c+5852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_valid", false,-1);
        tracep->declBus(c+5853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5855,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_reset", false,-1);
        tracep->declBit(c+5856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_ready", false,-1);
        tracep->declBit(c+18994,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_ready", false,-1);
        tracep->declBit(c+5858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_valid", false,-1);
        tracep->declBus(c+5859,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5860,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_reset", false,-1);
        tracep->declBit(c+5862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_ready", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_ready", false,-1);
        tracep->declBit(c+5864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_valid", false,-1);
        tracep->declBus(c+5865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_reset", false,-1);
        tracep->declBit(c+5868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_ready", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_ready", false,-1);
        tracep->declBit(c+5870,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_valid", false,-1);
        tracep->declBus(c+5871,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_reset", false,-1);
        tracep->declBit(c+5874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_ready", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_ready", false,-1);
        tracep->declBit(c+5876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_valid", false,-1);
        tracep->declBus(c+5877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_reset", false,-1);
        tracep->declBit(c+5880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_ready", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_ready", false,-1);
        tracep->declBit(c+5882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_valid", false,-1);
        tracep->declBus(c+5883,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5885,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_reset", false,-1);
        tracep->declBit(c+5886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_ready", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5887,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_ready", false,-1);
        tracep->declBit(c+5888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_valid", false,-1);
        tracep->declBus(c+5889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_reset", false,-1);
        tracep->declBit(c+5892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_ready", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_ready", false,-1);
        tracep->declBit(c+5894,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_valid", false,-1);
        tracep->declBus(c+5895,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5896,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5897,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_reset", false,-1);
        tracep->declBit(c+5898,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_ready", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_ready", false,-1);
        tracep->declBit(c+5900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_valid", false,-1);
        tracep->declBus(c+5901,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5902,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5903,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_reset", false,-1);
        tracep->declBit(c+5904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_ready", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_ready", false,-1);
        tracep->declBit(c+5906,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_valid", false,-1);
        tracep->declBus(c+5907,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5908,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5909,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_reset", false,-1);
        tracep->declBit(c+5910,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_ready", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5911,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_ready", false,-1);
        tracep->declBit(c+5912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_valid", false,-1);
        tracep->declBus(c+5913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5914,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5915,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_reset", false,-1);
        tracep->declBit(c+5916,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_ready", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5917,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_ready", false,-1);
        tracep->declBit(c+5918,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_valid", false,-1);
        tracep->declBus(c+5919,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5920,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5921,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_reset", false,-1);
        tracep->declBit(c+5922,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_ready", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5923,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_ready", false,-1);
        tracep->declBit(c+5924,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_valid", false,-1);
        tracep->declBus(c+5925,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5927,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_reset", false,-1);
        tracep->declBit(c+5928,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_ready", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5929,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_ready", false,-1);
        tracep->declBit(c+5930,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_valid", false,-1);
        tracep->declBus(c+5931,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5933,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_reset", false,-1);
        tracep->declBit(c+5934,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_ready", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5935,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_ready", false,-1);
        tracep->declBit(c+5936,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_valid", false,-1);
        tracep->declBus(c+5937,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5938,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_reset", false,-1);
        tracep->declBit(c+5940,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_ready", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_ready", false,-1);
        tracep->declBit(c+5942,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_valid", false,-1);
        tracep->declBus(c+5943,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5944,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5945,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_reset", false,-1);
        tracep->declBit(c+5946,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_ready", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5947,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_ready", false,-1);
        tracep->declBit(c+5948,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_valid", false,-1);
        tracep->declBus(c+5949,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5950,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5951,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_reset", false,-1);
        tracep->declBit(c+5952,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_ready", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5953,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_ready", false,-1);
        tracep->declBit(c+5954,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_valid", false,-1);
        tracep->declBus(c+5955,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5956,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5957,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_reset", false,-1);
        tracep->declBit(c+5958,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_ready", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5959,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_ready", false,-1);
        tracep->declBit(c+5960,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_valid", false,-1);
        tracep->declBus(c+5961,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5962,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5963,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_reset", false,-1);
        tracep->declBit(c+5964,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_ready", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5965,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_ready", false,-1);
        tracep->declBit(c+5966,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_valid", false,-1);
        tracep->declBus(c+5967,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5968,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5969,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_reset", false,-1);
        tracep->declBit(c+5970,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5971,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_ready", false,-1);
        tracep->declBit(c+5972,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_valid", false,-1);
        tracep->declBus(c+5973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5974,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5975,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_reset", false,-1);
        tracep->declBit(c+5976,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_ready", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5977,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_ready", false,-1);
        tracep->declBit(c+5978,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_valid", false,-1);
        tracep->declBus(c+5979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5981,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_reset", false,-1);
        tracep->declBit(c+5982,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_ready", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5983,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_ready", false,-1);
        tracep->declBit(c+5984,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_valid", false,-1);
        tracep->declBus(c+5985,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5986,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5987,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga axi4yank_1 arsel_0", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga axi4yank_1 arsel_1", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga axi4yank_1 arsel_2", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull fpga axi4yank_1 arsel_3", false,-1);
        tracep->declBit(c+19020,"ysyxSoCFull fpga axi4yank_1 arsel_4", false,-1);
        tracep->declBit(c+19021,"ysyxSoCFull fpga axi4yank_1 arsel_5", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga axi4yank_1 arsel_6", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull fpga axi4yank_1 arsel_7", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga axi4yank_1 arsel_8", false,-1);
        tracep->declBit(c+19025,"ysyxSoCFull fpga axi4yank_1 arsel_9", false,-1);
        tracep->declBit(c+19026,"ysyxSoCFull fpga axi4yank_1 arsel_10", false,-1);
        tracep->declBit(c+19027,"ysyxSoCFull fpga axi4yank_1 arsel_11", false,-1);
        tracep->declBit(c+19028,"ysyxSoCFull fpga axi4yank_1 arsel_12", false,-1);
        tracep->declBit(c+19029,"ysyxSoCFull fpga axi4yank_1 arsel_13", false,-1);
        tracep->declBit(c+19030,"ysyxSoCFull fpga axi4yank_1 arsel_14", false,-1);
        tracep->declBit(c+19031,"ysyxSoCFull fpga axi4yank_1 arsel_15", false,-1);
        tracep->declBit(c+5988,"ysyxSoCFull fpga axi4yank_1 rsel_0", false,-1);
        tracep->declBit(c+5989,"ysyxSoCFull fpga axi4yank_1 rsel_1", false,-1);
        tracep->declBit(c+5990,"ysyxSoCFull fpga axi4yank_1 rsel_2", false,-1);
        tracep->declBit(c+5991,"ysyxSoCFull fpga axi4yank_1 rsel_3", false,-1);
        tracep->declBit(c+5992,"ysyxSoCFull fpga axi4yank_1 rsel_4", false,-1);
        tracep->declBit(c+5993,"ysyxSoCFull fpga axi4yank_1 rsel_5", false,-1);
        tracep->declBit(c+5994,"ysyxSoCFull fpga axi4yank_1 rsel_6", false,-1);
        tracep->declBit(c+5995,"ysyxSoCFull fpga axi4yank_1 rsel_7", false,-1);
        tracep->declBit(c+5996,"ysyxSoCFull fpga axi4yank_1 rsel_8", false,-1);
        tracep->declBit(c+5997,"ysyxSoCFull fpga axi4yank_1 rsel_9", false,-1);
        tracep->declBit(c+5998,"ysyxSoCFull fpga axi4yank_1 rsel_10", false,-1);
        tracep->declBit(c+5999,"ysyxSoCFull fpga axi4yank_1 rsel_11", false,-1);
        tracep->declBit(c+6000,"ysyxSoCFull fpga axi4yank_1 rsel_12", false,-1);
        tracep->declBit(c+6001,"ysyxSoCFull fpga axi4yank_1 rsel_13", false,-1);
        tracep->declBit(c+6002,"ysyxSoCFull fpga axi4yank_1 rsel_14", false,-1);
        tracep->declBit(c+6003,"ysyxSoCFull fpga axi4yank_1 rsel_15", false,-1);
        tracep->declBit(c+19016,"ysyxSoCFull fpga axi4yank_1 awsel_0", false,-1);
        tracep->declBit(c+19017,"ysyxSoCFull fpga axi4yank_1 awsel_1", false,-1);
        tracep->declBit(c+19018,"ysyxSoCFull fpga axi4yank_1 awsel_2", false,-1);
        tracep->declBit(c+19019,"ysyxSoCFull fpga axi4yank_1 awsel_3", false,-1);
        tracep->declBit(c+19020,"ysyxSoCFull fpga axi4yank_1 awsel_4", false,-1);
        tracep->declBit(c+19021,"ysyxSoCFull fpga axi4yank_1 awsel_5", false,-1);
        tracep->declBit(c+19022,"ysyxSoCFull fpga axi4yank_1 awsel_6", false,-1);
        tracep->declBit(c+19023,"ysyxSoCFull fpga axi4yank_1 awsel_7", false,-1);
        tracep->declBit(c+19024,"ysyxSoCFull fpga axi4yank_1 awsel_8", false,-1);
        tracep->declBit(c+19025,"ysyxSoCFull fpga axi4yank_1 awsel_9", false,-1);
        tracep->declBit(c+19026,"ysyxSoCFull fpga axi4yank_1 awsel_10", false,-1);
        tracep->declBit(c+19027,"ysyxSoCFull fpga axi4yank_1 awsel_11", false,-1);
        tracep->declBit(c+19028,"ysyxSoCFull fpga axi4yank_1 awsel_12", false,-1);
        tracep->declBit(c+19029,"ysyxSoCFull fpga axi4yank_1 awsel_13", false,-1);
        tracep->declBit(c+19030,"ysyxSoCFull fpga axi4yank_1 awsel_14", false,-1);
        tracep->declBit(c+19031,"ysyxSoCFull fpga axi4yank_1 awsel_15", false,-1);
        tracep->declBit(c+6004,"ysyxSoCFull fpga axi4yank_1 bsel_0", false,-1);
        tracep->declBit(c+6005,"ysyxSoCFull fpga axi4yank_1 bsel_1", false,-1);
        tracep->declBit(c+6006,"ysyxSoCFull fpga axi4yank_1 bsel_2", false,-1);
        tracep->declBit(c+6007,"ysyxSoCFull fpga axi4yank_1 bsel_3", false,-1);
        tracep->declBit(c+6008,"ysyxSoCFull fpga axi4yank_1 bsel_4", false,-1);
        tracep->declBit(c+6009,"ysyxSoCFull fpga axi4yank_1 bsel_5", false,-1);
        tracep->declBit(c+6010,"ysyxSoCFull fpga axi4yank_1 bsel_6", false,-1);
        tracep->declBit(c+6011,"ysyxSoCFull fpga axi4yank_1 bsel_7", false,-1);
        tracep->declBit(c+6012,"ysyxSoCFull fpga axi4yank_1 bsel_8", false,-1);
        tracep->declBit(c+6013,"ysyxSoCFull fpga axi4yank_1 bsel_9", false,-1);
        tracep->declBit(c+6014,"ysyxSoCFull fpga axi4yank_1 bsel_10", false,-1);
        tracep->declBit(c+6015,"ysyxSoCFull fpga axi4yank_1 bsel_11", false,-1);
        tracep->declBit(c+6016,"ysyxSoCFull fpga axi4yank_1 bsel_12", false,-1);
        tracep->declBit(c+6017,"ysyxSoCFull fpga axi4yank_1 bsel_13", false,-1);
        tracep->declBit(c+6018,"ysyxSoCFull fpga axi4yank_1 bsel_14", false,-1);
        tracep->declBit(c+6019,"ysyxSoCFull fpga axi4yank_1 bsel_15", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility reset", false,-1);
        tracep->declBit(c+5796,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+18984,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5797,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+5798,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+5799,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5800,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5801,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6020+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5799,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6037,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6038,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16566,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6039+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5800,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6037,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6038,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16566,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6056+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5801,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6037,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6038,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16566,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6038,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6037,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6073,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+6074,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+6075,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility empty", false,-1);
        tracep->declBit(c+6076,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility full", false,-1);
        tracep->declBit(c+19032,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+6077,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+6078,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility wrap", false,-1);
        tracep->declBit(c+6079,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+5802,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+18985,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5803,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+5804,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+5805,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5806,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5807,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6080+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5805,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6097,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6098,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16567,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6099+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5806,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6097,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6098,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16567,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6116+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5807,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6097,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6098,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16567,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6098,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6097,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6133,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+6134,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+6135,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+6136,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19033,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+6137,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+6138,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 wrap", false,-1);
        tracep->declBit(c+6139,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_1 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+5808,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+18986,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5809,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+5810,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+5811,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5812,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5813,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6140+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5811,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6157,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16568,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6159+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5812,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6157,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16568,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6176+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5813,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6157,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16568,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6158,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6157,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6193,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+6194,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+6195,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+6196,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19034,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+6197,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+6198,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 wrap", false,-1);
        tracep->declBit(c+6199,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_2 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+5814,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+18987,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5815,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+5816,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+5817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5818,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5819,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6200+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5817,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6217,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6218,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16569,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6219+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5818,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6217,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6218,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16569,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6236+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5819,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6217,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6218,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16569,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6218,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6217,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6253,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+6254,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+6255,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+6256,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19035,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+6257,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+6258,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 wrap", false,-1);
        tracep->declBit(c+6259,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_3 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 reset", false,-1);
        tracep->declBit(c+5820,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_ready", false,-1);
        tracep->declBit(c+18988,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5821,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_ready", false,-1);
        tracep->declBit(c+5822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_valid", false,-1);
        tracep->declBus(c+5823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5824,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5825,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6260+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6277,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6278,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16570,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6279+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5824,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6277,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6278,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16570,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6296+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5825,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6277,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6278,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16570,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6278,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6277,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6313,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 maybe_full", false,-1);
        tracep->declBit(c+6314,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 ptr_match", false,-1);
        tracep->declBit(c+6315,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 empty", false,-1);
        tracep->declBit(c+6316,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 full", false,-1);
        tracep->declBit(c+19036,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 do_enq", false,-1);
        tracep->declBit(c+6317,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 do_deq", false,-1);
        tracep->declBit(c+6318,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 wrap", false,-1);
        tracep->declBit(c+6319,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_4 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 reset", false,-1);
        tracep->declBit(c+5826,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_ready", false,-1);
        tracep->declBit(c+18989,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5827,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_ready", false,-1);
        tracep->declBit(c+5828,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_valid", false,-1);
        tracep->declBus(c+5829,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5830,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5831,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6320+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5829,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6337,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6338,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16571,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6339+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5830,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6337,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6338,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16571,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6356+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5831,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6337,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6338,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16571,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6338,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6337,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6373,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 maybe_full", false,-1);
        tracep->declBit(c+6374,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 ptr_match", false,-1);
        tracep->declBit(c+6375,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 empty", false,-1);
        tracep->declBit(c+6376,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 full", false,-1);
        tracep->declBit(c+19037,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 do_enq", false,-1);
        tracep->declBit(c+6377,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 do_deq", false,-1);
        tracep->declBit(c+6378,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 wrap", false,-1);
        tracep->declBit(c+6379,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_5 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 reset", false,-1);
        tracep->declBit(c+5832,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_ready", false,-1);
        tracep->declBit(c+18990,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5833,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_ready", false,-1);
        tracep->declBit(c+5834,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_valid", false,-1);
        tracep->declBus(c+5835,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5836,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5837,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6380+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5835,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6397,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6398,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16572,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6399+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5836,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6397,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6398,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16572,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6416+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5837,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6397,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6398,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16572,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6398,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6397,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6433,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 maybe_full", false,-1);
        tracep->declBit(c+6434,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 ptr_match", false,-1);
        tracep->declBit(c+6435,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 empty", false,-1);
        tracep->declBit(c+6436,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 full", false,-1);
        tracep->declBit(c+19038,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 do_enq", false,-1);
        tracep->declBit(c+6437,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 do_deq", false,-1);
        tracep->declBit(c+6438,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 wrap", false,-1);
        tracep->declBit(c+6439,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_6 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 reset", false,-1);
        tracep->declBit(c+5838,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_ready", false,-1);
        tracep->declBit(c+18991,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5839,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_ready", false,-1);
        tracep->declBit(c+5840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_valid", false,-1);
        tracep->declBus(c+5841,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5842,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5843,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6440+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5841,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16573,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6441+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5842,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16573,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6442+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5843,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16573,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5840,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 maybe_full", false,-1);
        tracep->declBit(c+5838,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 empty", false,-1);
        tracep->declBit(c+19039,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 do_enq", false,-1);
        tracep->declBit(c+6443,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_7 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 reset", false,-1);
        tracep->declBit(c+5844,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_ready", false,-1);
        tracep->declBit(c+18992,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5845,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_ready", false,-1);
        tracep->declBit(c+5846,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_valid", false,-1);
        tracep->declBus(c+5847,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5848,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6444+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5847,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16574,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6445+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5848,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16574,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6446+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5849,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16574,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5846,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 maybe_full", false,-1);
        tracep->declBit(c+5844,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 empty", false,-1);
        tracep->declBit(c+19040,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 do_enq", false,-1);
        tracep->declBit(c+6447,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_8 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 reset", false,-1);
        tracep->declBit(c+5850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_ready", false,-1);
        tracep->declBit(c+18993,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5851,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_ready", false,-1);
        tracep->declBit(c+5852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_valid", false,-1);
        tracep->declBus(c+5853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5855,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6448+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16575,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6449+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16575,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6450+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5855,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16575,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5852,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 maybe_full", false,-1);
        tracep->declBit(c+5850,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 empty", false,-1);
        tracep->declBit(c+19041,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 do_enq", false,-1);
        tracep->declBit(c+6451,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_9 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 reset", false,-1);
        tracep->declBit(c+5856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_ready", false,-1);
        tracep->declBit(c+18994,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5857,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_ready", false,-1);
        tracep->declBit(c+5858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_valid", false,-1);
        tracep->declBus(c+5859,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5860,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6452+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5859,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6453+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5860,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6454+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5861,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16576,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 maybe_full", false,-1);
        tracep->declBit(c+5856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 empty", false,-1);
        tracep->declBit(c+19042,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 do_enq", false,-1);
        tracep->declBit(c+6455,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_10 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 reset", false,-1);
        tracep->declBit(c+5862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_ready", false,-1);
        tracep->declBit(c+18995,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5863,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_ready", false,-1);
        tracep->declBit(c+5864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_valid", false,-1);
        tracep->declBus(c+5865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6456+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5865,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6457+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5866,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6458+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5867,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16577,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5864,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 maybe_full", false,-1);
        tracep->declBit(c+5862,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 empty", false,-1);
        tracep->declBit(c+19043,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 do_enq", false,-1);
        tracep->declBit(c+6459,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_11 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 reset", false,-1);
        tracep->declBit(c+5868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_ready", false,-1);
        tracep->declBit(c+18996,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5869,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_ready", false,-1);
        tracep->declBit(c+5870,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_valid", false,-1);
        tracep->declBus(c+5871,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6460+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5871,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16578,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6461+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16578,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6462+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16578,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5870,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 maybe_full", false,-1);
        tracep->declBit(c+5868,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 empty", false,-1);
        tracep->declBit(c+19044,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 do_enq", false,-1);
        tracep->declBit(c+6463,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_12 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 reset", false,-1);
        tracep->declBit(c+5874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_ready", false,-1);
        tracep->declBit(c+18997,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5875,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_ready", false,-1);
        tracep->declBit(c+5876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_valid", false,-1);
        tracep->declBus(c+5877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6464+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5877,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16579,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6465+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5878,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16579,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6466+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5879,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16579,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5876,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 maybe_full", false,-1);
        tracep->declBit(c+5874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 empty", false,-1);
        tracep->declBit(c+19045,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 do_enq", false,-1);
        tracep->declBit(c+6467,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_13 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 reset", false,-1);
        tracep->declBit(c+5880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_ready", false,-1);
        tracep->declBit(c+18998,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5881,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_ready", false,-1);
        tracep->declBit(c+5882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_valid", false,-1);
        tracep->declBus(c+5883,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5885,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6468+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5883,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16580,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6469+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5884,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16580,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6470+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5885,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16580,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5882,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 maybe_full", false,-1);
        tracep->declBit(c+5880,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 empty", false,-1);
        tracep->declBit(c+19046,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 do_enq", false,-1);
        tracep->declBit(c+6471,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_14 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 reset", false,-1);
        tracep->declBit(c+5886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_ready", false,-1);
        tracep->declBit(c+18999,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5887,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_ready", false,-1);
        tracep->declBit(c+5888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_valid", false,-1);
        tracep->declBus(c+5889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6472+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16581,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6473+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16581,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6474+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16581,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5888,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 maybe_full", false,-1);
        tracep->declBit(c+5886,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 empty", false,-1);
        tracep->declBit(c+19047,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 do_enq", false,-1);
        tracep->declBit(c+6475,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_15 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 reset", false,-1);
        tracep->declBit(c+5892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_ready", false,-1);
        tracep->declBit(c+19000,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_ready", false,-1);
        tracep->declBit(c+5894,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_valid", false,-1);
        tracep->declBus(c+5895,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5896,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5897,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6476+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5895,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6493,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6494,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16582,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6495+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5896,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6493,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6494,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16582,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6512+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5897,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6493,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6494,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16582,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6494,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6493,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6529,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 maybe_full", false,-1);
        tracep->declBit(c+6530,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 ptr_match", false,-1);
        tracep->declBit(c+6531,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 empty", false,-1);
        tracep->declBit(c+6532,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 full", false,-1);
        tracep->declBit(c+19048,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 do_enq", false,-1);
        tracep->declBit(c+6533,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 do_deq", false,-1);
        tracep->declBit(c+6534,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 wrap", false,-1);
        tracep->declBit(c+6535,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_16 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 reset", false,-1);
        tracep->declBit(c+5898,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_ready", false,-1);
        tracep->declBit(c+19001,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_ready", false,-1);
        tracep->declBit(c+5900,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_valid", false,-1);
        tracep->declBus(c+5901,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5902,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5903,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6536+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5901,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6553,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6554,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16583,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6555+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5902,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6553,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6554,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16583,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6572+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5903,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6553,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6554,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16583,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6554,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6553,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6589,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 maybe_full", false,-1);
        tracep->declBit(c+6590,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 ptr_match", false,-1);
        tracep->declBit(c+6591,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 empty", false,-1);
        tracep->declBit(c+6592,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 full", false,-1);
        tracep->declBit(c+19049,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 do_enq", false,-1);
        tracep->declBit(c+6593,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 do_deq", false,-1);
        tracep->declBit(c+6594,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 wrap", false,-1);
        tracep->declBit(c+6595,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_17 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 reset", false,-1);
        tracep->declBit(c+5904,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_ready", false,-1);
        tracep->declBit(c+19002,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5905,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_ready", false,-1);
        tracep->declBit(c+5906,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_valid", false,-1);
        tracep->declBus(c+5907,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5908,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5909,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6596+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5907,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6613,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6614,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16584,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6615+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5908,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6613,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6614,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16584,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6632+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5909,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6613,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6614,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16584,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6614,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6613,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6649,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 maybe_full", false,-1);
        tracep->declBit(c+6650,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 ptr_match", false,-1);
        tracep->declBit(c+6651,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 empty", false,-1);
        tracep->declBit(c+6652,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 full", false,-1);
        tracep->declBit(c+19050,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 do_enq", false,-1);
        tracep->declBit(c+6653,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 do_deq", false,-1);
        tracep->declBit(c+6654,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 wrap", false,-1);
        tracep->declBit(c+6655,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_18 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 reset", false,-1);
        tracep->declBit(c+5910,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_ready", false,-1);
        tracep->declBit(c+19003,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5911,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_ready", false,-1);
        tracep->declBit(c+5912,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_valid", false,-1);
        tracep->declBus(c+5913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5914,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5915,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6656+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5913,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6673,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6674,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16585,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6675+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5914,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6673,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6674,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16585,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6692+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5915,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6673,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6674,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16585,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6674,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6673,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6709,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 maybe_full", false,-1);
        tracep->declBit(c+6710,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 ptr_match", false,-1);
        tracep->declBit(c+6711,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 empty", false,-1);
        tracep->declBit(c+6712,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 full", false,-1);
        tracep->declBit(c+19051,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 do_enq", false,-1);
        tracep->declBit(c+6713,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 do_deq", false,-1);
        tracep->declBit(c+6714,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 wrap", false,-1);
        tracep->declBit(c+6715,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_19 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 reset", false,-1);
        tracep->declBit(c+5916,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_ready", false,-1);
        tracep->declBit(c+19004,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5917,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_ready", false,-1);
        tracep->declBit(c+5918,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_valid", false,-1);
        tracep->declBus(c+5919,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5920,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5921,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6716+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5919,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6733,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6734,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16586,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6735+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5920,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6733,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6734,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16586,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6752+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5921,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6733,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6734,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16586,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6734,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6733,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6769,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 maybe_full", false,-1);
        tracep->declBit(c+6770,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 ptr_match", false,-1);
        tracep->declBit(c+6771,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 empty", false,-1);
        tracep->declBit(c+6772,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 full", false,-1);
        tracep->declBit(c+19052,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 do_enq", false,-1);
        tracep->declBit(c+6773,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 do_deq", false,-1);
        tracep->declBit(c+6774,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 wrap", false,-1);
        tracep->declBit(c+6775,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_20 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 reset", false,-1);
        tracep->declBit(c+5922,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_ready", false,-1);
        tracep->declBit(c+19005,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5923,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_ready", false,-1);
        tracep->declBit(c+5924,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_valid", false,-1);
        tracep->declBus(c+5925,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5926,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5927,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6776+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5925,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6793,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6794,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16587,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6795+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5926,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6793,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6794,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16587,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6812+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5927,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6793,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6794,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16587,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6794,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6793,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6829,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 maybe_full", false,-1);
        tracep->declBit(c+6830,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 ptr_match", false,-1);
        tracep->declBit(c+6831,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 empty", false,-1);
        tracep->declBit(c+6832,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 full", false,-1);
        tracep->declBit(c+19053,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 do_enq", false,-1);
        tracep->declBit(c+6833,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 do_deq", false,-1);
        tracep->declBit(c+6834,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 wrap", false,-1);
        tracep->declBit(c+6835,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_21 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 reset", false,-1);
        tracep->declBit(c+5928,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_ready", false,-1);
        tracep->declBit(c+19006,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5929,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_ready", false,-1);
        tracep->declBit(c+5930,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_valid", false,-1);
        tracep->declBus(c+5931,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5932,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5933,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6836+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5931,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBus(c+6854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16588,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBus(c+6855+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5932,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBus(c+6854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16588,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<17; i++) {
                tracep->declBit(c+6872+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5933,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+6853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_data", false,-1);
        tracep->declBus(c+6854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_addr", false,-1, 4,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16588,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ram_extra_id_MPORT_en", false,-1);
        tracep->declBus(c+6854,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 enq_ptr_value", false,-1, 4,0);
        tracep->declBus(c+6853,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 deq_ptr_value", false,-1, 4,0);
        tracep->declBit(c+6889,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 maybe_full", false,-1);
        tracep->declBit(c+6890,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 ptr_match", false,-1);
        tracep->declBit(c+6891,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 empty", false,-1);
        tracep->declBit(c+6892,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 full", false,-1);
        tracep->declBit(c+19054,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 do_enq", false,-1);
        tracep->declBit(c+6893,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 do_deq", false,-1);
        tracep->declBit(c+6894,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 wrap", false,-1);
        tracep->declBit(c+6895,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_22 wrap_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 reset", false,-1);
        tracep->declBit(c+5934,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_ready", false,-1);
        tracep->declBit(c+19007,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5935,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_ready", false,-1);
        tracep->declBit(c+5936,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_valid", false,-1);
        tracep->declBus(c+5937,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5938,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6896+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5937,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16589,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6897+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5938,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16589,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6898+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5939,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16589,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5936,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 maybe_full", false,-1);
        tracep->declBit(c+5934,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 empty", false,-1);
        tracep->declBit(c+19055,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 do_enq", false,-1);
        tracep->declBit(c+6899,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_23 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 reset", false,-1);
        tracep->declBit(c+5940,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_ready", false,-1);
        tracep->declBit(c+19008,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5941,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_ready", false,-1);
        tracep->declBit(c+5942,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_valid", false,-1);
        tracep->declBus(c+5943,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5944,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5945,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6900+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5943,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16590,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6901+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5944,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16590,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6902+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5945,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16590,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5942,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 maybe_full", false,-1);
        tracep->declBit(c+5940,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 empty", false,-1);
        tracep->declBit(c+19056,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 do_enq", false,-1);
        tracep->declBit(c+6903,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_24 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 reset", false,-1);
        tracep->declBit(c+5946,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_ready", false,-1);
        tracep->declBit(c+19009,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5947,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_ready", false,-1);
        tracep->declBit(c+5948,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_valid", false,-1);
        tracep->declBus(c+5949,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5950,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5951,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6904+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5949,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6905+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5950,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6906+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5951,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16591,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5948,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 maybe_full", false,-1);
        tracep->declBit(c+5946,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 empty", false,-1);
        tracep->declBit(c+19057,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 do_enq", false,-1);
        tracep->declBit(c+6907,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_25 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 reset", false,-1);
        tracep->declBit(c+5952,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_ready", false,-1);
        tracep->declBit(c+19010,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5953,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_ready", false,-1);
        tracep->declBit(c+5954,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_valid", false,-1);
        tracep->declBus(c+5955,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5956,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5957,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6908+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5955,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6909+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5956,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6910+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5957,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16592,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5954,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 maybe_full", false,-1);
        tracep->declBit(c+5952,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 empty", false,-1);
        tracep->declBit(c+19058,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 do_enq", false,-1);
        tracep->declBit(c+6911,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_26 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 reset", false,-1);
        tracep->declBit(c+5958,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_ready", false,-1);
        tracep->declBit(c+19011,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5959,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_ready", false,-1);
        tracep->declBit(c+5960,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_valid", false,-1);
        tracep->declBus(c+5961,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5962,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5963,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6912+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5961,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16593,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6913+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5962,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16593,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6914+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5963,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16593,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5960,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 maybe_full", false,-1);
        tracep->declBit(c+5958,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 empty", false,-1);
        tracep->declBit(c+19059,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 do_enq", false,-1);
        tracep->declBit(c+6915,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_27 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 reset", false,-1);
        tracep->declBit(c+5964,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_ready", false,-1);
        tracep->declBit(c+19012,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5965,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_ready", false,-1);
        tracep->declBit(c+5966,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_valid", false,-1);
        tracep->declBus(c+5967,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5968,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5969,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6916+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5967,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16594,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6917+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5968,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16594,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6918+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5969,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16594,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5966,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 maybe_full", false,-1);
        tracep->declBit(c+5964,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 empty", false,-1);
        tracep->declBit(c+19060,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 do_enq", false,-1);
        tracep->declBit(c+6919,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_28 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 reset", false,-1);
        tracep->declBit(c+5970,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_ready", false,-1);
        tracep->declBit(c+19013,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5971,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_ready", false,-1);
        tracep->declBit(c+5972,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_valid", false,-1);
        tracep->declBus(c+5973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5974,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5975,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6920+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5973,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16595,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6921+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5974,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16595,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6922+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5975,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16595,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5972,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 maybe_full", false,-1);
        tracep->declBit(c+5970,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 empty", false,-1);
        tracep->declBit(c+19061,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 do_enq", false,-1);
        tracep->declBit(c+6923,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_29 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 reset", false,-1);
        tracep->declBit(c+5976,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_ready", false,-1);
        tracep->declBit(c+19014,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5977,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_ready", false,-1);
        tracep->declBit(c+5978,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_valid", false,-1);
        tracep->declBus(c+5979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5981,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6924+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5979,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16596,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6925+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5980,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16596,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6926+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5981,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16596,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5978,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 maybe_full", false,-1);
        tracep->declBit(c+5976,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 empty", false,-1);
        tracep->declBit(c+19062,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 do_enq", false,-1);
        tracep->declBit(c+6927,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_30 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 reset", false,-1);
        tracep->declBit(c+5982,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_ready", false,-1);
        tracep->declBit(c+19015,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_valid", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_enq_bits_extra_id", false,-1);
        tracep->declBit(c+5983,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_ready", false,-1);
        tracep->declBit(c+5984,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_valid", false,-1);
        tracep->declBus(c+5985,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+5986,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+5987,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 io_deq_bits_extra_id", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6928+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+5985,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16597,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+6929+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+5986,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16597,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+6930+i*1,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id", true,(i+0));}}
        tracep->declBit(c+5987,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16597,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 ram_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+5984,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 maybe_full", false,-1);
        tracep->declBit(c+5982,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 empty", false,-1);
        tracep->declBit(c+19063,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 do_enq", false,-1);
        tracep->declBit(c+6931,"ysyxSoCFull fpga axi4yank_1 QueueCompatibility_31 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint reset", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull fpga axi4deint auto_in_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga axi4deint auto_in_awvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4deint auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4deint auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4deint auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4deint auto_in_awecho_extra_id", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4deint auto_in_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4deint auto_in_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4deint auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4deint auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4deint auto_in_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4deint auto_in_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4deint auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4deint auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga axi4deint auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga axi4deint auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4530,"ysyxSoCFull fpga axi4deint auto_in_becho_extra_id", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull fpga axi4deint auto_in_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga axi4deint auto_in_arvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4deint auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4deint auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4deint auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4deint auto_in_arecho_extra_id", false,-1);
        tracep->declBit(c+4534,"ysyxSoCFull fpga axi4deint auto_in_rready", false,-1);
        tracep->declBit(c+4535,"ysyxSoCFull fpga axi4deint auto_in_rvalid", false,-1);
        tracep->declBus(c+4536,"ysyxSoCFull fpga axi4deint auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga axi4deint auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4537,"ysyxSoCFull fpga axi4deint auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4538,"ysyxSoCFull fpga axi4deint auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4539,"ysyxSoCFull fpga axi4deint auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4540,"ysyxSoCFull fpga axi4deint auto_in_recho_extra_id", false,-1);
        tracep->declBit(c+4541,"ysyxSoCFull fpga axi4deint auto_in_rlast", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull fpga axi4deint auto_out_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga axi4deint auto_out_awvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4deint auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4deint auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4deint auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4deint auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4deint auto_out_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4deint auto_out_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4deint auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4deint auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4deint auto_out_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4deint auto_out_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4deint auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4deint auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga axi4deint auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga axi4deint auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4530,"ysyxSoCFull fpga axi4deint auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull fpga axi4deint auto_out_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga axi4deint auto_out_arvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4deint auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4deint auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4deint auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4deint auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+4521,"ysyxSoCFull fpga axi4deint auto_out_rready", false,-1);
        tracep->declBit(c+4522,"ysyxSoCFull fpga axi4deint auto_out_rvalid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_0_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_0_reset", false,-1);
        tracep->declBit(c+6932,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_ready", false,-1);
        tracep->declBit(c+6933,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_0_io_enq_bits_last", false,-1);
        tracep->declBit(c+6934,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_ready", false,-1);
        tracep->declBit(c+6935,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_valid", false,-1);
        tracep->declBus(c+6936,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6937,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6939,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6940,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6941,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6942,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6943,"ysyxSoCFull fpga axi4deint qs_queue_0_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_1_reset", false,-1);
        tracep->declBit(c+6944,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_ready", false,-1);
        tracep->declBit(c+6945,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_1_io_enq_bits_last", false,-1);
        tracep->declBit(c+6946,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_ready", false,-1);
        tracep->declBit(c+6947,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_valid", false,-1);
        tracep->declBus(c+6948,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6949,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6951,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6952,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6953,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6954,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6955,"ysyxSoCFull fpga axi4deint qs_queue_1_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_2_reset", false,-1);
        tracep->declBit(c+6956,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_ready", false,-1);
        tracep->declBit(c+6957,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_2_io_enq_bits_last", false,-1);
        tracep->declBit(c+6958,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_ready", false,-1);
        tracep->declBit(c+6959,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_valid", false,-1);
        tracep->declBus(c+6960,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6961,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6963,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6964,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6965,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6966,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6967,"ysyxSoCFull fpga axi4deint qs_queue_2_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_3_reset", false,-1);
        tracep->declBit(c+6968,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_ready", false,-1);
        tracep->declBit(c+6969,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_3_io_enq_bits_last", false,-1);
        tracep->declBit(c+6970,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_ready", false,-1);
        tracep->declBit(c+6971,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_valid", false,-1);
        tracep->declBus(c+6972,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6973,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6975,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6976,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6977,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6978,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6979,"ysyxSoCFull fpga axi4deint qs_queue_3_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_4_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_4_reset", false,-1);
        tracep->declBit(c+6980,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_ready", false,-1);
        tracep->declBit(c+6981,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_4_io_enq_bits_last", false,-1);
        tracep->declBit(c+6982,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_ready", false,-1);
        tracep->declBit(c+6983,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_valid", false,-1);
        tracep->declBus(c+6984,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6985,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6987,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+6988,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6989,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+6990,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+6991,"ysyxSoCFull fpga axi4deint qs_queue_4_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_5_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_5_reset", false,-1);
        tracep->declBit(c+6992,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_ready", false,-1);
        tracep->declBit(c+6993,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_5_io_enq_bits_last", false,-1);
        tracep->declBit(c+6994,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_ready", false,-1);
        tracep->declBit(c+6995,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_valid", false,-1);
        tracep->declBus(c+6996,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+6997,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+6999,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7000,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7001,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7002,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7003,"ysyxSoCFull fpga axi4deint qs_queue_5_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_6_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_6_reset", false,-1);
        tracep->declBit(c+7004,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_ready", false,-1);
        tracep->declBit(c+7005,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_6_io_enq_bits_last", false,-1);
        tracep->declBit(c+7006,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_ready", false,-1);
        tracep->declBit(c+7007,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_valid", false,-1);
        tracep->declBus(c+7008,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7009,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7011,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7012,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7013,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7014,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7015,"ysyxSoCFull fpga axi4deint qs_queue_6_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_7_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_7_reset", false,-1);
        tracep->declBit(c+7016,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_ready", false,-1);
        tracep->declBit(c+7017,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_7_io_enq_bits_last", false,-1);
        tracep->declBit(c+7018,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_ready", false,-1);
        tracep->declBit(c+7019,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_valid", false,-1);
        tracep->declBus(c+7020,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7021,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7023,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7024,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7025,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7026,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7027,"ysyxSoCFull fpga axi4deint qs_queue_7_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_8_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_8_reset", false,-1);
        tracep->declBit(c+7028,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_ready", false,-1);
        tracep->declBit(c+7029,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_8_io_enq_bits_last", false,-1);
        tracep->declBit(c+7030,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_ready", false,-1);
        tracep->declBit(c+7031,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_valid", false,-1);
        tracep->declBus(c+7032,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7033,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7035,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7036,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7037,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7038,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7039,"ysyxSoCFull fpga axi4deint qs_queue_8_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_9_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_9_reset", false,-1);
        tracep->declBit(c+7040,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_ready", false,-1);
        tracep->declBit(c+7041,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_9_io_enq_bits_last", false,-1);
        tracep->declBit(c+7042,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_ready", false,-1);
        tracep->declBit(c+7043,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_valid", false,-1);
        tracep->declBus(c+7044,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7045,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7047,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7048,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7049,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7050,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7051,"ysyxSoCFull fpga axi4deint qs_queue_9_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_10_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_10_reset", false,-1);
        tracep->declBit(c+7052,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_ready", false,-1);
        tracep->declBit(c+7053,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_10_io_enq_bits_last", false,-1);
        tracep->declBit(c+7054,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_ready", false,-1);
        tracep->declBit(c+7055,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_valid", false,-1);
        tracep->declBus(c+7056,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7057,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7059,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7060,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7061,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7062,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7063,"ysyxSoCFull fpga axi4deint qs_queue_10_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_11_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_11_reset", false,-1);
        tracep->declBit(c+7064,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_ready", false,-1);
        tracep->declBit(c+7065,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_11_io_enq_bits_last", false,-1);
        tracep->declBit(c+7066,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_ready", false,-1);
        tracep->declBit(c+7067,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_valid", false,-1);
        tracep->declBus(c+7068,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7069,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7071,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7072,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7073,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7074,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7075,"ysyxSoCFull fpga axi4deint qs_queue_11_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_12_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_12_reset", false,-1);
        tracep->declBit(c+7076,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_ready", false,-1);
        tracep->declBit(c+7077,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_12_io_enq_bits_last", false,-1);
        tracep->declBit(c+7078,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_ready", false,-1);
        tracep->declBit(c+7079,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_valid", false,-1);
        tracep->declBus(c+7080,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7081,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7083,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7084,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7085,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7086,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7087,"ysyxSoCFull fpga axi4deint qs_queue_12_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_13_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_13_reset", false,-1);
        tracep->declBit(c+7088,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_ready", false,-1);
        tracep->declBit(c+7089,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_13_io_enq_bits_last", false,-1);
        tracep->declBit(c+7090,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_ready", false,-1);
        tracep->declBit(c+7091,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_valid", false,-1);
        tracep->declBus(c+7092,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7093,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7095,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7096,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7097,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7098,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7099,"ysyxSoCFull fpga axi4deint qs_queue_13_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_14_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_14_reset", false,-1);
        tracep->declBit(c+7100,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_ready", false,-1);
        tracep->declBit(c+7101,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_14_io_enq_bits_last", false,-1);
        tracep->declBit(c+7102,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_ready", false,-1);
        tracep->declBit(c+7103,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_valid", false,-1);
        tracep->declBus(c+7104,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7105,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7107,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7108,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7109,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7110,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7111,"ysyxSoCFull fpga axi4deint qs_queue_14_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4deint qs_queue_15_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4deint qs_queue_15_reset", false,-1);
        tracep->declBit(c+7112,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_ready", false,-1);
        tracep->declBit(c+7113,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_valid", false,-1);
        tracep->declBus(c+4523,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+4524,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4526,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+4531,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4532,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4533,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+4527,"ysyxSoCFull fpga axi4deint qs_queue_15_io_enq_bits_last", false,-1);
        tracep->declBit(c+7114,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_ready", false,-1);
        tracep->declBit(c+7115,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_valid", false,-1);
        tracep->declBus(c+7116,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_id", false,-1, 3,0);
        tracep->declQuad(c+7117,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+7119,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7120,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7121,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+7122,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_echo_extra_id", false,-1);
        tracep->declBit(c+7123,"ysyxSoCFull fpga axi4deint qs_queue_15_io_deq_bits_last", false,-1);
        tracep->declBit(c+4535,"ysyxSoCFull fpga axi4deint locked", false,-1);
        tracep->declBus(c+7124,"ysyxSoCFull fpga axi4deint deq_id", false,-1, 3,0);
        tracep->declBus(c+7125,"ysyxSoCFull fpga axi4deint deq_OH", false,-1, 15,0);
        tracep->declBus(c+7126,"ysyxSoCFull fpga axi4deint enq_OH", false,-1, 15,0);
        tracep->declBus(c+7127,"ysyxSoCFull fpga axi4deint pending_count", false,-1, 3,0);
        tracep->declBit(c+7112,"ysyxSoCFull fpga axi4deint enq_readys_15", false,-1);
        tracep->declBit(c+7100,"ysyxSoCFull fpga axi4deint enq_readys_14", false,-1);
        tracep->declBit(c+7088,"ysyxSoCFull fpga axi4deint enq_readys_13", false,-1);
        tracep->declBit(c+7076,"ysyxSoCFull fpga axi4deint enq_readys_12", false,-1);
        tracep->declBit(c+7064,"ysyxSoCFull fpga axi4deint enq_readys_11", false,-1);
        tracep->declBit(c+7052,"ysyxSoCFull fpga axi4deint enq_readys_10", false,-1);
        tracep->declBit(c+7040,"ysyxSoCFull fpga axi4deint enq_readys_9", false,-1);
        tracep->declBit(c+7028,"ysyxSoCFull fpga axi4deint enq_readys_8", false,-1);
        tracep->declBit(c+7016,"ysyxSoCFull fpga axi4deint enq_readys_7", false,-1);
        tracep->declBit(c+7004,"ysyxSoCFull fpga axi4deint enq_readys_6", false,-1);
        tracep->declBit(c+6992,"ysyxSoCFull fpga axi4deint enq_readys_5", false,-1);
        tracep->declBit(c+6980,"ysyxSoCFull fpga axi4deint enq_readys_4", false,-1);
        tracep->declBit(c+6968,"ysyxSoCFull fpga axi4deint enq_readys_3", false,-1);
        tracep->declBit(c+6956,"ysyxSoCFull fpga axi4deint enq_readys_2", false,-1);
        tracep->declBit(c+6944,"ysyxSoCFull fpga axi4deint enq_readys_1", false,-1);
        tracep->declBit(c+6932,"ysyxSoCFull fpga axi4deint enq_readys_0", false,-1);
        tracep->declBit(c+7128,"ysyxSoCFull fpga axi4deint bundleOut_0_rready", false,-1);
        tracep->declBit(c+7129,"ysyxSoCFull fpga axi4deint pending_inc", false,-1);
        tracep->declBit(c+7123,"ysyxSoCFull fpga axi4deint deq_bits_15_last", false,-1);
        tracep->declBit(c+7111,"ysyxSoCFull fpga axi4deint deq_bits_14_last", false,-1);
        tracep->declBit(c+7099,"ysyxSoCFull fpga axi4deint deq_bits_13_last", false,-1);
        tracep->declBit(c+7087,"ysyxSoCFull fpga axi4deint deq_bits_12_last", false,-1);
        tracep->declBit(c+7075,"ysyxSoCFull fpga axi4deint deq_bits_11_last", false,-1);
        tracep->declBit(c+7063,"ysyxSoCFull fpga axi4deint deq_bits_10_last", false,-1);
        tracep->declBit(c+7051,"ysyxSoCFull fpga axi4deint deq_bits_9_last", false,-1);
        tracep->declBit(c+7039,"ysyxSoCFull fpga axi4deint deq_bits_8_last", false,-1);
        tracep->declBit(c+7027,"ysyxSoCFull fpga axi4deint deq_bits_7_last", false,-1);
        tracep->declBit(c+7015,"ysyxSoCFull fpga axi4deint deq_bits_6_last", false,-1);
        tracep->declBit(c+7003,"ysyxSoCFull fpga axi4deint deq_bits_5_last", false,-1);
        tracep->declBit(c+6991,"ysyxSoCFull fpga axi4deint deq_bits_4_last", false,-1);
        tracep->declBit(c+6979,"ysyxSoCFull fpga axi4deint deq_bits_3_last", false,-1);
        tracep->declBit(c+6967,"ysyxSoCFull fpga axi4deint deq_bits_2_last", false,-1);
        tracep->declBit(c+6955,"ysyxSoCFull fpga axi4deint deq_bits_1_last", false,-1);
        tracep->declBit(c+6943,"ysyxSoCFull fpga axi4deint deq_bits_0_last", false,-1);
        tracep->declBit(c+7130,"ysyxSoCFull fpga axi4deint bundleIn_0_rlast", false,-1);
        tracep->declBit(c+7131,"ysyxSoCFull fpga axi4deint pending_dec", false,-1);
        tracep->declBus(c+7132,"ysyxSoCFull fpga axi4deint pending_next", false,-1, 3,0);
        tracep->declBit(c+7133,"ysyxSoCFull fpga axi4deint pending_lo_lo_lo_lo", false,-1);
        tracep->declBus(c+7134,"ysyxSoCFull fpga axi4deint pending_count_1", false,-1, 3,0);
        tracep->declBit(c+7135,"ysyxSoCFull fpga axi4deint pending_inc_1", false,-1);
        tracep->declBit(c+7136,"ysyxSoCFull fpga axi4deint pending_dec_1", false,-1);
        tracep->declBus(c+7137,"ysyxSoCFull fpga axi4deint pending_next_1", false,-1, 3,0);
        tracep->declBit(c+7138,"ysyxSoCFull fpga axi4deint pending_lo_lo_lo_hi", false,-1);
        tracep->declBus(c+7139,"ysyxSoCFull fpga axi4deint pending_count_2", false,-1, 3,0);
        tracep->declBit(c+7140,"ysyxSoCFull fpga axi4deint pending_inc_2", false,-1);
        tracep->declBit(c+7141,"ysyxSoCFull fpga axi4deint pending_dec_2", false,-1);
        tracep->declBus(c+7142,"ysyxSoCFull fpga axi4deint pending_next_2", false,-1, 3,0);
        tracep->declBit(c+7143,"ysyxSoCFull fpga axi4deint pending_lo_lo_hi_lo", false,-1);
        tracep->declBus(c+7144,"ysyxSoCFull fpga axi4deint pending_count_3", false,-1, 3,0);
        tracep->declBit(c+7145,"ysyxSoCFull fpga axi4deint pending_inc_3", false,-1);
        tracep->declBit(c+7146,"ysyxSoCFull fpga axi4deint pending_dec_3", false,-1);
        tracep->declBus(c+7147,"ysyxSoCFull fpga axi4deint pending_next_3", false,-1, 3,0);
        tracep->declBit(c+7148,"ysyxSoCFull fpga axi4deint pending_lo_lo_hi_hi", false,-1);
        tracep->declBus(c+7149,"ysyxSoCFull fpga axi4deint pending_count_4", false,-1, 3,0);
        tracep->declBit(c+7150,"ysyxSoCFull fpga axi4deint pending_inc_4", false,-1);
        tracep->declBit(c+7151,"ysyxSoCFull fpga axi4deint pending_dec_4", false,-1);
        tracep->declBus(c+7152,"ysyxSoCFull fpga axi4deint pending_next_4", false,-1, 3,0);
        tracep->declBit(c+7153,"ysyxSoCFull fpga axi4deint pending_lo_hi_lo_lo", false,-1);
        tracep->declBus(c+7154,"ysyxSoCFull fpga axi4deint pending_count_5", false,-1, 3,0);
        tracep->declBit(c+7155,"ysyxSoCFull fpga axi4deint pending_inc_5", false,-1);
        tracep->declBit(c+7156,"ysyxSoCFull fpga axi4deint pending_dec_5", false,-1);
        tracep->declBus(c+7157,"ysyxSoCFull fpga axi4deint pending_next_5", false,-1, 3,0);
        tracep->declBit(c+7158,"ysyxSoCFull fpga axi4deint pending_lo_hi_lo_hi", false,-1);
        tracep->declBus(c+7159,"ysyxSoCFull fpga axi4deint pending_count_6", false,-1, 3,0);
        tracep->declBit(c+7160,"ysyxSoCFull fpga axi4deint pending_inc_6", false,-1);
        tracep->declBit(c+7161,"ysyxSoCFull fpga axi4deint pending_dec_6", false,-1);
        tracep->declBus(c+7162,"ysyxSoCFull fpga axi4deint pending_next_6", false,-1, 3,0);
        tracep->declBit(c+7163,"ysyxSoCFull fpga axi4deint pending_lo_hi_hi_lo", false,-1);
        tracep->declBus(c+7164,"ysyxSoCFull fpga axi4deint pending_count_7", false,-1, 3,0);
        tracep->declBit(c+7165,"ysyxSoCFull fpga axi4deint pending_inc_7", false,-1);
        tracep->declBit(c+7166,"ysyxSoCFull fpga axi4deint pending_dec_7", false,-1);
        tracep->declBus(c+7167,"ysyxSoCFull fpga axi4deint pending_next_7", false,-1, 3,0);
        tracep->declBit(c+7168,"ysyxSoCFull fpga axi4deint pending_lo_hi_hi_hi", false,-1);
        tracep->declBus(c+7169,"ysyxSoCFull fpga axi4deint pending_count_8", false,-1, 3,0);
        tracep->declBit(c+7170,"ysyxSoCFull fpga axi4deint pending_inc_8", false,-1);
        tracep->declBit(c+7171,"ysyxSoCFull fpga axi4deint pending_dec_8", false,-1);
        tracep->declBus(c+7172,"ysyxSoCFull fpga axi4deint pending_next_8", false,-1, 3,0);
        tracep->declBit(c+7173,"ysyxSoCFull fpga axi4deint pending_hi_lo_lo_lo", false,-1);
        tracep->declBus(c+7174,"ysyxSoCFull fpga axi4deint pending_count_9", false,-1, 3,0);
        tracep->declBit(c+7175,"ysyxSoCFull fpga axi4deint pending_inc_9", false,-1);
        tracep->declBit(c+7176,"ysyxSoCFull fpga axi4deint pending_dec_9", false,-1);
        tracep->declBus(c+7177,"ysyxSoCFull fpga axi4deint pending_next_9", false,-1, 3,0);
        tracep->declBit(c+7178,"ysyxSoCFull fpga axi4deint pending_hi_lo_lo_hi", false,-1);
        tracep->declBus(c+7179,"ysyxSoCFull fpga axi4deint pending_count_10", false,-1, 3,0);
        tracep->declBit(c+7180,"ysyxSoCFull fpga axi4deint pending_inc_10", false,-1);
        tracep->declBit(c+7181,"ysyxSoCFull fpga axi4deint pending_dec_10", false,-1);
        tracep->declBus(c+7182,"ysyxSoCFull fpga axi4deint pending_next_10", false,-1, 3,0);
        tracep->declBit(c+7183,"ysyxSoCFull fpga axi4deint pending_hi_lo_hi_lo", false,-1);
        tracep->declBus(c+7184,"ysyxSoCFull fpga axi4deint pending_count_11", false,-1, 3,0);
        tracep->declBit(c+7185,"ysyxSoCFull fpga axi4deint pending_inc_11", false,-1);
        tracep->declBit(c+7186,"ysyxSoCFull fpga axi4deint pending_dec_11", false,-1);
        tracep->declBus(c+7187,"ysyxSoCFull fpga axi4deint pending_next_11", false,-1, 3,0);
        tracep->declBit(c+7188,"ysyxSoCFull fpga axi4deint pending_hi_lo_hi_hi", false,-1);
        tracep->declBus(c+7189,"ysyxSoCFull fpga axi4deint pending_count_12", false,-1, 3,0);
        tracep->declBit(c+7190,"ysyxSoCFull fpga axi4deint pending_inc_12", false,-1);
        tracep->declBit(c+7191,"ysyxSoCFull fpga axi4deint pending_dec_12", false,-1);
        tracep->declBus(c+7192,"ysyxSoCFull fpga axi4deint pending_next_12", false,-1, 3,0);
        tracep->declBit(c+7193,"ysyxSoCFull fpga axi4deint pending_hi_hi_lo_lo", false,-1);
        tracep->declBus(c+7194,"ysyxSoCFull fpga axi4deint pending_count_13", false,-1, 3,0);
        tracep->declBit(c+7195,"ysyxSoCFull fpga axi4deint pending_inc_13", false,-1);
        tracep->declBit(c+7196,"ysyxSoCFull fpga axi4deint pending_dec_13", false,-1);
        tracep->declBus(c+7197,"ysyxSoCFull fpga axi4deint pending_next_13", false,-1, 3,0);
        tracep->declBit(c+7198,"ysyxSoCFull fpga axi4deint pending_hi_hi_lo_hi", false,-1);
        tracep->declBus(c+7199,"ysyxSoCFull fpga axi4deint pending_count_14", false,-1, 3,0);
        tracep->declBit(c+7200,"ysyxSoCFull fpga axi4deint pending_inc_14", false,-1);
        tracep->declBit(c+7201,"ysyxSoCFull fpga axi4deint pending_dec_14", false,-1);
        tracep->declBus(c+7202,"ysyxSoCFull fpga axi4deint pending_next_14", false,-1, 3,0);
        tracep->declBit(c+7203,"ysyxSoCFull fpga axi4deint pending_hi_hi_hi_lo", false,-1);
        tracep->declBus(c+7204,"ysyxSoCFull fpga axi4deint pending_count_15", false,-1, 3,0);
        tracep->declBit(c+7205,"ysyxSoCFull fpga axi4deint pending_inc_15", false,-1);
        tracep->declBit(c+7206,"ysyxSoCFull fpga axi4deint pending_dec_15", false,-1);
        tracep->declBus(c+7207,"ysyxSoCFull fpga axi4deint pending_next_15", false,-1, 3,0);
        tracep->declBit(c+7208,"ysyxSoCFull fpga axi4deint pending_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+7209,"ysyxSoCFull fpga axi4deint pending_lo", false,-1, 7,0);
        tracep->declBus(c+7210,"ysyxSoCFull fpga axi4deint pending", false,-1, 15,0);
        tracep->declBus(c+7211,"ysyxSoCFull fpga axi4deint winner", false,-1, 16,0);
        tracep->declBit(c+7212,"ysyxSoCFull fpga axi4deint deq_id_hi", false,-1);
        tracep->declBus(c+7213,"ysyxSoCFull fpga axi4deint deq_id_lo", false,-1, 15,0);
        tracep->declBit(c+7212,"ysyxSoCFull fpga axi4deint deq_id_hi_1", false,-1);
        tracep->declBus(c+7214,"ysyxSoCFull fpga axi4deint deq_id_hi_2", false,-1, 7,0);
        tracep->declBus(c+7215,"ysyxSoCFull fpga axi4deint deq_id_lo_1", false,-1, 7,0);
        tracep->declBit(c+7216,"ysyxSoCFull fpga axi4deint deq_id_hi_3", false,-1);
        tracep->declBus(c+7217,"ysyxSoCFull fpga axi4deint deq_id_hi_4", false,-1, 3,0);
        tracep->declBus(c+7218,"ysyxSoCFull fpga axi4deint deq_id_lo_2", false,-1, 3,0);
        tracep->declBit(c+7219,"ysyxSoCFull fpga axi4deint deq_id_hi_5", false,-1);
        tracep->declBus(c+7220,"ysyxSoCFull fpga axi4deint deq_id_hi_6", false,-1, 1,0);
        tracep->declBus(c+7221,"ysyxSoCFull fpga axi4deint deq_id_lo_3", false,-1, 1,0);
        tracep->declBit(c+7222,"ysyxSoCFull fpga axi4deint deq_id_hi_7", false,-1);
        tracep->declBit(c+7223,"ysyxSoCFull fpga axi4deint deq_id_lo_4", false,-1);
        tracep->declBit(c+6942,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_extra_id", false,-1);
        tracep->declBit(c+6954,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_extra_id", false,-1);
        tracep->declBit(c+6966,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_extra_id", false,-1);
        tracep->declBit(c+6978,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_extra_id", false,-1);
        tracep->declBit(c+6990,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_extra_id", false,-1);
        tracep->declBit(c+7002,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_extra_id", false,-1);
        tracep->declBit(c+7014,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_extra_id", false,-1);
        tracep->declBit(c+7026,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_extra_id", false,-1);
        tracep->declBit(c+7038,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_extra_id", false,-1);
        tracep->declBit(c+7050,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_extra_id", false,-1);
        tracep->declBit(c+7062,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_extra_id", false,-1);
        tracep->declBit(c+7074,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_extra_id", false,-1);
        tracep->declBit(c+7086,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_extra_id", false,-1);
        tracep->declBit(c+7098,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_extra_id", false,-1);
        tracep->declBit(c+7110,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_extra_id", false,-1);
        tracep->declBit(c+7122,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_extra_id", false,-1);
        tracep->declBus(c+6941,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6953,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6965,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6977,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6989,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7001,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7013,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7025,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7037,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7049,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7061,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7073,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7085,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7097,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7109,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+7121,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_tl_state_source", false,-1, 6,0);
        tracep->declBus(c+6940,"ysyxSoCFull fpga axi4deint deq_bits_0_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6952,"ysyxSoCFull fpga axi4deint deq_bits_1_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6964,"ysyxSoCFull fpga axi4deint deq_bits_2_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6976,"ysyxSoCFull fpga axi4deint deq_bits_3_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6988,"ysyxSoCFull fpga axi4deint deq_bits_4_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7000,"ysyxSoCFull fpga axi4deint deq_bits_5_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7012,"ysyxSoCFull fpga axi4deint deq_bits_6_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7024,"ysyxSoCFull fpga axi4deint deq_bits_7_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7036,"ysyxSoCFull fpga axi4deint deq_bits_8_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7048,"ysyxSoCFull fpga axi4deint deq_bits_9_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7060,"ysyxSoCFull fpga axi4deint deq_bits_10_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7072,"ysyxSoCFull fpga axi4deint deq_bits_11_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7084,"ysyxSoCFull fpga axi4deint deq_bits_12_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7096,"ysyxSoCFull fpga axi4deint deq_bits_13_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7108,"ysyxSoCFull fpga axi4deint deq_bits_14_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+7120,"ysyxSoCFull fpga axi4deint deq_bits_15_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+6939,"ysyxSoCFull fpga axi4deint deq_bits_0_resp", false,-1, 1,0);
        tracep->declBus(c+6951,"ysyxSoCFull fpga axi4deint deq_bits_1_resp", false,-1, 1,0);
        tracep->declBus(c+6963,"ysyxSoCFull fpga axi4deint deq_bits_2_resp", false,-1, 1,0);
        tracep->declBus(c+6975,"ysyxSoCFull fpga axi4deint deq_bits_3_resp", false,-1, 1,0);
        tracep->declBus(c+6987,"ysyxSoCFull fpga axi4deint deq_bits_4_resp", false,-1, 1,0);
        tracep->declBus(c+6999,"ysyxSoCFull fpga axi4deint deq_bits_5_resp", false,-1, 1,0);
        tracep->declBus(c+7011,"ysyxSoCFull fpga axi4deint deq_bits_6_resp", false,-1, 1,0);
        tracep->declBus(c+7023,"ysyxSoCFull fpga axi4deint deq_bits_7_resp", false,-1, 1,0);
        tracep->declBus(c+7035,"ysyxSoCFull fpga axi4deint deq_bits_8_resp", false,-1, 1,0);
        tracep->declBus(c+7047,"ysyxSoCFull fpga axi4deint deq_bits_9_resp", false,-1, 1,0);
        tracep->declBus(c+7059,"ysyxSoCFull fpga axi4deint deq_bits_10_resp", false,-1, 1,0);
        tracep->declBus(c+7071,"ysyxSoCFull fpga axi4deint deq_bits_11_resp", false,-1, 1,0);
        tracep->declBus(c+7083,"ysyxSoCFull fpga axi4deint deq_bits_12_resp", false,-1, 1,0);
        tracep->declBus(c+7095,"ysyxSoCFull fpga axi4deint deq_bits_13_resp", false,-1, 1,0);
        tracep->declBus(c+7107,"ysyxSoCFull fpga axi4deint deq_bits_14_resp", false,-1, 1,0);
        tracep->declBus(c+7119,"ysyxSoCFull fpga axi4deint deq_bits_15_resp", false,-1, 1,0);
        tracep->declQuad(c+6937,"ysyxSoCFull fpga axi4deint deq_bits_0_data", false,-1, 63,0);
        tracep->declQuad(c+6949,"ysyxSoCFull fpga axi4deint deq_bits_1_data", false,-1, 63,0);
        tracep->declQuad(c+6961,"ysyxSoCFull fpga axi4deint deq_bits_2_data", false,-1, 63,0);
        tracep->declQuad(c+6973,"ysyxSoCFull fpga axi4deint deq_bits_3_data", false,-1, 63,0);
        tracep->declQuad(c+6985,"ysyxSoCFull fpga axi4deint deq_bits_4_data", false,-1, 63,0);
        tracep->declQuad(c+6997,"ysyxSoCFull fpga axi4deint deq_bits_5_data", false,-1, 63,0);
        tracep->declQuad(c+7009,"ysyxSoCFull fpga axi4deint deq_bits_6_data", false,-1, 63,0);
        tracep->declQuad(c+7021,"ysyxSoCFull fpga axi4deint deq_bits_7_data", false,-1, 63,0);
        tracep->declQuad(c+7033,"ysyxSoCFull fpga axi4deint deq_bits_8_data", false,-1, 63,0);
        tracep->declQuad(c+7045,"ysyxSoCFull fpga axi4deint deq_bits_9_data", false,-1, 63,0);
        tracep->declQuad(c+7057,"ysyxSoCFull fpga axi4deint deq_bits_10_data", false,-1, 63,0);
        tracep->declQuad(c+7069,"ysyxSoCFull fpga axi4deint deq_bits_11_data", false,-1, 63,0);
        tracep->declQuad(c+7081,"ysyxSoCFull fpga axi4deint deq_bits_12_data", false,-1, 63,0);
        tracep->declQuad(c+7093,"ysyxSoCFull fpga axi4deint deq_bits_13_data", false,-1, 63,0);
        tracep->declQuad(c+7105,"ysyxSoCFull fpga axi4deint deq_bits_14_data", false,-1, 63,0);
        tracep->declQuad(c+7117,"ysyxSoCFull fpga axi4deint deq_bits_15_data", false,-1, 63,0);
        tracep->declBus(c+6936,"ysyxSoCFull fpga axi4deint deq_bits_0_id", false,-1, 3,0);
        tracep->declBus(c+6948,"ysyxSoCFull fpga axi4deint deq_bits_1_id", false,-1, 3,0);
        tracep->declBus(c+6960,"ysyxSoCFull fpga axi4deint deq_bits_2_id", false,-1, 3,0);
        tracep->declBus(c+6972,"ysyxSoCFull fpga axi4deint deq_bits_3_id", false,-1, 3,0);
        tracep->declBus(c+6984,"ysyxSoCFull fpga axi4deint deq_bits_4_id", false,-1, 3,0);
        tracep->declBus(c+6996,"ysyxSoCFull fpga axi4deint deq_bits_5_id", false,-1, 3,0);
        tracep->declBus(c+7008,"ysyxSoCFull fpga axi4deint deq_bits_6_id", false,-1, 3,0);
        tracep->declBus(c+7020,"ysyxSoCFull fpga axi4deint deq_bits_7_id", false,-1, 3,0);
        tracep->declBus(c+7032,"ysyxSoCFull fpga axi4deint deq_bits_8_id", false,-1, 3,0);
        tracep->declBus(c+7044,"ysyxSoCFull fpga axi4deint deq_bits_9_id", false,-1, 3,0);
        tracep->declBus(c+7056,"ysyxSoCFull fpga axi4deint deq_bits_10_id", false,-1, 3,0);
        tracep->declBus(c+7068,"ysyxSoCFull fpga axi4deint deq_bits_11_id", false,-1, 3,0);
        tracep->declBus(c+7080,"ysyxSoCFull fpga axi4deint deq_bits_12_id", false,-1, 3,0);
        tracep->declBus(c+7092,"ysyxSoCFull fpga axi4deint deq_bits_13_id", false,-1, 3,0);
        tracep->declBus(c+7104,"ysyxSoCFull fpga axi4deint deq_bits_14_id", false,-1, 3,0);
        tracep->declBus(c+7116,"ysyxSoCFull fpga axi4deint deq_bits_15_id", false,-1, 3,0);
        tracep->declBit(c+16423,"ysyxSoCFull fpga axi4index_1 auto_in_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga axi4index_1 auto_in_awvalid", false,-1);
        tracep->declBus(c+18876,"ysyxSoCFull fpga axi4index_1 auto_in_awid", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4index_1 auto_in_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4index_1 auto_in_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4index_1 auto_in_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4index_1 auto_in_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4index_1 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4index_1 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4index_1 auto_in_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4index_1 auto_in_bvalid", false,-1);
        tracep->declBus(c+4542,"ysyxSoCFull fpga axi4index_1 auto_in_bid", false,-1, 4,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4index_1 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga axi4index_1 auto_in_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga axi4index_1 auto_in_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16424,"ysyxSoCFull fpga axi4index_1 auto_in_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga axi4index_1 auto_in_arvalid", false,-1);
        tracep->declBus(c+18876,"ysyxSoCFull fpga axi4index_1 auto_in_arid", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4index_1 auto_in_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4index_1 auto_in_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4534,"ysyxSoCFull fpga axi4index_1 auto_in_rready", false,-1);
        tracep->declBit(c+4535,"ysyxSoCFull fpga axi4index_1 auto_in_rvalid", false,-1);
        tracep->declBus(c+4543,"ysyxSoCFull fpga axi4index_1 auto_in_rid", false,-1, 4,0);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga axi4index_1 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+4537,"ysyxSoCFull fpga axi4index_1 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+4538,"ysyxSoCFull fpga axi4index_1 auto_in_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4539,"ysyxSoCFull fpga axi4index_1 auto_in_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4541,"ysyxSoCFull fpga axi4index_1 auto_in_rlast", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull fpga axi4index_1 auto_out_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga axi4index_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4index_1 auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4index_1 auto_out_awecho_extra_id", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga axi4index_1 auto_out_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga axi4index_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga axi4index_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga axi4index_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga axi4index_1 auto_out_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga axi4index_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+4518,"ysyxSoCFull fpga axi4index_1 auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga axi4index_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga axi4index_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga axi4index_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4530,"ysyxSoCFull fpga axi4index_1 auto_out_becho_extra_id", false,-1);
        tracep->declBit(c+16424,"ysyxSoCFull fpga axi4index_1 auto_out_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga axi4index_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18871,"ysyxSoCFull fpga axi4index_1 auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18874,"ysyxSoCFull fpga axi4index_1 auto_out_arecho_extra_id", false,-1);
        tracep->declBit(c+4534,"ysyxSoCFull fpga axi4index_1 auto_out_rready", false,-1);
        tracep->declBit(c+4535,"ysyxSoCFull fpga axi4index_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+4536,"ysyxSoCFull fpga axi4index_1 auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga axi4index_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4537,"ysyxSoCFull fpga axi4index_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4538,"ysyxSoCFull fpga axi4index_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4539,"ysyxSoCFull fpga axi4index_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4540,"ysyxSoCFull fpga axi4index_1 auto_out_recho_extra_id", false,-1);
        tracep->declBit(c+4541,"ysyxSoCFull fpga axi4index_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4_1 reset", false,-1);
        tracep->declBit(c+18834,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18835,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga tl2axi4_1 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4455,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+4456,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+4457,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4458,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4459,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4460,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4463,"ysyxSoCFull fpga tl2axi4_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+16423,"ysyxSoCFull fpga tl2axi4_1 auto_out_awready", false,-1);
        tracep->declBit(c+18870,"ysyxSoCFull fpga tl2axi4_1 auto_out_awvalid", false,-1);
        tracep->declBus(c+18876,"ysyxSoCFull fpga tl2axi4_1 auto_out_awid", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga tl2axi4_1 auto_out_awecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga tl2axi4_1 auto_out_awecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4515,"ysyxSoCFull fpga tl2axi4_1 auto_out_wready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga tl2axi4_1 auto_out_wvalid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga tl2axi4_1 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga tl2axi4_1 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4516,"ysyxSoCFull fpga tl2axi4_1 auto_out_bready", false,-1);
        tracep->declBit(c+4517,"ysyxSoCFull fpga tl2axi4_1 auto_out_bvalid", false,-1);
        tracep->declBus(c+4542,"ysyxSoCFull fpga tl2axi4_1 auto_out_bid", false,-1, 4,0);
        tracep->declBus(c+4519,"ysyxSoCFull fpga tl2axi4_1 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+4528,"ysyxSoCFull fpga tl2axi4_1 auto_out_becho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4529,"ysyxSoCFull fpga tl2axi4_1 auto_out_becho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+16424,"ysyxSoCFull fpga tl2axi4_1 auto_out_arready", false,-1);
        tracep->declBit(c+18875,"ysyxSoCFull fpga tl2axi4_1 auto_out_arvalid", false,-1);
        tracep->declBus(c+18876,"ysyxSoCFull fpga tl2axi4_1 auto_out_arid", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga tl2axi4_1 auto_out_arecho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga tl2axi4_1 auto_out_arecho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4534,"ysyxSoCFull fpga tl2axi4_1 auto_out_rready", false,-1);
        tracep->declBit(c+4535,"ysyxSoCFull fpga tl2axi4_1 auto_out_rvalid", false,-1);
        tracep->declBus(c+4543,"ysyxSoCFull fpga tl2axi4_1 auto_out_rid", false,-1, 4,0);
        tracep->declQuad(c+4461,"ysyxSoCFull fpga tl2axi4_1 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+4537,"ysyxSoCFull fpga tl2axi4_1 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+4538,"ysyxSoCFull fpga tl2axi4_1 auto_out_recho_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+4539,"ysyxSoCFull fpga tl2axi4_1 auto_out_recho_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+4541,"ysyxSoCFull fpga tl2axi4_1 auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4_1 monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4_1 monitor_reset", false,-1);
        tracep->declBit(c+19064,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18835,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4455,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+7224,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4457,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7225,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+7226,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7227,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7228,"ysyxSoCFull fpga tl2axi4_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4_1 deq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4_1 deq_reset", false,-1);
        tracep->declBit(c+7229,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_ready", false,-1);
        tracep->declBit(c+19065,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_valid", false,-1);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19066,"ysyxSoCFull fpga tl2axi4_1 deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_ready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_valid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16598,"ysyxSoCFull fpga tl2axi4_1 deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_reset", false,-1);
        tracep->declBit(c+7230,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_ready", false,-1);
        tracep->declBit(c+19067,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_valid", false,-1);
        tracep->declBus(c+19068,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18953,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_enq_bits_wen", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_ready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_valid", false,-1);
        tracep->declBus(c+18876,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19071,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq_io_deq_bits_wen", false,-1);
        tracep->declBit(c+18953,"ysyxSoCFull fpga tl2axi4_1 a_isPut", false,-1);
        tracep->declBus(c+7231,"ysyxSoCFull fpga tl2axi4_1 count_7", false,-1, 4,0);
        tracep->declBit(c+7232,"ysyxSoCFull fpga tl2axi4_1 idle_6", false,-1);
        tracep->declBit(c+7233,"ysyxSoCFull fpga tl2axi4_1 write_6", false,-1);
        tracep->declBit(c+16599,"ysyxSoCFull fpga tl2axi4_1 mismatch_6", false,-1);
        tracep->declBit(c+19072,"ysyxSoCFull fpga tl2axi4_1 idStall_6", false,-1);
        tracep->declBus(c+7234,"ysyxSoCFull fpga tl2axi4_1 count_6", false,-1, 4,0);
        tracep->declBit(c+7235,"ysyxSoCFull fpga tl2axi4_1 idle_5", false,-1);
        tracep->declBit(c+7236,"ysyxSoCFull fpga tl2axi4_1 write_5", false,-1);
        tracep->declBit(c+16600,"ysyxSoCFull fpga tl2axi4_1 mismatch_5", false,-1);
        tracep->declBit(c+19073,"ysyxSoCFull fpga tl2axi4_1 idStall_5", false,-1);
        tracep->declBus(c+7237,"ysyxSoCFull fpga tl2axi4_1 count_5", false,-1, 4,0);
        tracep->declBit(c+7238,"ysyxSoCFull fpga tl2axi4_1 idle_4", false,-1);
        tracep->declBit(c+7239,"ysyxSoCFull fpga tl2axi4_1 write_4", false,-1);
        tracep->declBit(c+16601,"ysyxSoCFull fpga tl2axi4_1 mismatch_4", false,-1);
        tracep->declBit(c+19074,"ysyxSoCFull fpga tl2axi4_1 idStall_4", false,-1);
        tracep->declBus(c+7240,"ysyxSoCFull fpga tl2axi4_1 count_4", false,-1, 4,0);
        tracep->declBit(c+7241,"ysyxSoCFull fpga tl2axi4_1 idle_3", false,-1);
        tracep->declBit(c+7242,"ysyxSoCFull fpga tl2axi4_1 write_3", false,-1);
        tracep->declBit(c+16602,"ysyxSoCFull fpga tl2axi4_1 mismatch_3", false,-1);
        tracep->declBit(c+19075,"ysyxSoCFull fpga tl2axi4_1 idStall_3", false,-1);
        tracep->declBus(c+7243,"ysyxSoCFull fpga tl2axi4_1 count_3", false,-1, 4,0);
        tracep->declBit(c+7244,"ysyxSoCFull fpga tl2axi4_1 idle_2", false,-1);
        tracep->declBit(c+7245,"ysyxSoCFull fpga tl2axi4_1 write_2", false,-1);
        tracep->declBit(c+16603,"ysyxSoCFull fpga tl2axi4_1 mismatch_2", false,-1);
        tracep->declBit(c+19076,"ysyxSoCFull fpga tl2axi4_1 idStall_2", false,-1);
        tracep->declBus(c+7246,"ysyxSoCFull fpga tl2axi4_1 count_2", false,-1, 4,0);
        tracep->declBit(c+7247,"ysyxSoCFull fpga tl2axi4_1 idle_1", false,-1);
        tracep->declBit(c+7248,"ysyxSoCFull fpga tl2axi4_1 write_1", false,-1);
        tracep->declBit(c+16604,"ysyxSoCFull fpga tl2axi4_1 mismatch_1", false,-1);
        tracep->declBit(c+19077,"ysyxSoCFull fpga tl2axi4_1 idStall_1", false,-1);
        tracep->declBus(c+7249,"ysyxSoCFull fpga tl2axi4_1 count_1", false,-1, 4,0);
        tracep->declBit(c+7250,"ysyxSoCFull fpga tl2axi4_1 idle", false,-1);
        tracep->declBit(c+7251,"ysyxSoCFull fpga tl2axi4_1 write", false,-1);
        tracep->declBit(c+16605,"ysyxSoCFull fpga tl2axi4_1 mismatch", false,-1);
        tracep->declBit(c+19078,"ysyxSoCFull fpga tl2axi4_1 idStall_0", false,-1);
        tracep->declBit(c+7252,"ysyxSoCFull fpga tl2axi4_1 count_23", false,-1);
        tracep->declBit(c+7253,"ysyxSoCFull fpga tl2axi4_1 idle_22", false,-1);
        tracep->declBit(c+7254,"ysyxSoCFull fpga tl2axi4_1 count_22", false,-1);
        tracep->declBit(c+7255,"ysyxSoCFull fpga tl2axi4_1 idle_21", false,-1);
        tracep->declBit(c+7256,"ysyxSoCFull fpga tl2axi4_1 count_21", false,-1);
        tracep->declBit(c+7257,"ysyxSoCFull fpga tl2axi4_1 idle_20", false,-1);
        tracep->declBit(c+7258,"ysyxSoCFull fpga tl2axi4_1 count_20", false,-1);
        tracep->declBit(c+7259,"ysyxSoCFull fpga tl2axi4_1 idle_19", false,-1);
        tracep->declBit(c+7260,"ysyxSoCFull fpga tl2axi4_1 count_19", false,-1);
        tracep->declBit(c+7261,"ysyxSoCFull fpga tl2axi4_1 idle_18", false,-1);
        tracep->declBit(c+7262,"ysyxSoCFull fpga tl2axi4_1 count_18", false,-1);
        tracep->declBit(c+7263,"ysyxSoCFull fpga tl2axi4_1 idle_17", false,-1);
        tracep->declBit(c+7264,"ysyxSoCFull fpga tl2axi4_1 count_17", false,-1);
        tracep->declBit(c+7265,"ysyxSoCFull fpga tl2axi4_1 idle_16", false,-1);
        tracep->declBit(c+7266,"ysyxSoCFull fpga tl2axi4_1 count_16", false,-1);
        tracep->declBit(c+7267,"ysyxSoCFull fpga tl2axi4_1 idle_15", false,-1);
        tracep->declBit(c+7268,"ysyxSoCFull fpga tl2axi4_1 count_15", false,-1);
        tracep->declBit(c+7269,"ysyxSoCFull fpga tl2axi4_1 idle_14", false,-1);
        tracep->declBit(c+7270,"ysyxSoCFull fpga tl2axi4_1 count_14", false,-1);
        tracep->declBit(c+7271,"ysyxSoCFull fpga tl2axi4_1 idle_13", false,-1);
        tracep->declBit(c+7272,"ysyxSoCFull fpga tl2axi4_1 count_13", false,-1);
        tracep->declBit(c+7273,"ysyxSoCFull fpga tl2axi4_1 idle_12", false,-1);
        tracep->declBit(c+7274,"ysyxSoCFull fpga tl2axi4_1 count_12", false,-1);
        tracep->declBit(c+7275,"ysyxSoCFull fpga tl2axi4_1 idle_11", false,-1);
        tracep->declBit(c+7276,"ysyxSoCFull fpga tl2axi4_1 count_11", false,-1);
        tracep->declBit(c+7277,"ysyxSoCFull fpga tl2axi4_1 idle_10", false,-1);
        tracep->declBit(c+7278,"ysyxSoCFull fpga tl2axi4_1 count_10", false,-1);
        tracep->declBit(c+7279,"ysyxSoCFull fpga tl2axi4_1 idle_9", false,-1);
        tracep->declBit(c+7280,"ysyxSoCFull fpga tl2axi4_1 count_9", false,-1);
        tracep->declBit(c+7281,"ysyxSoCFull fpga tl2axi4_1 idle_8", false,-1);
        tracep->declBit(c+7282,"ysyxSoCFull fpga tl2axi4_1 count_8", false,-1);
        tracep->declBit(c+7283,"ysyxSoCFull fpga tl2axi4_1 idle_7", false,-1);
        tracep->declBus(c+7284,"ysyxSoCFull fpga tl2axi4_1 counter", false,-1, 4,0);
        tracep->declBit(c+7285,"ysyxSoCFull fpga tl2axi4_1 a_first", false,-1);
        tracep->declBit(c+19079,"ysyxSoCFull fpga tl2axi4_1 stall", false,-1);
        tracep->declBit(c+7286,"ysyxSoCFull fpga tl2axi4_1 doneAW", false,-1);
        tracep->declBit(c+7230,"ysyxSoCFull fpga tl2axi4_1 out_arw_ready", false,-1);
        tracep->declBit(c+7229,"ysyxSoCFull fpga tl2axi4_1 out_wready", false,-1);
        tracep->declBit(c+19080,"ysyxSoCFull fpga tl2axi4_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+18952,"ysyxSoCFull fpga tl2axi4_1 beats1_decode", false,-1, 4,0);
        tracep->declBus(c+19081,"ysyxSoCFull fpga tl2axi4_1 beats1", false,-1, 4,0);
        tracep->declBus(c+7287,"ysyxSoCFull fpga tl2axi4_1 counter1", false,-1, 4,0);
        tracep->declBit(c+16606,"ysyxSoCFull fpga tl2axi4_1 a_last", false,-1);
        tracep->declBit(c+19071,"ysyxSoCFull fpga tl2axi4_1 queue_arw_bits_wen", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull fpga tl2axi4_1 queue_arw_valid", false,-1);
        tracep->declBus(c+19082,"ysyxSoCFull fpga tl2axi4_1 out_arw_bits_id", false,-1, 4,0);
        tracep->declBit(c+19083,"ysyxSoCFull fpga tl2axi4_1 out_arw_valid", false,-1);
        tracep->declBit(c+7288,"ysyxSoCFull fpga tl2axi4_1 r_holds_d", false,-1);
        tracep->declBus(c+7289,"ysyxSoCFull fpga tl2axi4_1 b_delay", false,-1, 2,0);
        tracep->declBit(c+7290,"ysyxSoCFull fpga tl2axi4_1 r_wins", false,-1);
        tracep->declBit(c+4534,"ysyxSoCFull fpga tl2axi4_1 bundleOut_0_rready", false,-1);
        tracep->declBit(c+7291,"ysyxSoCFull fpga tl2axi4_1 bundleOut_0_bready", false,-1);
        tracep->declBit(c+7292,"ysyxSoCFull fpga tl2axi4_1 bundleIn_0_d_valid", false,-1);
        tracep->declBit(c+7293,"ysyxSoCFull fpga tl2axi4_1 r_first", false,-1);
        tracep->declBit(c+7294,"ysyxSoCFull fpga tl2axi4_1 r_denied_r", false,-1);
        tracep->declBit(c+7295,"ysyxSoCFull fpga tl2axi4_1 r_corrupt", false,-1);
        tracep->declBit(c+7296,"ysyxSoCFull fpga tl2axi4_1 b_denied", false,-1);
        tracep->declBit(c+7297,"ysyxSoCFull fpga tl2axi4_1 r_d_corrupt", false,-1);
        tracep->declBit(c+19084,"ysyxSoCFull fpga tl2axi4_1 a_sel_0", false,-1);
        tracep->declBit(c+19085,"ysyxSoCFull fpga tl2axi4_1 a_sel_1", false,-1);
        tracep->declBit(c+19086,"ysyxSoCFull fpga tl2axi4_1 a_sel_2", false,-1);
        tracep->declBit(c+19087,"ysyxSoCFull fpga tl2axi4_1 a_sel_3", false,-1);
        tracep->declBit(c+19088,"ysyxSoCFull fpga tl2axi4_1 a_sel_4", false,-1);
        tracep->declBit(c+19089,"ysyxSoCFull fpga tl2axi4_1 a_sel_5", false,-1);
        tracep->declBit(c+19090,"ysyxSoCFull fpga tl2axi4_1 a_sel_6", false,-1);
        tracep->declBit(c+19091,"ysyxSoCFull fpga tl2axi4_1 a_sel_7", false,-1);
        tracep->declBit(c+19092,"ysyxSoCFull fpga tl2axi4_1 a_sel_8", false,-1);
        tracep->declBit(c+19093,"ysyxSoCFull fpga tl2axi4_1 a_sel_9", false,-1);
        tracep->declBit(c+19094,"ysyxSoCFull fpga tl2axi4_1 a_sel_10", false,-1);
        tracep->declBit(c+19095,"ysyxSoCFull fpga tl2axi4_1 a_sel_11", false,-1);
        tracep->declBit(c+19096,"ysyxSoCFull fpga tl2axi4_1 a_sel_12", false,-1);
        tracep->declBit(c+19097,"ysyxSoCFull fpga tl2axi4_1 a_sel_13", false,-1);
        tracep->declBit(c+19098,"ysyxSoCFull fpga tl2axi4_1 a_sel_14", false,-1);
        tracep->declBit(c+19099,"ysyxSoCFull fpga tl2axi4_1 a_sel_15", false,-1);
        tracep->declBit(c+19100,"ysyxSoCFull fpga tl2axi4_1 a_sel_16", false,-1);
        tracep->declBit(c+19101,"ysyxSoCFull fpga tl2axi4_1 a_sel_17", false,-1);
        tracep->declBit(c+19102,"ysyxSoCFull fpga tl2axi4_1 a_sel_18", false,-1);
        tracep->declBit(c+19103,"ysyxSoCFull fpga tl2axi4_1 a_sel_19", false,-1);
        tracep->declBit(c+19104,"ysyxSoCFull fpga tl2axi4_1 a_sel_20", false,-1);
        tracep->declBit(c+19105,"ysyxSoCFull fpga tl2axi4_1 a_sel_21", false,-1);
        tracep->declBit(c+19106,"ysyxSoCFull fpga tl2axi4_1 a_sel_22", false,-1);
        tracep->declBus(c+7298,"ysyxSoCFull fpga tl2axi4_1 d_sel_shiftAmount", false,-1, 4,0);
        tracep->declBit(c+7299,"ysyxSoCFull fpga tl2axi4_1 d_sel_0", false,-1);
        tracep->declBit(c+7300,"ysyxSoCFull fpga tl2axi4_1 d_sel_1", false,-1);
        tracep->declBit(c+7301,"ysyxSoCFull fpga tl2axi4_1 d_sel_2", false,-1);
        tracep->declBit(c+7302,"ysyxSoCFull fpga tl2axi4_1 d_sel_3", false,-1);
        tracep->declBit(c+7303,"ysyxSoCFull fpga tl2axi4_1 d_sel_4", false,-1);
        tracep->declBit(c+7304,"ysyxSoCFull fpga tl2axi4_1 d_sel_5", false,-1);
        tracep->declBit(c+7305,"ysyxSoCFull fpga tl2axi4_1 d_sel_6", false,-1);
        tracep->declBit(c+7306,"ysyxSoCFull fpga tl2axi4_1 d_sel_7", false,-1);
        tracep->declBit(c+7307,"ysyxSoCFull fpga tl2axi4_1 d_sel_8", false,-1);
        tracep->declBit(c+7308,"ysyxSoCFull fpga tl2axi4_1 d_sel_9", false,-1);
        tracep->declBit(c+7309,"ysyxSoCFull fpga tl2axi4_1 d_sel_10", false,-1);
        tracep->declBit(c+7310,"ysyxSoCFull fpga tl2axi4_1 d_sel_11", false,-1);
        tracep->declBit(c+7311,"ysyxSoCFull fpga tl2axi4_1 d_sel_12", false,-1);
        tracep->declBit(c+7312,"ysyxSoCFull fpga tl2axi4_1 d_sel_13", false,-1);
        tracep->declBit(c+7313,"ysyxSoCFull fpga tl2axi4_1 d_sel_14", false,-1);
        tracep->declBit(c+7314,"ysyxSoCFull fpga tl2axi4_1 d_sel_15", false,-1);
        tracep->declBit(c+7315,"ysyxSoCFull fpga tl2axi4_1 d_sel_16", false,-1);
        tracep->declBit(c+7316,"ysyxSoCFull fpga tl2axi4_1 d_sel_17", false,-1);
        tracep->declBit(c+7317,"ysyxSoCFull fpga tl2axi4_1 d_sel_18", false,-1);
        tracep->declBit(c+7318,"ysyxSoCFull fpga tl2axi4_1 d_sel_19", false,-1);
        tracep->declBit(c+7319,"ysyxSoCFull fpga tl2axi4_1 d_sel_20", false,-1);
        tracep->declBit(c+7320,"ysyxSoCFull fpga tl2axi4_1 d_sel_21", false,-1);
        tracep->declBit(c+7321,"ysyxSoCFull fpga tl2axi4_1 d_sel_22", false,-1);
        tracep->declBit(c+7322,"ysyxSoCFull fpga tl2axi4_1 d_last", false,-1);
        tracep->declBit(c+19107,"ysyxSoCFull fpga tl2axi4_1 inc", false,-1);
        tracep->declBit(c+7323,"ysyxSoCFull fpga tl2axi4_1 dec", false,-1);
        tracep->declBit(c+19108,"ysyxSoCFull fpga tl2axi4_1 inc_1", false,-1);
        tracep->declBit(c+7324,"ysyxSoCFull fpga tl2axi4_1 dec_1", false,-1);
        tracep->declBit(c+19109,"ysyxSoCFull fpga tl2axi4_1 inc_2", false,-1);
        tracep->declBit(c+7325,"ysyxSoCFull fpga tl2axi4_1 dec_2", false,-1);
        tracep->declBit(c+19110,"ysyxSoCFull fpga tl2axi4_1 inc_3", false,-1);
        tracep->declBit(c+7326,"ysyxSoCFull fpga tl2axi4_1 dec_3", false,-1);
        tracep->declBit(c+19111,"ysyxSoCFull fpga tl2axi4_1 inc_4", false,-1);
        tracep->declBit(c+7327,"ysyxSoCFull fpga tl2axi4_1 dec_4", false,-1);
        tracep->declBit(c+19112,"ysyxSoCFull fpga tl2axi4_1 inc_5", false,-1);
        tracep->declBit(c+7328,"ysyxSoCFull fpga tl2axi4_1 dec_5", false,-1);
        tracep->declBit(c+19113,"ysyxSoCFull fpga tl2axi4_1 inc_6", false,-1);
        tracep->declBit(c+7329,"ysyxSoCFull fpga tl2axi4_1 dec_6", false,-1);
        tracep->declBit(c+19114,"ysyxSoCFull fpga tl2axi4_1 inc_7", false,-1);
        tracep->declBit(c+7330,"ysyxSoCFull fpga tl2axi4_1 dec_7", false,-1);
        tracep->declBit(c+19115,"ysyxSoCFull fpga tl2axi4_1 inc_8", false,-1);
        tracep->declBit(c+7331,"ysyxSoCFull fpga tl2axi4_1 dec_8", false,-1);
        tracep->declBit(c+19116,"ysyxSoCFull fpga tl2axi4_1 inc_9", false,-1);
        tracep->declBit(c+7332,"ysyxSoCFull fpga tl2axi4_1 dec_9", false,-1);
        tracep->declBit(c+19117,"ysyxSoCFull fpga tl2axi4_1 inc_10", false,-1);
        tracep->declBit(c+7333,"ysyxSoCFull fpga tl2axi4_1 dec_10", false,-1);
        tracep->declBit(c+19118,"ysyxSoCFull fpga tl2axi4_1 inc_11", false,-1);
        tracep->declBit(c+7334,"ysyxSoCFull fpga tl2axi4_1 dec_11", false,-1);
        tracep->declBit(c+19119,"ysyxSoCFull fpga tl2axi4_1 inc_12", false,-1);
        tracep->declBit(c+7335,"ysyxSoCFull fpga tl2axi4_1 dec_12", false,-1);
        tracep->declBit(c+19120,"ysyxSoCFull fpga tl2axi4_1 inc_13", false,-1);
        tracep->declBit(c+7336,"ysyxSoCFull fpga tl2axi4_1 dec_13", false,-1);
        tracep->declBit(c+19121,"ysyxSoCFull fpga tl2axi4_1 inc_14", false,-1);
        tracep->declBit(c+7337,"ysyxSoCFull fpga tl2axi4_1 dec_14", false,-1);
        tracep->declBit(c+19122,"ysyxSoCFull fpga tl2axi4_1 inc_15", false,-1);
        tracep->declBit(c+7338,"ysyxSoCFull fpga tl2axi4_1 dec_15", false,-1);
        tracep->declBit(c+19123,"ysyxSoCFull fpga tl2axi4_1 inc_16", false,-1);
        tracep->declBit(c+7339,"ysyxSoCFull fpga tl2axi4_1 dec_16", false,-1);
        tracep->declBit(c+19124,"ysyxSoCFull fpga tl2axi4_1 inc_17", false,-1);
        tracep->declBit(c+7340,"ysyxSoCFull fpga tl2axi4_1 dec_17", false,-1);
        tracep->declBit(c+19125,"ysyxSoCFull fpga tl2axi4_1 inc_18", false,-1);
        tracep->declBit(c+7341,"ysyxSoCFull fpga tl2axi4_1 dec_18", false,-1);
        tracep->declBit(c+19126,"ysyxSoCFull fpga tl2axi4_1 inc_19", false,-1);
        tracep->declBit(c+7342,"ysyxSoCFull fpga tl2axi4_1 dec_19", false,-1);
        tracep->declBit(c+19127,"ysyxSoCFull fpga tl2axi4_1 inc_20", false,-1);
        tracep->declBit(c+7343,"ysyxSoCFull fpga tl2axi4_1 dec_20", false,-1);
        tracep->declBit(c+19128,"ysyxSoCFull fpga tl2axi4_1 inc_21", false,-1);
        tracep->declBit(c+7344,"ysyxSoCFull fpga tl2axi4_1 dec_21", false,-1);
        tracep->declBit(c+19129,"ysyxSoCFull fpga tl2axi4_1 inc_22", false,-1);
        tracep->declBit(c+7345,"ysyxSoCFull fpga tl2axi4_1 dec_22", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4_1 monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4_1 monitor reset", false,-1);
        tracep->declBit(c+19064,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18835,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18836,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_address", false,-1, 30,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4455,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+7224,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4457,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7225,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+7226,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7227,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7228,"ysyxSoCFull fpga tl2axi4_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18912,"ysyxSoCFull fpga tl2axi4_1 monitor source_ok", false,-1);
        tracep->declBus(c+18913,"ysyxSoCFull fpga tl2axi4_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+19130,"ysyxSoCFull fpga tl2axi4_1 monitor is_aligned", false,-1);
        tracep->declBus(c+18915,"ysyxSoCFull fpga tl2axi4_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+18916,"ysyxSoCFull fpga tl2axi4_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+18917,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size", false,-1);
        tracep->declBit(c+19131,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit", false,-1);
        tracep->declBit(c+19132,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+19133,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc", false,-1);
        tracep->declBit(c+19134,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+18922,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+19135,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+19136,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19137,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19138,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19139,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19140,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19141,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19142,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19143,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19144,"ysyxSoCFull fpga tl2axi4_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+19145,"ysyxSoCFull fpga tl2axi4_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+19146,"ysyxSoCFull fpga tl2axi4_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19147,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19148,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19149,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19150,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19151,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19152,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19153,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19154,"ysyxSoCFull fpga tl2axi4_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19155,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19156,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19157,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19158,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19159,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19160,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19161,"ysyxSoCFull fpga tl2axi4_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19162,"ysyxSoCFull fpga tl2axi4_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19163,"ysyxSoCFull fpga tl2axi4_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+7346,"ysyxSoCFull fpga tl2axi4_1 monitor source_ok_1", false,-1);
        tracep->declBus(c+18952,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+18953,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+7347,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+7348,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7349,"ysyxSoCFull fpga tl2axi4_1 monitor a_first", false,-1);
        tracep->declBus(c+7350,"ysyxSoCFull fpga tl2axi4_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+7351,"ysyxSoCFull fpga tl2axi4_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+7352,"ysyxSoCFull fpga tl2axi4_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+7353,"ysyxSoCFull fpga tl2axi4_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+7354,"ysyxSoCFull fpga tl2axi4_1 monitor address", false,-1, 30,0);
        tracep->declBus(c+7355,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4638,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+7356,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+7357,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+7358,"ysyxSoCFull fpga tl2axi4_1 monitor d_first", false,-1);
        tracep->declBus(c+7359,"ysyxSoCFull fpga tl2axi4_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+7360,"ysyxSoCFull fpga tl2axi4_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+7361,"ysyxSoCFull fpga tl2axi4_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+7362,"ysyxSoCFull fpga tl2axi4_1 monitor denied", false,-1);
        tracep->declArray(c+7363,"ysyxSoCFull fpga tl2axi4_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+7367,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+7383,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+7415,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+7416,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+7417,"ysyxSoCFull fpga tl2axi4_1 monitor a_first_1", false,-1);
        tracep->declBus(c+7418,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+7419,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+7420,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_1", false,-1);
        tracep->declArray(c+19164,"ysyxSoCFull fpga tl2axi4_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16607,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16608,"ysyxSoCFull fpga tl2axi4_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16609,"ysyxSoCFull fpga tl2axi4_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+7421,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+7425,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16613,"ysyxSoCFull fpga tl2axi4_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+7429,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+7430,"ysyxSoCFull fpga tl2axi4_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16614,"ysyxSoCFull fpga tl2axi4_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+7431,"ysyxSoCFull fpga tl2axi4_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16630,"ysyxSoCFull fpga tl2axi4_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+7447,"ysyxSoCFull fpga tl2axi4_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+7479,"ysyxSoCFull fpga tl2axi4_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+7480,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+7484,"ysyxSoCFull fpga tl2axi4_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+7516,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+7517,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+7518,"ysyxSoCFull fpga tl2axi4_1 monitor d_first_2", false,-1);
        tracep->declArray(c+7519,"ysyxSoCFull fpga tl2axi4_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBus(c+7523,"ysyxSoCFull fpga tl2axi4_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+7524,"ysyxSoCFull fpga tl2axi4_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+7556,"ysyxSoCFull fpga tl2axi4_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+26,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+27,"ysyxSoCFull fpga tl2axi4_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4_1 deq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4_1 deq reset", false,-1);
        tracep->declBit(c+7229,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_ready", false,-1);
        tracep->declBit(c+19065,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_valid", false,-1);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19066,"ysyxSoCFull fpga tl2axi4_1 deq io_enq_bits_last", false,-1);
        tracep->declBit(c+4515,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_ready", false,-1);
        tracep->declBit(c+18868,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_valid", false,-1);
        tracep->declQuad(c+16420,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16422,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+16598,"ysyxSoCFull fpga tl2axi4_1 deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+7557+i*2,"ysyxSoCFull fpga tl2axi4_1 deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7559,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+16662,"ysyxSoCFull fpga tl2axi4_1 deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7561+i*1,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+7562,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18828,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+16662,"ysyxSoCFull fpga tl2axi4_1 deq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7563+i*1,"ysyxSoCFull fpga tl2axi4_1 deq ram_last", true,(i+0));}}
        tracep->declBit(c+7564,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19066,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+16662,"ysyxSoCFull fpga tl2axi4_1 deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+7565,"ysyxSoCFull fpga tl2axi4_1 deq maybe_full", false,-1);
        tracep->declBit(c+7229,"ysyxSoCFull fpga tl2axi4_1 deq empty", false,-1);
        tracep->declBit(c+16662,"ysyxSoCFull fpga tl2axi4_1 deq do_enq", false,-1);
        tracep->declBit(c+16663,"ysyxSoCFull fpga tl2axi4_1 deq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq reset", false,-1);
        tracep->declBit(c+7230,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_ready", false,-1);
        tracep->declBit(c+19067,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_valid", false,-1);
        tracep->declBus(c+19068,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+18953,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_enq_bits_wen", false,-1);
        tracep->declBit(c+19069,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_ready", false,-1);
        tracep->declBit(c+19070,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_valid", false,-1);
        tracep->declBus(c+18876,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_id", false,-1, 4,0);
        tracep->declBus(c+18872,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_size", false,-1, 3,0);
        tracep->declBus(c+18873,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_echo_tl_state_source", false,-1, 6,0);
        tracep->declBit(c+19071,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq io_deq_bits_wen", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7566+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id", true,(i+0), 4,0);}}
        tracep->declBus(c+7567,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19068,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_data", false,-1, 4,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16664,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7568+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size", true,(i+0), 3,0);}}
        tracep->declBus(c+7569,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18825,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_mask", false,-1);
        tracep->declBit(c+16664,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7570+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7571,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18826,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_mask", false,-1);
        tracep->declBit(c+16664,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_echo_tl_state_source_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7572+i*1,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen", true,(i+0));}}
        tracep->declBit(c+7573,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+18953,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_mask", false,-1);
        tracep->declBit(c+16664,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq ram_wen_MPORT_en", false,-1);
        tracep->declBit(c+7574,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq maybe_full", false,-1);
        tracep->declBit(c+7230,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq empty", false,-1);
        tracep->declBit(c+16664,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq do_enq", false,-1);
        tracep->declBit(c+16665,"ysyxSoCFull fpga tl2axi4_1 queue_arw_deq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi42tl clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi42tl reset", false,-1);
        tracep->declBit(c+18884,"ysyxSoCFull fpga axi42tl auto_in_awready", false,-1);
        tracep->declBit(c+4553,"ysyxSoCFull fpga axi42tl auto_in_awvalid", false,-1);
        tracep->declBit(c+4554,"ysyxSoCFull fpga axi42tl auto_in_awid", false,-1);
        tracep->declBus(c+4555,"ysyxSoCFull fpga axi42tl auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga axi42tl auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+4557,"ysyxSoCFull fpga axi42tl auto_in_awsize", false,-1, 2,0);
        tracep->declBit(c+18885,"ysyxSoCFull fpga axi42tl auto_in_wready", false,-1);
        tracep->declBit(c+4558,"ysyxSoCFull fpga axi42tl auto_in_wvalid", false,-1);
        tracep->declQuad(c+4559,"ysyxSoCFull fpga axi42tl auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+4561,"ysyxSoCFull fpga axi42tl auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4562,"ysyxSoCFull fpga axi42tl auto_in_wlast", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga axi42tl auto_in_bready", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi42tl auto_in_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi42tl auto_in_bid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga axi42tl auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+18890,"ysyxSoCFull fpga axi42tl auto_in_arready", false,-1);
        tracep->declBit(c+4563,"ysyxSoCFull fpga axi42tl auto_in_arvalid", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull fpga axi42tl auto_in_arid", false,-1);
        tracep->declBus(c+4565,"ysyxSoCFull fpga axi42tl auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+4566,"ysyxSoCFull fpga axi42tl auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+4567,"ysyxSoCFull fpga axi42tl auto_in_arsize", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl auto_in_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi42tl auto_in_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi42tl auto_in_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi42tl auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi42tl auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+16429,"ysyxSoCFull fpga axi42tl auto_in_rlast", false,-1);
        tracep->declBit(c+18878,"ysyxSoCFull fpga axi42tl auto_out_a_ready", false,-1);
        tracep->declBit(c+4545,"ysyxSoCFull fpga axi42tl auto_out_a_valid", false,-1);
        tracep->declBus(c+4546,"ysyxSoCFull fpga axi42tl auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4547,"ysyxSoCFull fpga axi42tl auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+4548,"ysyxSoCFull fpga axi42tl auto_out_a_bits_source", false,-1, 3,0);
        tracep->declBus(c+4549,"ysyxSoCFull fpga axi42tl auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4550,"ysyxSoCFull fpga axi42tl auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4551,"ysyxSoCFull fpga axi42tl auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+18879,"ysyxSoCFull fpga axi42tl auto_out_d_ready", false,-1);
        tracep->declBit(c+18880,"ysyxSoCFull fpga axi42tl auto_out_d_valid", false,-1);
        tracep->declBus(c+18842,"ysyxSoCFull fpga axi42tl auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18844,"ysyxSoCFull fpga axi42tl auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+18845,"ysyxSoCFull fpga axi42tl auto_out_d_bits_source", false,-1, 3,0);
        tracep->declBit(c+18847,"ysyxSoCFull fpga axi42tl auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+18881,"ysyxSoCFull fpga axi42tl auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+18883,"ysyxSoCFull fpga axi42tl auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi42tl deq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi42tl deq_reset", false,-1);
        tracep->declBit(c+7575,"ysyxSoCFull fpga axi42tl deq_io_enq_ready", false,-1);
        tracep->declBit(c+19168,"ysyxSoCFull fpga axi42tl deq_io_enq_valid", false,-1);
        tracep->declBit(c+19169,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_id", false,-1);
        tracep->declQuad(c+18881,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19170,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+16666,"ysyxSoCFull fpga axi42tl deq_io_enq_bits_last", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl deq_io_deq_ready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi42tl deq_io_deq_valid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_id", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+16429,"ysyxSoCFull fpga axi42tl deq_io_deq_bits_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi42tl q_bdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi42tl q_bdeq_reset", false,-1);
        tracep->declBit(c+7576,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19171,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_valid", false,-1);
        tracep->declBit(c+19169,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_bits_id", false,-1);
        tracep->declBus(c+19172,"ysyxSoCFull fpga axi42tl q_bdeq_io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19173,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_ready", false,-1);
        tracep->declBit(c+19174,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_valid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_bits_id", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga axi42tl q_bdeq_io_deq_bits_resp", false,-1, 1,0);
        tracep->declBus(c+7577,"ysyxSoCFull fpga axi42tl r_size_lo", false,-1, 14,0);
        tracep->declBus(c+7578,"ysyxSoCFull fpga axi42tl r_size_hi", false,-1, 7,0);
        tracep->declBus(c+7579,"ysyxSoCFull fpga axi42tl r_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+7580,"ysyxSoCFull fpga axi42tl r_size_hi_1", false,-1);
        tracep->declBus(c+7581,"ysyxSoCFull fpga axi42tl r_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+7582,"ysyxSoCFull fpga axi42tl r_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+7583,"ysyxSoCFull fpga axi42tl r_size_hi_3", false,-1);
        tracep->declBus(c+7584,"ysyxSoCFull fpga axi42tl r_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+7585,"ysyxSoCFull fpga axi42tl r_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+7586,"ysyxSoCFull fpga axi42tl r_size_hi_5", false,-1);
        tracep->declBit(c+7587,"ysyxSoCFull fpga axi42tl r_size_lo_4", false,-1);
        tracep->declBus(c+7588,"ysyxSoCFull fpga axi42tl r_size", false,-1, 3,0);
        tracep->declBit(c+7589,"ysyxSoCFull fpga axi42tl r_ok", false,-1);
        tracep->declBus(c+7590,"ysyxSoCFull fpga axi42tl r_addr", false,-1, 31,0);
        tracep->declBus(c+7591,"ysyxSoCFull fpga axi42tl r_count_0", false,-1, 2,0);
        tracep->declBus(c+7592,"ysyxSoCFull fpga axi42tl r_count_1", false,-1, 2,0);
        tracep->declBus(c+7593,"ysyxSoCFull fpga axi42tl r_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+7594,"ysyxSoCFull fpga axi42tl r_id", false,-1, 3,0);
        tracep->declBus(c+7595,"ysyxSoCFull fpga axi42tl a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+7596,"ysyxSoCFull fpga axi42tl a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+7597,"ysyxSoCFull fpga axi42tl a_mask_size", false,-1);
        tracep->declBit(c+7598,"ysyxSoCFull fpga axi42tl a_mask_bit", false,-1);
        tracep->declBit(c+7599,"ysyxSoCFull fpga axi42tl a_mask_nbit", false,-1);
        tracep->declBit(c+7600,"ysyxSoCFull fpga axi42tl a_mask_acc", false,-1);
        tracep->declBit(c+7601,"ysyxSoCFull fpga axi42tl a_mask_acc_1", false,-1);
        tracep->declBit(c+7602,"ysyxSoCFull fpga axi42tl a_mask_size_1", false,-1);
        tracep->declBit(c+7603,"ysyxSoCFull fpga axi42tl a_mask_bit_1", false,-1);
        tracep->declBit(c+7604,"ysyxSoCFull fpga axi42tl a_mask_nbit_1", false,-1);
        tracep->declBit(c+7605,"ysyxSoCFull fpga axi42tl a_mask_eq_2", false,-1);
        tracep->declBit(c+7606,"ysyxSoCFull fpga axi42tl a_mask_acc_2", false,-1);
        tracep->declBit(c+7607,"ysyxSoCFull fpga axi42tl a_mask_eq_3", false,-1);
        tracep->declBit(c+7608,"ysyxSoCFull fpga axi42tl a_mask_acc_3", false,-1);
        tracep->declBit(c+7609,"ysyxSoCFull fpga axi42tl a_mask_eq_4", false,-1);
        tracep->declBit(c+7610,"ysyxSoCFull fpga axi42tl a_mask_acc_4", false,-1);
        tracep->declBit(c+7611,"ysyxSoCFull fpga axi42tl a_mask_eq_5", false,-1);
        tracep->declBit(c+7612,"ysyxSoCFull fpga axi42tl a_mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi42tl a_mask_size_2", false,-1);
        tracep->declBit(c+7613,"ysyxSoCFull fpga axi42tl a_mask_bit_2", false,-1);
        tracep->declBit(c+7614,"ysyxSoCFull fpga axi42tl a_mask_nbit_2", false,-1);
        tracep->declBit(c+7615,"ysyxSoCFull fpga axi42tl a_mask_eq_6", false,-1);
        tracep->declBit(c+7616,"ysyxSoCFull fpga axi42tl a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+7617,"ysyxSoCFull fpga axi42tl a_mask_eq_7", false,-1);
        tracep->declBit(c+7618,"ysyxSoCFull fpga axi42tl a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+7619,"ysyxSoCFull fpga axi42tl a_mask_eq_8", false,-1);
        tracep->declBit(c+7620,"ysyxSoCFull fpga axi42tl a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+7621,"ysyxSoCFull fpga axi42tl a_mask_eq_9", false,-1);
        tracep->declBit(c+7622,"ysyxSoCFull fpga axi42tl a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+7623,"ysyxSoCFull fpga axi42tl a_mask_eq_10", false,-1);
        tracep->declBit(c+7624,"ysyxSoCFull fpga axi42tl a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+7625,"ysyxSoCFull fpga axi42tl a_mask_eq_11", false,-1);
        tracep->declBit(c+7626,"ysyxSoCFull fpga axi42tl a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+7627,"ysyxSoCFull fpga axi42tl a_mask_eq_12", false,-1);
        tracep->declBit(c+7628,"ysyxSoCFull fpga axi42tl a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+7629,"ysyxSoCFull fpga axi42tl a_mask_eq_13", false,-1);
        tracep->declBit(c+7630,"ysyxSoCFull fpga axi42tl a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+7631,"ysyxSoCFull fpga axi42tl a_mask", false,-1, 7,0);
        tracep->declBus(c+7632,"ysyxSoCFull fpga axi42tl r_sel", false,-1, 1,0);
        tracep->declBus(c+7633,"ysyxSoCFull fpga axi42tl beatsLeft", false,-1, 7,0);
        tracep->declBit(c+7634,"ysyxSoCFull fpga axi42tl idle", false,-1);
        tracep->declBit(c+7635,"ysyxSoCFull fpga axi42tl w_out_valid", false,-1);
        tracep->declBus(c+7636,"ysyxSoCFull fpga axi42tl readys_filter_lo", false,-1, 1,0);
        tracep->declBus(c+7637,"ysyxSoCFull fpga axi42tl readys_mask", false,-1, 1,0);
        tracep->declBus(c+7638,"ysyxSoCFull fpga axi42tl readys_filter_hi", false,-1, 1,0);
        tracep->declBus(c+7639,"ysyxSoCFull fpga axi42tl readys_filter", false,-1, 3,0);
        tracep->declBus(c+7640,"ysyxSoCFull fpga axi42tl readys_unready", false,-1, 3,0);
        tracep->declBus(c+7641,"ysyxSoCFull fpga axi42tl readys_readys", false,-1, 1,0);
        tracep->declBit(c+7642,"ysyxSoCFull fpga axi42tl readys_0", false,-1);
        tracep->declBit(c+7643,"ysyxSoCFull fpga axi42tl state_0", false,-1);
        tracep->declBit(c+7644,"ysyxSoCFull fpga axi42tl allowed_0", false,-1);
        tracep->declBit(c+16667,"ysyxSoCFull fpga axi42tl out_ready", false,-1);
        tracep->declBus(c+7645,"ysyxSoCFull fpga axi42tl w_size_lo", false,-1, 14,0);
        tracep->declBus(c+7646,"ysyxSoCFull fpga axi42tl w_size_hi", false,-1, 7,0);
        tracep->declBus(c+7647,"ysyxSoCFull fpga axi42tl w_size_lo_1", false,-1, 7,0);
        tracep->declBit(c+7648,"ysyxSoCFull fpga axi42tl w_size_hi_1", false,-1);
        tracep->declBus(c+7649,"ysyxSoCFull fpga axi42tl w_size_hi_2", false,-1, 3,0);
        tracep->declBus(c+7650,"ysyxSoCFull fpga axi42tl w_size_lo_2", false,-1, 3,0);
        tracep->declBit(c+7651,"ysyxSoCFull fpga axi42tl w_size_hi_3", false,-1);
        tracep->declBus(c+7652,"ysyxSoCFull fpga axi42tl w_size_hi_4", false,-1, 1,0);
        tracep->declBus(c+7653,"ysyxSoCFull fpga axi42tl w_size_lo_3", false,-1, 1,0);
        tracep->declBit(c+7654,"ysyxSoCFull fpga axi42tl w_size_hi_5", false,-1);
        tracep->declBit(c+7655,"ysyxSoCFull fpga axi42tl w_size_lo_4", false,-1);
        tracep->declBus(c+7656,"ysyxSoCFull fpga axi42tl w_size", false,-1, 3,0);
        tracep->declBit(c+7657,"ysyxSoCFull fpga axi42tl w_ok", false,-1);
        tracep->declBus(c+7658,"ysyxSoCFull fpga axi42tl w_addr", false,-1, 31,0);
        tracep->declBus(c+7659,"ysyxSoCFull fpga axi42tl w_count_0", false,-1, 2,0);
        tracep->declBus(c+7660,"ysyxSoCFull fpga axi42tl w_count_1", false,-1, 2,0);
        tracep->declBus(c+7661,"ysyxSoCFull fpga axi42tl w_id_hi_lo", false,-1, 1,0);
        tracep->declBus(c+7662,"ysyxSoCFull fpga axi42tl w_id", false,-1, 3,0);
        tracep->declBit(c+7663,"ysyxSoCFull fpga axi42tl readys_1", false,-1);
        tracep->declBit(c+7664,"ysyxSoCFull fpga axi42tl state_1", false,-1);
        tracep->declBit(c+7665,"ysyxSoCFull fpga axi42tl allowed_1", false,-1);
        tracep->declBit(c+19175,"ysyxSoCFull fpga axi42tl out_1_ready", false,-1);
        tracep->declBit(c+16668,"ysyxSoCFull fpga axi42tl bundleIn_0_awready", false,-1);
        tracep->declBus(c+7666,"ysyxSoCFull fpga axi42tl w_sel", false,-1, 1,0);
        tracep->declBit(c+19176,"ysyxSoCFull fpga axi42tl latch", false,-1);
        tracep->declBit(c+7667,"ysyxSoCFull fpga axi42tl earlyWinner_0", false,-1);
        tracep->declBit(c+7668,"ysyxSoCFull fpga axi42tl earlyWinner_1", false,-1);
        tracep->declBit(c+7669,"ysyxSoCFull fpga axi42tl muxStateEarly_0", false,-1);
        tracep->declBit(c+7670,"ysyxSoCFull fpga axi42tl muxStateEarly_1", false,-1);
        tracep->declBit(c+7671,"ysyxSoCFull fpga axi42tl sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+7672,"ysyxSoCFull fpga axi42tl a_size", false,-1, 2,0);
        tracep->declBus(c+7673,"ysyxSoCFull fpga axi42tl a_1_size", false,-1, 2,0);
        tracep->declBit(c+19177,"ysyxSoCFull fpga axi42tl d_hasData", false,-1);
        tracep->declBit(c+7575,"ysyxSoCFull fpga axi42tl ok_rready", false,-1);
        tracep->declBit(c+7576,"ysyxSoCFull fpga axi42tl ok_bready", false,-1);
        tracep->declBit(c+16669,"ysyxSoCFull fpga axi42tl bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+19178,"ysyxSoCFull fpga axi42tl d_last_beats1_decode", false,-1, 2,0);
        tracep->declBus(c+19179,"ysyxSoCFull fpga axi42tl d_last_beats1", false,-1, 2,0);
        tracep->declBus(c+7674,"ysyxSoCFull fpga axi42tl d_last_counter", false,-1, 2,0);
        tracep->declBus(c+7675,"ysyxSoCFull fpga axi42tl d_last_counter1", false,-1, 2,0);
        tracep->declBit(c+7676,"ysyxSoCFull fpga axi42tl d_last_first", false,-1);
        tracep->declBus(c+7677,"ysyxSoCFull fpga axi42tl b_count_0", false,-1, 2,0);
        tracep->declBus(c+7678,"ysyxSoCFull fpga axi42tl b_count_1", false,-1, 2,0);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi42tl q_bid", false,-1);
        tracep->declBit(c+19180,"ysyxSoCFull fpga axi42tl b_allow", false,-1);
        tracep->declBus(c+19181,"ysyxSoCFull fpga axi42tl b_sel", false,-1, 1,0);
        tracep->declBit(c+19174,"ysyxSoCFull fpga axi42tl q_bvalid", false,-1);
        tracep->declBit(c+19182,"ysyxSoCFull fpga axi42tl bundleIn_0_bvalid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi42tl deq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi42tl deq reset", false,-1);
        tracep->declBit(c+7575,"ysyxSoCFull fpga axi42tl deq io_enq_ready", false,-1);
        tracep->declBit(c+19168,"ysyxSoCFull fpga axi42tl deq io_enq_valid", false,-1);
        tracep->declBit(c+19169,"ysyxSoCFull fpga axi42tl deq io_enq_bits_id", false,-1);
        tracep->declQuad(c+18881,"ysyxSoCFull fpga axi42tl deq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19170,"ysyxSoCFull fpga axi42tl deq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+16666,"ysyxSoCFull fpga axi42tl deq io_enq_bits_last", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl deq io_deq_ready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi42tl deq io_deq_valid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi42tl deq io_deq_bits_id", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi42tl deq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi42tl deq io_deq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+16429,"ysyxSoCFull fpga axi42tl deq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7679+i*1,"ysyxSoCFull fpga axi42tl deq ram_id", true,(i+0));}}
        tracep->declBit(c+7680,"ysyxSoCFull fpga axi42tl deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19169,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19183,"ysyxSoCFull fpga axi42tl deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+7681+i*2,"ysyxSoCFull fpga axi42tl deq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+7683,"ysyxSoCFull fpga axi42tl deq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl deq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+18881,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19183,"ysyxSoCFull fpga axi42tl deq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7685+i*1,"ysyxSoCFull fpga axi42tl deq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7686,"ysyxSoCFull fpga axi42tl deq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl deq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19170,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+19183,"ysyxSoCFull fpga axi42tl deq ram_resp_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7687+i*1,"ysyxSoCFull fpga axi42tl deq ram_last", true,(i+0));}}
        tracep->declBit(c+7688,"ysyxSoCFull fpga axi42tl deq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl deq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+16666,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19183,"ysyxSoCFull fpga axi42tl deq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+7689,"ysyxSoCFull fpga axi42tl deq maybe_full", false,-1);
        tracep->declBit(c+7575,"ysyxSoCFull fpga axi42tl deq empty", false,-1);
        tracep->declBit(c+19183,"ysyxSoCFull fpga axi42tl deq do_enq", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl deq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi42tl q_bdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi42tl q_bdeq reset", false,-1);
        tracep->declBit(c+7576,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_ready", false,-1);
        tracep->declBit(c+19171,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_valid", false,-1);
        tracep->declBit(c+19169,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_bits_id", false,-1);
        tracep->declBus(c+19172,"ysyxSoCFull fpga axi42tl q_bdeq io_enq_bits_resp", false,-1, 1,0);
        tracep->declBit(c+19173,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_ready", false,-1);
        tracep->declBit(c+19174,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_valid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_bits_id", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga axi42tl q_bdeq io_deq_bits_resp", false,-1, 1,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+7690+i*1,"ysyxSoCFull fpga axi42tl q_bdeq ram_id", true,(i+0));}}
        tracep->declBit(c+7691,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19169,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+16670,"ysyxSoCFull fpga axi42tl q_bdeq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7692+i*1,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp", true,(i+0), 1,0);}}
        tracep->declBus(c+7693,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19172,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_mask", false,-1);
        tracep->declBit(c+16670,"ysyxSoCFull fpga axi42tl q_bdeq ram_resp_MPORT_en", false,-1);
        tracep->declBit(c+7694,"ysyxSoCFull fpga axi42tl q_bdeq maybe_full", false,-1);
        tracep->declBit(c+7576,"ysyxSoCFull fpga axi42tl q_bdeq empty", false,-1);
        tracep->declBit(c+16670,"ysyxSoCFull fpga axi42tl q_bdeq do_enq", false,-1);
        tracep->declBit(c+16671,"ysyxSoCFull fpga axi42tl q_bdeq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_2 reset", false,-1);
        tracep->declBit(c+18892,"ysyxSoCFull fpga axi4yank_2 auto_in_awready", false,-1);
        tracep->declBit(c+4568,"ysyxSoCFull fpga axi4yank_2 auto_in_awvalid", false,-1);
        tracep->declBit(c+4554,"ysyxSoCFull fpga axi4yank_2 auto_in_awid", false,-1);
        tracep->declBus(c+4555,"ysyxSoCFull fpga axi4yank_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga axi4yank_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+4557,"ysyxSoCFull fpga axi4yank_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4yank_2 auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4570,"ysyxSoCFull fpga axi4yank_2 auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+18885,"ysyxSoCFull fpga axi4yank_2 auto_in_wready", false,-1);
        tracep->declBit(c+4558,"ysyxSoCFull fpga axi4yank_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+4559,"ysyxSoCFull fpga axi4yank_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+4561,"ysyxSoCFull fpga axi4yank_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+4562,"ysyxSoCFull fpga axi4yank_2 auto_in_wlast", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga axi4yank_2 auto_in_bready", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank_2 auto_in_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi4yank_2 auto_in_bid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga axi4yank_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16430,"ysyxSoCFull fpga axi4yank_2 auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18893,"ysyxSoCFull fpga axi4yank_2 auto_in_becho_real_last", false,-1);
        tracep->declBit(c+18894,"ysyxSoCFull fpga axi4yank_2 auto_in_arready", false,-1);
        tracep->declBit(c+4571,"ysyxSoCFull fpga axi4yank_2 auto_in_arvalid", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull fpga axi4yank_2 auto_in_arid", false,-1);
        tracep->declBus(c+4565,"ysyxSoCFull fpga axi4yank_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+4566,"ysyxSoCFull fpga axi4yank_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+4567,"ysyxSoCFull fpga axi4yank_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4yank_2 auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4573,"ysyxSoCFull fpga axi4yank_2 auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_2 auto_in_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4yank_2 auto_in_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi4yank_2 auto_in_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4yank_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4yank_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16431,"ysyxSoCFull fpga axi4yank_2 auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16432,"ysyxSoCFull fpga axi4yank_2 auto_in_recho_real_last", false,-1);
        tracep->declBit(c+16429,"ysyxSoCFull fpga axi4yank_2 auto_in_rlast", false,-1);
        tracep->declBit(c+18884,"ysyxSoCFull fpga axi4yank_2 auto_out_awready", false,-1);
        tracep->declBit(c+4553,"ysyxSoCFull fpga axi4yank_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+4554,"ysyxSoCFull fpga axi4yank_2 auto_out_awid", false,-1);
        tracep->declBus(c+4555,"ysyxSoCFull fpga axi4yank_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga axi4yank_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+4557,"ysyxSoCFull fpga axi4yank_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBit(c+18885,"ysyxSoCFull fpga axi4yank_2 auto_out_wready", false,-1);
        tracep->declBit(c+4558,"ysyxSoCFull fpga axi4yank_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+4559,"ysyxSoCFull fpga axi4yank_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+4561,"ysyxSoCFull fpga axi4yank_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4562,"ysyxSoCFull fpga axi4yank_2 auto_out_wlast", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga axi4yank_2 auto_out_bready", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4yank_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi4yank_2 auto_out_bid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga axi4yank_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+18890,"ysyxSoCFull fpga axi4yank_2 auto_out_arready", false,-1);
        tracep->declBit(c+4563,"ysyxSoCFull fpga axi4yank_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull fpga axi4yank_2 auto_out_arid", false,-1);
        tracep->declBus(c+4565,"ysyxSoCFull fpga axi4yank_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+4566,"ysyxSoCFull fpga axi4yank_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+4567,"ysyxSoCFull fpga axi4yank_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_2 auto_out_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4yank_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi4yank_2 auto_out_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4yank_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4yank_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+16429,"ysyxSoCFull fpga axi4yank_2 auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_reset", false,-1);
        tracep->declBit(c+7695,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_ready", false,-1);
        tracep->declBit(c+16672,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_valid", false,-1);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4573,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_ready", false,-1);
        tracep->declBit(c+16673,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_valid", false,-1);
        tracep->declBus(c+7696,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7697,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_reset", false,-1);
        tracep->declBit(c+7698,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_ready", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_valid", false,-1);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4573,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_ready", false,-1);
        tracep->declBit(c+16675,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_valid", false,-1);
        tracep->declBus(c+7699,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7700,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_reset", false,-1);
        tracep->declBit(c+7701,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_ready", false,-1);
        tracep->declBit(c+19184,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_valid", false,-1);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4570,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19185,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_ready", false,-1);
        tracep->declBit(c+19186,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_valid", false,-1);
        tracep->declBus(c+7702,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7703,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_reset", false,-1);
        tracep->declBit(c+7704,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_ready", false,-1);
        tracep->declBit(c+19187,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_valid", false,-1);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4570,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19188,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_ready", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_valid", false,-1);
        tracep->declBus(c+7705,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7706,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3_io_deq_bits_real_last", false,-1);
        tracep->declBit(c+7707,"ysyxSoCFull fpga axi4yank_2 arsel_0", false,-1);
        tracep->declBit(c+7708,"ysyxSoCFull fpga axi4yank_2 arsel_1", false,-1);
        tracep->declBit(c+19190,"ysyxSoCFull fpga axi4yank_2 rsel_0", false,-1);
        tracep->declBit(c+19191,"ysyxSoCFull fpga axi4yank_2 rsel_1", false,-1);
        tracep->declBit(c+7709,"ysyxSoCFull fpga axi4yank_2 awsel_0", false,-1);
        tracep->declBit(c+7710,"ysyxSoCFull fpga axi4yank_2 awsel_1", false,-1);
        tracep->declBit(c+19192,"ysyxSoCFull fpga axi4yank_2 bsel_0", false,-1);
        tracep->declBit(c+19193,"ysyxSoCFull fpga axi4yank_2 bsel_1", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility reset", false,-1);
        tracep->declBit(c+7695,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_ready", false,-1);
        tracep->declBit(c+16672,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_valid", false,-1);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4573,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_ready", false,-1);
        tracep->declBit(c+16673,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_valid", false,-1);
        tracep->declBus(c+7696,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7697,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+7711+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+7715,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7716,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7717,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19194,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+7718+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last", true,(i+0));}}
        tracep->declBit(c+7722,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7716,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+4573,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+7717,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+19194,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+7717,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+7716,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+7723,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility maybe_full", false,-1);
        tracep->declBit(c+7724,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility ptr_match", false,-1);
        tracep->declBit(c+7725,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility empty", false,-1);
        tracep->declBit(c+7726,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility full", false,-1);
        tracep->declBit(c+19194,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility do_enq", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 reset", false,-1);
        tracep->declBit(c+7698,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_ready", false,-1);
        tracep->declBit(c+16674,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_valid", false,-1);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4573,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_ready", false,-1);
        tracep->declBit(c+16675,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_valid", false,-1);
        tracep->declBus(c+7699,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7700,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+7727+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+7731,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7732,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7733,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19195,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+7734+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last", true,(i+0));}}
        tracep->declBit(c+7738,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7732,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+4573,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+7733,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+19195,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+7733,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+7732,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+7739,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 maybe_full", false,-1);
        tracep->declBit(c+7740,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 ptr_match", false,-1);
        tracep->declBit(c+7741,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 empty", false,-1);
        tracep->declBit(c+7742,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 full", false,-1);
        tracep->declBit(c+19195,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 do_enq", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_1 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 reset", false,-1);
        tracep->declBit(c+7701,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_ready", false,-1);
        tracep->declBit(c+19184,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_valid", false,-1);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4570,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19185,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_ready", false,-1);
        tracep->declBit(c+19186,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_valid", false,-1);
        tracep->declBus(c+7702,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7703,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+7743+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+7747,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7748,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7749,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16676,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+7750+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last", true,(i+0));}}
        tracep->declBit(c+7754,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7748,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+4570,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+7749,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16676,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+7749,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+7748,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+7755,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 maybe_full", false,-1);
        tracep->declBit(c+7756,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 ptr_match", false,-1);
        tracep->declBit(c+7757,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 empty", false,-1);
        tracep->declBit(c+7758,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 full", false,-1);
        tracep->declBit(c+19196,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 do_enq", false,-1);
        tracep->declBit(c+19197,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_2 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 reset", false,-1);
        tracep->declBit(c+7704,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_ready", false,-1);
        tracep->declBit(c+19187,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_valid", false,-1);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+4570,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_enq_bits_real_last", false,-1);
        tracep->declBit(c+19188,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_ready", false,-1);
        tracep->declBit(c+19189,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_valid", false,-1);
        tracep->declBus(c+7705,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_extra_id", false,-1, 2,0);
        tracep->declBit(c+7706,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 io_deq_bits_real_last", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+7759+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+7763,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7764,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBus(c+7765,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+16677,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_extra_id_MPORT_en", false,-1);
        {int i; for (i=0; i<4; i++) {
                tracep->declBit(c+7766+i*1,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last", true,(i+0));}}
        tracep->declBit(c+7770,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBus(c+7764,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+4570,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_data", false,-1);
        tracep->declBus(c+7765,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_addr", false,-1, 1,0);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_mask", false,-1);
        tracep->declBit(c+16677,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ram_real_last_MPORT_en", false,-1);
        tracep->declBus(c+7765,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 enq_ptr_value", false,-1, 1,0);
        tracep->declBus(c+7764,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 deq_ptr_value", false,-1, 1,0);
        tracep->declBit(c+7771,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 maybe_full", false,-1);
        tracep->declBit(c+7772,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 ptr_match", false,-1);
        tracep->declBit(c+7773,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 empty", false,-1);
        tracep->declBit(c+7774,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 full", false,-1);
        tracep->declBit(c+19198,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 do_enq", false,-1);
        tracep->declBit(c+19199,"ysyxSoCFull fpga axi4yank_2 QueueCompatibility_3 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4frag clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4frag reset", false,-1);
        tracep->declBit(c+4574,"ysyxSoCFull fpga axi4frag auto_in_awready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag auto_in_awvalid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag auto_in_awid", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4frag auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4frag auto_in_awburst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag auto_in_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4575,"ysyxSoCFull fpga axi4frag auto_in_wready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag auto_in_wvalid", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull fpga axi4frag auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag auto_in_wlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag auto_in_bready", false,-1);
        tracep->declBit(c+18895,"ysyxSoCFull fpga axi4frag auto_in_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi4frag auto_in_bid", false,-1);
        tracep->declBus(c+16433,"ysyxSoCFull fpga axi4frag auto_in_bresp", false,-1, 1,0);
        tracep->declBus(c+16430,"ysyxSoCFull fpga axi4frag auto_in_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4576,"ysyxSoCFull fpga axi4frag auto_in_arready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag auto_in_arvalid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag auto_in_arid", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4frag auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4frag auto_in_arburst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag auto_in_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag auto_in_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4frag auto_in_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi4frag auto_in_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4frag auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4frag auto_in_rresp", false,-1, 1,0);
        tracep->declBus(c+16431,"ysyxSoCFull fpga axi4frag auto_in_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16434,"ysyxSoCFull fpga axi4frag auto_in_rlast", false,-1);
        tracep->declBit(c+18892,"ysyxSoCFull fpga axi4frag auto_out_awready", false,-1);
        tracep->declBit(c+4568,"ysyxSoCFull fpga axi4frag auto_out_awvalid", false,-1);
        tracep->declBit(c+4554,"ysyxSoCFull fpga axi4frag auto_out_awid", false,-1);
        tracep->declBus(c+4555,"ysyxSoCFull fpga axi4frag auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+4556,"ysyxSoCFull fpga axi4frag auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+4557,"ysyxSoCFull fpga axi4frag auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4frag auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4570,"ysyxSoCFull fpga axi4frag auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+18885,"ysyxSoCFull fpga axi4frag auto_out_wready", false,-1);
        tracep->declBit(c+4558,"ysyxSoCFull fpga axi4frag auto_out_wvalid", false,-1);
        tracep->declQuad(c+4559,"ysyxSoCFull fpga axi4frag auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+4561,"ysyxSoCFull fpga axi4frag auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+4562,"ysyxSoCFull fpga axi4frag auto_out_wlast", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga axi4frag auto_out_bready", false,-1);
        tracep->declBit(c+18887,"ysyxSoCFull fpga axi4frag auto_out_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi4frag auto_out_bid", false,-1);
        tracep->declBus(c+18889,"ysyxSoCFull fpga axi4frag auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16430,"ysyxSoCFull fpga axi4frag auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+18893,"ysyxSoCFull fpga axi4frag auto_out_becho_real_last", false,-1);
        tracep->declBit(c+18894,"ysyxSoCFull fpga axi4frag auto_out_arready", false,-1);
        tracep->declBit(c+4571,"ysyxSoCFull fpga axi4frag auto_out_arvalid", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull fpga axi4frag auto_out_arid", false,-1);
        tracep->declBus(c+4565,"ysyxSoCFull fpga axi4frag auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+4566,"ysyxSoCFull fpga axi4frag auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+4567,"ysyxSoCFull fpga axi4frag auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4frag auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4573,"ysyxSoCFull fpga axi4frag auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag auto_out_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4frag auto_out_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi4frag auto_out_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4frag auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4frag auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16431,"ysyxSoCFull fpga axi4frag auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16432,"ysyxSoCFull fpga axi4frag auto_out_recho_real_last", false,-1);
        tracep->declBit(c+16429,"ysyxSoCFull fpga axi4frag auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4frag deq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4frag deq_reset", false,-1);
        tracep->declBit(c+4576,"ysyxSoCFull fpga axi4frag deq_io_enq_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_io_enq_valid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_id", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+16678,"ysyxSoCFull fpga axi4frag deq_io_deq_ready", false,-1);
        tracep->declBit(c+4571,"ysyxSoCFull fpga axi4frag deq_io_deq_valid", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_id", false,-1);
        tracep->declBus(c+7775,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7776,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+4567,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7777,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4frag deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4frag deq_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4frag deq_1_reset", false,-1);
        tracep->declBit(c+4574,"ysyxSoCFull fpga axi4frag deq_1_io_enq_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1_io_enq_valid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_id", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+16679,"ysyxSoCFull fpga axi4frag deq_1_io_deq_ready", false,-1);
        tracep->declBit(c+7778,"ysyxSoCFull fpga axi4frag deq_1_io_deq_valid", false,-1);
        tracep->declBit(c+4554,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_id", false,-1);
        tracep->declBus(c+7779,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7780,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+4557,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7781,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4frag deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4frag in_wdeq_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4frag in_wdeq_reset", false,-1);
        tracep->declBit(c+4575,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_valid", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq_io_enq_bits_last", false,-1);
        tracep->declBit(c+16680,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_ready", false,-1);
        tracep->declBit(c+7782,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_valid", false,-1);
        tracep->declQuad(c+4559,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4561,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+7783,"ysyxSoCFull fpga axi4frag in_wdeq_io_deq_bits_last", false,-1);
        tracep->declBit(c+7784,"ysyxSoCFull fpga axi4frag busy", false,-1);
        tracep->declBus(c+7785,"ysyxSoCFull fpga axi4frag r_addr", false,-1, 31,0);
        tracep->declBus(c+7786,"ysyxSoCFull fpga axi4frag r_len", false,-1, 7,0);
        tracep->declBus(c+7776,"ysyxSoCFull fpga axi4frag irr_bits_len", false,-1, 7,0);
        tracep->declBus(c+7787,"ysyxSoCFull fpga axi4frag len", false,-1, 7,0);
        tracep->declBus(c+7775,"ysyxSoCFull fpga axi4frag irr_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7788,"ysyxSoCFull fpga axi4frag addr", false,-1, 31,0);
        tracep->declBus(c+7789,"ysyxSoCFull fpga axi4frag alignment", false,-1, 7,0);
        tracep->declBus(c+7790,"ysyxSoCFull fpga axi4frag fillLow", false,-1, 6,0);
        tracep->declBus(c+7791,"ysyxSoCFull fpga axi4frag wipeHigh", false,-1, 7,0);
        tracep->declBus(c+7792,"ysyxSoCFull fpga axi4frag remain1", false,-1, 7,0);
        tracep->declBus(c+7793,"ysyxSoCFull fpga axi4frag align1", false,-1, 7,0);
        tracep->declBus(c+7794,"ysyxSoCFull fpga axi4frag maxSupported1", false,-1, 7,0);
        tracep->declBus(c+7777,"ysyxSoCFull fpga axi4frag irr_bits_burst", false,-1, 1,0);
        tracep->declBit(c+7795,"ysyxSoCFull fpga axi4frag fixed", false,-1);
        tracep->declBus(c+4567,"ysyxSoCFull fpga axi4frag irr_bits_size", false,-1, 2,0);
        tracep->declBit(c+7796,"ysyxSoCFull fpga axi4frag narrow", false,-1);
        tracep->declBit(c+7797,"ysyxSoCFull fpga axi4frag bad", false,-1);
        tracep->declBus(c+7798,"ysyxSoCFull fpga axi4frag beats_lo", false,-1, 7,0);
        tracep->declBus(c+7799,"ysyxSoCFull fpga axi4frag beats", false,-1, 8,0);
        tracep->declBus(c+7800,"ysyxSoCFull fpga axi4frag inc_addr", false,-1, 31,0);
        tracep->declBus(c+7801,"ysyxSoCFull fpga axi4frag wrapMask", false,-1, 14,0);
        tracep->declBit(c+7802,"ysyxSoCFull fpga axi4frag ar_last", false,-1);
        tracep->declBit(c+4571,"ysyxSoCFull fpga axi4frag irr_valid", false,-1);
        tracep->declBit(c+7803,"ysyxSoCFull fpga axi4frag busy_1", false,-1);
        tracep->declBus(c+7804,"ysyxSoCFull fpga axi4frag r_addr_1", false,-1, 31,0);
        tracep->declBus(c+7805,"ysyxSoCFull fpga axi4frag r_len_1", false,-1, 7,0);
        tracep->declBus(c+7780,"ysyxSoCFull fpga axi4frag irr_1_bits_len", false,-1, 7,0);
        tracep->declBus(c+7806,"ysyxSoCFull fpga axi4frag len_1", false,-1, 7,0);
        tracep->declBus(c+7779,"ysyxSoCFull fpga axi4frag irr_1_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7807,"ysyxSoCFull fpga axi4frag addr_1", false,-1, 31,0);
        tracep->declBus(c+7808,"ysyxSoCFull fpga axi4frag alignment_1", false,-1, 7,0);
        tracep->declBus(c+7809,"ysyxSoCFull fpga axi4frag fillLow_1", false,-1, 6,0);
        tracep->declBus(c+7810,"ysyxSoCFull fpga axi4frag wipeHigh_1", false,-1, 7,0);
        tracep->declBus(c+7811,"ysyxSoCFull fpga axi4frag remain1_1", false,-1, 7,0);
        tracep->declBus(c+7812,"ysyxSoCFull fpga axi4frag align1_1", false,-1, 7,0);
        tracep->declBus(c+7813,"ysyxSoCFull fpga axi4frag maxSupported1_1", false,-1, 7,0);
        tracep->declBus(c+7781,"ysyxSoCFull fpga axi4frag irr_1_bits_burst", false,-1, 1,0);
        tracep->declBit(c+7814,"ysyxSoCFull fpga axi4frag fixed_1", false,-1);
        tracep->declBus(c+4557,"ysyxSoCFull fpga axi4frag irr_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+7815,"ysyxSoCFull fpga axi4frag narrow_1", false,-1);
        tracep->declBit(c+7816,"ysyxSoCFull fpga axi4frag bad_1", false,-1);
        tracep->declBus(c+7817,"ysyxSoCFull fpga axi4frag beats_lo_1", false,-1, 7,0);
        tracep->declBus(c+7818,"ysyxSoCFull fpga axi4frag w_beats", false,-1, 8,0);
        tracep->declBus(c+7819,"ysyxSoCFull fpga axi4frag inc_addr_1", false,-1, 31,0);
        tracep->declBus(c+7820,"ysyxSoCFull fpga axi4frag wrapMask_1", false,-1, 14,0);
        tracep->declBit(c+7821,"ysyxSoCFull fpga axi4frag aw_last", false,-1);
        tracep->declBus(c+7822,"ysyxSoCFull fpga axi4frag w_counter", false,-1, 8,0);
        tracep->declBit(c+7823,"ysyxSoCFull fpga axi4frag w_idle", false,-1);
        tracep->declBit(c+7824,"ysyxSoCFull fpga axi4frag wbeats_latched", false,-1);
        tracep->declBit(c+19200,"ysyxSoCFull fpga axi4frag in_awready", false,-1);
        tracep->declBit(c+7778,"ysyxSoCFull fpga axi4frag irr_1_valid", false,-1);
        tracep->declBit(c+7825,"ysyxSoCFull fpga axi4frag wbeats_valid", false,-1);
        tracep->declBit(c+7826,"ysyxSoCFull fpga axi4frag bundleOut_0_awvalid", false,-1);
        tracep->declBus(c+7827,"ysyxSoCFull fpga axi4frag w_todo", false,-1, 8,0);
        tracep->declBit(c+4562,"ysyxSoCFull fpga axi4frag w_last", false,-1);
        tracep->declBit(c+7782,"ysyxSoCFull fpga axi4frag in_wvalid", false,-1);
        tracep->declBit(c+7828,"ysyxSoCFull fpga axi4frag bundleOut_0_wvalid", false,-1);
        tracep->declBit(c+7783,"ysyxSoCFull fpga axi4frag in_wlast", false,-1);
        tracep->declBit(c+18886,"ysyxSoCFull fpga axi4frag bundleOut_0_bready", false,-1);
        tracep->declBus(c+7829,"ysyxSoCFull fpga axi4frag error_0", false,-1, 1,0);
        tracep->declBus(c+7830,"ysyxSoCFull fpga axi4frag error_1", false,-1, 1,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4frag deq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4frag deq reset", false,-1);
        tracep->declBit(c+4576,"ysyxSoCFull fpga axi4frag deq io_enq_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq io_enq_valid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq io_enq_bits_id", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4frag deq io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag deq io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4frag deq io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+16678,"ysyxSoCFull fpga axi4frag deq io_deq_ready", false,-1);
        tracep->declBit(c+4571,"ysyxSoCFull fpga axi4frag deq io_deq_valid", false,-1);
        tracep->declBit(c+4564,"ysyxSoCFull fpga axi4frag deq io_deq_bits_id", false,-1);
        tracep->declBus(c+7775,"ysyxSoCFull fpga axi4frag deq io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7776,"ysyxSoCFull fpga axi4frag deq io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+4567,"ysyxSoCFull fpga axi4frag deq io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7777,"ysyxSoCFull fpga axi4frag deq io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+4572,"ysyxSoCFull fpga axi4frag deq io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19927+i*1,"ysyxSoCFull fpga axi4frag deq ram_id", true,(i+0));}}
        tracep->declBit(c+19928,"ysyxSoCFull fpga axi4frag deq ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19929+i*1,"ysyxSoCFull fpga axi4frag deq ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+19930,"ysyxSoCFull fpga axi4frag deq ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19931+i*1,"ysyxSoCFull fpga axi4frag deq ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+19932,"ysyxSoCFull fpga axi4frag deq ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19933+i*1,"ysyxSoCFull fpga axi4frag deq ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+19934,"ysyxSoCFull fpga axi4frag deq ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19935+i*1,"ysyxSoCFull fpga axi4frag deq ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+19936,"ysyxSoCFull fpga axi4frag deq ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19937+i*1,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+19938,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+4571,"ysyxSoCFull fpga axi4frag deq maybe_full", false,-1);
        tracep->declBit(c+4576,"ysyxSoCFull fpga axi4frag deq empty", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq do_enq", false,-1);
        tracep->declBit(c+16681,"ysyxSoCFull fpga axi4frag deq do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4frag deq_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4frag deq_1 reset", false,-1);
        tracep->declBit(c+4574,"ysyxSoCFull fpga axi4frag deq_1 io_enq_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 io_enq_valid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_id", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_len", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq_1 io_enq_bits_echo_extra_id", false,-1, 2,0);
        tracep->declBit(c+16679,"ysyxSoCFull fpga axi4frag deq_1 io_deq_ready", false,-1);
        tracep->declBit(c+7778,"ysyxSoCFull fpga axi4frag deq_1 io_deq_valid", false,-1);
        tracep->declBit(c+4554,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_id", false,-1);
        tracep->declBus(c+7779,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_addr", false,-1, 31,0);
        tracep->declBus(c+7780,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_len", false,-1, 7,0);
        tracep->declBus(c+4557,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7781,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_burst", false,-1, 1,0);
        tracep->declBus(c+4569,"ysyxSoCFull fpga axi4frag deq_1 io_deq_bits_echo_extra_id", false,-1, 2,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19939+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_id", true,(i+0));}}
        tracep->declBit(c+19940,"ysyxSoCFull fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_id_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19941+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_addr", true,(i+0), 31,0);}}
        tracep->declBus(c+19942,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_data", false,-1, 31,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_addr_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19943+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_len", true,(i+0), 7,0);}}
        tracep->declBus(c+19944,"ysyxSoCFull fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_len_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_len_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19945+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+19946,"ysyxSoCFull fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19947+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_burst", true,(i+0), 1,0);}}
        tracep->declBus(c+19948,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_data", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_burst_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19949+i*1,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id", true,(i+0), 2,0);}}
        tracep->declBus(c+19950,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 ram_echo_extra_id_MPORT_en", false,-1);
        tracep->declBit(c+7778,"ysyxSoCFull fpga axi4frag deq_1 maybe_full", false,-1);
        tracep->declBit(c+4574,"ysyxSoCFull fpga axi4frag deq_1 empty", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag deq_1 do_enq", false,-1);
        tracep->declBit(c+16682,"ysyxSoCFull fpga axi4frag deq_1 do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga axi4frag in_wdeq clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga axi4frag in_wdeq reset", false,-1);
        tracep->declBit(c+4575,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_ready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_valid", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_data", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq io_enq_bits_last", false,-1);
        tracep->declBit(c+16680,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_ready", false,-1);
        tracep->declBit(c+7782,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_valid", false,-1);
        tracep->declQuad(c+4559,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_data", false,-1, 63,0);
        tracep->declBus(c+4561,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_strb", false,-1, 7,0);
        tracep->declBit(c+7783,"ysyxSoCFull fpga axi4frag in_wdeq io_deq_bits_last", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declQuad(c+19951+i*2,"ysyxSoCFull fpga axi4frag in_wdeq ram_data", true,(i+0), 63,0);}}
        tracep->declQuad(c+19953,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_io_deq_bits_MPORT_addr", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_data", false,-1, 63,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq ram_data_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+19955+i*1,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb", true,(i+0), 7,0);}}
        tracep->declBus(c+19956,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_data", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq ram_strb_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBit(c+19957+i*1,"ysyxSoCFull fpga axi4frag in_wdeq ram_last", true,(i+0));}}
        tracep->declBit(c+19958,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_data", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_mask", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq ram_last_MPORT_en", false,-1);
        tracep->declBit(c+7782,"ysyxSoCFull fpga axi4frag in_wdeq maybe_full", false,-1);
        tracep->declBit(c+4575,"ysyxSoCFull fpga axi4frag in_wdeq empty", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4frag in_wdeq do_enq", false,-1);
        tracep->declBit(c+16683,"ysyxSoCFull fpga axi4frag in_wdeq do_deq", false,-1);
        tracep->declBit(c+4574,"ysyxSoCFull fpga axi4index_2 auto_in_awready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_in_awvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull fpga axi4index_2 auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4index_2 auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2 auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2 auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_2 auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+4575,"ysyxSoCFull fpga axi4index_2 auto_in_wready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_in_wvalid", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull fpga axi4index_2 auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2 auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_in_wlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_in_bready", false,-1);
        tracep->declBit(c+18895,"ysyxSoCFull fpga axi4index_2 auto_in_bvalid", false,-1);
        tracep->declBus(c+16435,"ysyxSoCFull fpga axi4index_2 auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+16433,"ysyxSoCFull fpga axi4index_2 auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+4576,"ysyxSoCFull fpga axi4index_2 auto_in_arready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_in_arvalid", false,-1);
        tracep->declBus(c+19861,"ysyxSoCFull fpga axi4index_2 auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4index_2 auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2 auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2 auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_2 auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_in_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4index_2 auto_in_rvalid", false,-1);
        tracep->declBus(c+16436,"ysyxSoCFull fpga axi4index_2 auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4index_2 auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4index_2 auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+16434,"ysyxSoCFull fpga axi4index_2 auto_in_rlast", false,-1);
        tracep->declBit(c+4574,"ysyxSoCFull fpga axi4index_2 auto_out_awready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_out_awvalid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_out_awid", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4index_2 auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2 auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2 auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_2 auto_out_awburst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2 auto_out_awecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4575,"ysyxSoCFull fpga axi4index_2 auto_out_wready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_out_wvalid", false,-1);
        tracep->declQuad(c+19859,"ysyxSoCFull fpga axi4index_2 auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2 auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_out_wlast", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_out_bready", false,-1);
        tracep->declBit(c+18895,"ysyxSoCFull fpga axi4index_2 auto_out_bvalid", false,-1);
        tracep->declBit(c+18888,"ysyxSoCFull fpga axi4index_2 auto_out_bid", false,-1);
        tracep->declBus(c+16433,"ysyxSoCFull fpga axi4index_2 auto_out_bresp", false,-1, 1,0);
        tracep->declBus(c+16430,"ysyxSoCFull fpga axi4index_2 auto_out_becho_extra_id", false,-1, 2,0);
        tracep->declBit(c+4576,"ysyxSoCFull fpga axi4index_2 auto_out_arready", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_out_arvalid", false,-1);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_out_arid", false,-1);
        tracep->declBus(c+19869,"ysyxSoCFull fpga axi4index_2 auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+19871,"ysyxSoCFull fpga axi4index_2 auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2 auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+19857,"ysyxSoCFull fpga axi4index_2 auto_out_arburst", false,-1, 1,0);
        tracep->declBus(c+19862,"ysyxSoCFull fpga axi4index_2 auto_out_arecho_extra_id", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga axi4index_2 auto_out_rready", false,-1);
        tracep->declBit(c+16425,"ysyxSoCFull fpga axi4index_2 auto_out_rvalid", false,-1);
        tracep->declBit(c+18891,"ysyxSoCFull fpga axi4index_2 auto_out_rid", false,-1);
        tracep->declQuad(c+16426,"ysyxSoCFull fpga axi4index_2 auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+16428,"ysyxSoCFull fpga axi4index_2 auto_out_rresp", false,-1, 1,0);
        tracep->declBus(c+16431,"ysyxSoCFull fpga axi4index_2 auto_out_recho_extra_id", false,-1, 2,0);
        tracep->declBit(c+16434,"ysyxSoCFull fpga axi4index_2 auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga err clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga err reset", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga err auto_in_a_ready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga err auto_in_a_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga err auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16437,"ysyxSoCFull fpga err auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga err auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18899,"ysyxSoCFull fpga err auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18900,"ysyxSoCFull fpga err auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18901,"ysyxSoCFull fpga err auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4578,"ysyxSoCFull fpga err auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4579,"ysyxSoCFull fpga err auto_in_c_ready", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull fpga err auto_in_c_valid", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga err auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4581,"ysyxSoCFull fpga err auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4582,"ysyxSoCFull fpga err auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4583,"ysyxSoCFull fpga err auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4584,"ysyxSoCFull fpga err auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4585,"ysyxSoCFull fpga err auto_in_d_ready", false,-1);
        tracep->declBit(c+4586,"ysyxSoCFull fpga err auto_in_d_valid", false,-1);
        tracep->declBus(c+4449,"ysyxSoCFull fpga err auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4450,"ysyxSoCFull fpga err auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4451,"ysyxSoCFull fpga err auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4452,"ysyxSoCFull fpga err auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4453,"ysyxSoCFull fpga err auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4587,"ysyxSoCFull fpga err auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga err auto_in_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga err monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga err monitor_reset", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga err monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga err monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga err monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16437,"ysyxSoCFull fpga err monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga err monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18899,"ysyxSoCFull fpga err monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18900,"ysyxSoCFull fpga err monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18901,"ysyxSoCFull fpga err monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4578,"ysyxSoCFull fpga err monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4579,"ysyxSoCFull fpga err monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull fpga err monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga err monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4581,"ysyxSoCFull fpga err monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4582,"ysyxSoCFull fpga err monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4583,"ysyxSoCFull fpga err monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4584,"ysyxSoCFull fpga err monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4585,"ysyxSoCFull fpga err monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+7831,"ysyxSoCFull fpga err monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+7832,"ysyxSoCFull fpga err monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7833,"ysyxSoCFull fpga err monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+7834,"ysyxSoCFull fpga err monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+7835,"ysyxSoCFull fpga err monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7836,"ysyxSoCFull fpga err monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7837,"ysyxSoCFull fpga err monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga err monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga err a_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga err a_reset", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga err a_io_enq_ready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga err a_io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga err a_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga err a_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18899,"ysyxSoCFull fpga err a_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+7838,"ysyxSoCFull fpga err a_io_deq_ready", false,-1);
        tracep->declBit(c+7839,"ysyxSoCFull fpga err a_io_deq_valid", false,-1);
        tracep->declBus(c+7840,"ysyxSoCFull fpga err a_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7841,"ysyxSoCFull fpga err a_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7842,"ysyxSoCFull fpga err a_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga err c_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga err c_reset", false,-1);
        tracep->declBit(c+4579,"ysyxSoCFull fpga err c_io_enq_ready", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull fpga err c_io_enq_valid", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga err c_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4581,"ysyxSoCFull fpga err c_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4582,"ysyxSoCFull fpga err c_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4583,"ysyxSoCFull fpga err c_io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+7843,"ysyxSoCFull fpga err c_io_deq_ready", false,-1);
        tracep->declBit(c+7844,"ysyxSoCFull fpga err c_io_deq_valid", false,-1);
        tracep->declBus(c+7845,"ysyxSoCFull fpga err c_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7846,"ysyxSoCFull fpga err c_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+7847,"ysyxSoCFull fpga err c_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7848,"ysyxSoCFull fpga err c_io_deq_bits_source", false,-1, 6,0);
        tracep->declBit(c+7849,"ysyxSoCFull fpga err idle", false,-1);
        tracep->declBus(c+7850,"ysyxSoCFull fpga err a_last_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+7851,"ysyxSoCFull fpga err a_last_beats1_opdata", false,-1);
        tracep->declBus(c+7852,"ysyxSoCFull fpga err a_last_beats1", false,-1, 3,0);
        tracep->declBus(c+7853,"ysyxSoCFull fpga err a_last_counter", false,-1, 3,0);
        tracep->declBus(c+7854,"ysyxSoCFull fpga err a_last_counter1", false,-1, 3,0);
        tracep->declBit(c+7855,"ysyxSoCFull fpga err a_last_first", false,-1);
        tracep->declBit(c+7856,"ysyxSoCFull fpga err a_last", false,-1);
        tracep->declBus(c+7857,"ysyxSoCFull fpga err beatsLeft", false,-1, 3,0);
        tracep->declBit(c+7858,"ysyxSoCFull fpga err idle_1", false,-1);
        tracep->declBit(c+7859,"ysyxSoCFull fpga err da_valid", false,-1);
        tracep->declBus(c+7860,"ysyxSoCFull fpga err c_last_counter", false,-1, 3,0);
        tracep->declBit(c+7861,"ysyxSoCFull fpga err c_last_beats1_opdata", false,-1);
        tracep->declBus(c+7862,"ysyxSoCFull fpga err c_last_beats1_decode", false,-1, 3,0);
        tracep->declBus(c+7863,"ysyxSoCFull fpga err c_last_beats1", false,-1, 3,0);
        tracep->declBit(c+7864,"ysyxSoCFull fpga err c_last", false,-1);
        tracep->declBit(c+7865,"ysyxSoCFull fpga err dc_valid", false,-1);
        tracep->declBit(c+7866,"ysyxSoCFull fpga err readys_1", false,-1);
        tracep->declBit(c+7867,"ysyxSoCFull fpga err state_1", false,-1);
        tracep->declBit(c+7868,"ysyxSoCFull fpga err allowed_1", false,-1);
        tracep->declBit(c+7869,"ysyxSoCFull fpga err out_1_ready", false,-1);
        tracep->declBus(c+7841,"ysyxSoCFull fpga err da_bits_size", false,-1, 2,0);
        tracep->declBus(c+7850,"ysyxSoCFull fpga err beats1_decode", false,-1, 3,0);
        tracep->declBus(c+7870,"ysyxSoCFull fpga err da_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+7871,"ysyxSoCFull fpga err beats1_opdata", false,-1);
        tracep->declBus(c+7872,"ysyxSoCFull fpga err beats1", false,-1, 3,0);
        tracep->declBus(c+7873,"ysyxSoCFull fpga err counter", false,-1, 3,0);
        tracep->declBus(c+7874,"ysyxSoCFull fpga err counter1", false,-1, 3,0);
        tracep->declBit(c+7875,"ysyxSoCFull fpga err da_first", false,-1);
        tracep->declBit(c+7876,"ysyxSoCFull fpga err da_last", false,-1);
        tracep->declBus(c+7877,"ysyxSoCFull fpga err c_last_counter1", false,-1, 3,0);
        tracep->declBit(c+7878,"ysyxSoCFull fpga err c_last_first", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga err readys_0", false,-1);
        tracep->declBit(c+7879,"ysyxSoCFull fpga err state_0", false,-1);
        tracep->declBit(c+7880,"ysyxSoCFull fpga err allowed_0", false,-1);
        tracep->declBit(c+7881,"ysyxSoCFull fpga err out_ready", false,-1);
        tracep->declBus(c+7847,"ysyxSoCFull fpga err dc_bits_size", false,-1, 2,0);
        tracep->declBus(c+7882,"ysyxSoCFull fpga err dc_bits_param", false,-1, 1,0);
        tracep->declBit(c+7883,"ysyxSoCFull fpga err latch", false,-1);
        tracep->declBit(c+7865,"ysyxSoCFull fpga err earlyWinner_0", false,-1);
        tracep->declBit(c+7884,"ysyxSoCFull fpga err earlyWinner_1", false,-1);
        tracep->declBit(c+7885,"ysyxSoCFull fpga err muxStateEarly_0", false,-1);
        tracep->declBit(c+7886,"ysyxSoCFull fpga err muxStateEarly_1", false,-1);
        tracep->declBit(c+7887,"ysyxSoCFull fpga err sink_ACancel_earlyValid", false,-1);
        tracep->declBus(c+7848,"ysyxSoCFull fpga err dc_bits_source", false,-1, 6,0);
        tracep->declBus(c+7842,"ysyxSoCFull fpga err da_bits_source", false,-1, 6,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga err monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga err monitor reset", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga err monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga err monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga err monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16437,"ysyxSoCFull fpga err monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga err monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18899,"ysyxSoCFull fpga err monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18900,"ysyxSoCFull fpga err monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18901,"ysyxSoCFull fpga err monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4578,"ysyxSoCFull fpga err monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4579,"ysyxSoCFull fpga err monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull fpga err monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga err monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4581,"ysyxSoCFull fpga err monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4582,"ysyxSoCFull fpga err monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4583,"ysyxSoCFull fpga err monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4584,"ysyxSoCFull fpga err monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4585,"ysyxSoCFull fpga err monitor io_in_d_ready", false,-1);
        tracep->declBit(c+7831,"ysyxSoCFull fpga err monitor io_in_d_valid", false,-1);
        tracep->declBus(c+7832,"ysyxSoCFull fpga err monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7833,"ysyxSoCFull fpga err monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+7834,"ysyxSoCFull fpga err monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+7835,"ysyxSoCFull fpga err monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+7836,"ysyxSoCFull fpga err monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+7837,"ysyxSoCFull fpga err monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga err monitor io_in_e_valid", false,-1);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+19201,"ysyxSoCFull fpga err monitor source_ok", false,-1);
        tracep->declBus(c+19202,"ysyxSoCFull fpga err monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19203,"ysyxSoCFull fpga err monitor is_aligned", false,-1);
        tracep->declBit(c+19204,"ysyxSoCFull fpga err monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+19205,"ysyxSoCFull fpga err monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+19206,"ysyxSoCFull fpga err monitor mask_size", false,-1);
        tracep->declBit(c+19207,"ysyxSoCFull fpga err monitor mask_bit", false,-1);
        tracep->declBit(c+19208,"ysyxSoCFull fpga err monitor mask_nbit", false,-1);
        tracep->declBit(c+19209,"ysyxSoCFull fpga err monitor mask_acc", false,-1);
        tracep->declBit(c+19210,"ysyxSoCFull fpga err monitor mask_acc_1", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga err monitor mask_size_1", false,-1);
        tracep->declBit(c+19211,"ysyxSoCFull fpga err monitor mask_bit_1", false,-1);
        tracep->declBit(c+19212,"ysyxSoCFull fpga err monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19213,"ysyxSoCFull fpga err monitor mask_eq_2", false,-1);
        tracep->declBit(c+19214,"ysyxSoCFull fpga err monitor mask_lo_lo", false,-1);
        tracep->declBit(c+19215,"ysyxSoCFull fpga err monitor mask_eq_3", false,-1);
        tracep->declBit(c+19216,"ysyxSoCFull fpga err monitor mask_lo_hi", false,-1);
        tracep->declBit(c+19217,"ysyxSoCFull fpga err monitor mask_eq_4", false,-1);
        tracep->declBit(c+19218,"ysyxSoCFull fpga err monitor mask_hi_lo", false,-1);
        tracep->declBit(c+19219,"ysyxSoCFull fpga err monitor mask_eq_5", false,-1);
        tracep->declBit(c+19220,"ysyxSoCFull fpga err monitor mask_hi_hi", false,-1);
        tracep->declBus(c+19221,"ysyxSoCFull fpga err monitor mask", false,-1, 3,0);
        tracep->declBit(c+7888,"ysyxSoCFull fpga err monitor source_ok_1", false,-1);
        tracep->declBit(c+7889,"ysyxSoCFull fpga err monitor source_ok_2", false,-1);
        tracep->declBus(c+7890,"ysyxSoCFull fpga err monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+7891,"ysyxSoCFull fpga err monitor is_aligned_2", false,-1);
        tracep->declBus(c+19222,"ysyxSoCFull fpga err monitor a_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+19223,"ysyxSoCFull fpga err monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+7892,"ysyxSoCFull fpga err monitor a_first_counter", false,-1, 3,0);
        tracep->declBus(c+7893,"ysyxSoCFull fpga err monitor a_first_counter1", false,-1, 3,0);
        tracep->declBit(c+7894,"ysyxSoCFull fpga err monitor a_first", false,-1);
        tracep->declBus(c+7895,"ysyxSoCFull fpga err monitor opcode", false,-1, 2,0);
        tracep->declBus(c+7896,"ysyxSoCFull fpga err monitor param", false,-1, 2,0);
        tracep->declBus(c+7897,"ysyxSoCFull fpga err monitor size", false,-1, 2,0);
        tracep->declBus(c+7898,"ysyxSoCFull fpga err monitor source", false,-1, 6,0);
        tracep->declBus(c+7899,"ysyxSoCFull fpga err monitor address", false,-1, 12,0);
        tracep->declBus(c+7900,"ysyxSoCFull fpga err monitor d_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+7901,"ysyxSoCFull fpga err monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+7902,"ysyxSoCFull fpga err monitor d_first_counter", false,-1, 3,0);
        tracep->declBus(c+7903,"ysyxSoCFull fpga err monitor d_first_counter1", false,-1, 3,0);
        tracep->declBit(c+7904,"ysyxSoCFull fpga err monitor d_first", false,-1);
        tracep->declBus(c+7905,"ysyxSoCFull fpga err monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+7906,"ysyxSoCFull fpga err monitor param_1", false,-1, 1,0);
        tracep->declBus(c+7907,"ysyxSoCFull fpga err monitor size_1", false,-1, 2,0);
        tracep->declBus(c+7908,"ysyxSoCFull fpga err monitor source_1", false,-1, 6,0);
        tracep->declBit(c+7909,"ysyxSoCFull fpga err monitor denied", false,-1);
        tracep->declBus(c+7910,"ysyxSoCFull fpga err monitor c_first_beats1_decode", false,-1, 3,0);
        tracep->declBit(c+7911,"ysyxSoCFull fpga err monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+7912,"ysyxSoCFull fpga err monitor c_first_counter", false,-1, 3,0);
        tracep->declBus(c+7913,"ysyxSoCFull fpga err monitor c_first_counter1", false,-1, 3,0);
        tracep->declBit(c+7914,"ysyxSoCFull fpga err monitor c_first", false,-1);
        tracep->declBus(c+7915,"ysyxSoCFull fpga err monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+7916,"ysyxSoCFull fpga err monitor param_3", false,-1, 2,0);
        tracep->declBus(c+7917,"ysyxSoCFull fpga err monitor size_3", false,-1, 2,0);
        tracep->declBus(c+7918,"ysyxSoCFull fpga err monitor source_3", false,-1, 6,0);
        tracep->declBus(c+7919,"ysyxSoCFull fpga err monitor address_2", false,-1, 12,0);
        tracep->declArray(c+7920,"ysyxSoCFull fpga err monitor inflight", false,-1, 127,0);
        tracep->declArray(c+7924,"ysyxSoCFull fpga err monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+7940,"ysyxSoCFull fpga err monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+7956,"ysyxSoCFull fpga err monitor a_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+7957,"ysyxSoCFull fpga err monitor a_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+7958,"ysyxSoCFull fpga err monitor a_first_1", false,-1);
        tracep->declBus(c+7959,"ysyxSoCFull fpga err monitor d_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+7960,"ysyxSoCFull fpga err monitor d_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+7961,"ysyxSoCFull fpga err monitor d_first_1", false,-1);
        tracep->declArray(c+19224,"ysyxSoCFull fpga err monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16684,"ysyxSoCFull fpga err monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16685,"ysyxSoCFull fpga err monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16686,"ysyxSoCFull fpga err monitor a_set", false,-1, 127,0);
        tracep->declArray(c+7962,"ysyxSoCFull fpga err monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+7966,"ysyxSoCFull fpga err monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16690,"ysyxSoCFull fpga err monitor same_cycle_resp", false,-1);
        tracep->declBus(c+7970,"ysyxSoCFull fpga err monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+7971,"ysyxSoCFull fpga err monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16691,"ysyxSoCFull fpga err monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+7972,"ysyxSoCFull fpga err monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16707,"ysyxSoCFull fpga err monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+7988,"ysyxSoCFull fpga err monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+7989,"ysyxSoCFull fpga err monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+7993,"ysyxSoCFull fpga err monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+8009,"ysyxSoCFull fpga err monitor c_first_counter_1", false,-1, 3,0);
        tracep->declBus(c+8010,"ysyxSoCFull fpga err monitor c_first_counter1_1", false,-1, 3,0);
        tracep->declBit(c+8011,"ysyxSoCFull fpga err monitor c_first_1", false,-1);
        tracep->declBus(c+8012,"ysyxSoCFull fpga err monitor d_first_counter_2", false,-1, 3,0);
        tracep->declBus(c+8013,"ysyxSoCFull fpga err monitor d_first_counter1_2", false,-1, 3,0);
        tracep->declBit(c+8014,"ysyxSoCFull fpga err monitor d_first_2", false,-1);
        tracep->declArray(c+15641,"ysyxSoCFull fpga err monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15645,"ysyxSoCFull fpga err monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15646,"ysyxSoCFull fpga err monitor c_set", false,-1, 127,0);
        tracep->declArray(c+8015,"ysyxSoCFull fpga err monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+8019,"ysyxSoCFull fpga err monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15650,"ysyxSoCFull fpga err monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8023,"ysyxSoCFull fpga err monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+8024,"ysyxSoCFull fpga err monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15651,"ysyxSoCFull fpga err monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+8040,"ysyxSoCFull fpga err monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8041,"ysyxSoCFull fpga err monitor inflight_2", false,-1);
        tracep->declBus(c+8042,"ysyxSoCFull fpga err monitor d_first_counter_3", false,-1, 3,0);
        tracep->declBus(c+8043,"ysyxSoCFull fpga err monitor d_first_counter1_3", false,-1, 3,0);
        tracep->declBit(c+8044,"ysyxSoCFull fpga err monitor d_first_3", false,-1);
        tracep->declBit(c+8045,"ysyxSoCFull fpga err monitor d_set", false,-1);
        tracep->declBit(c+17365,"ysyxSoCFull fpga err monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull fpga err monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga err monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga err monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+28,"ysyxSoCFull fpga err monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull fpga err monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga err monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga err monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+29,"ysyxSoCFull fpga err monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga err a clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga err a reset", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga err a io_enq_ready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga err a io_enq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga err a io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga err a io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18899,"ysyxSoCFull fpga err a io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+7838,"ysyxSoCFull fpga err a io_deq_ready", false,-1);
        tracep->declBit(c+7839,"ysyxSoCFull fpga err a io_deq_valid", false,-1);
        tracep->declBus(c+7840,"ysyxSoCFull fpga err a io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7841,"ysyxSoCFull fpga err a io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7842,"ysyxSoCFull fpga err a io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8046+i*1,"ysyxSoCFull fpga err a ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+7840,"ysyxSoCFull fpga err a ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err a ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga err a ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err a ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga err a ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+16723,"ysyxSoCFull fpga err a ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8047+i*1,"ysyxSoCFull fpga err a ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+7841,"ysyxSoCFull fpga err a ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err a ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga err a ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err a ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga err a ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+16723,"ysyxSoCFull fpga err a ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8048+i*1,"ysyxSoCFull fpga err a ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7842,"ysyxSoCFull fpga err a ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err a ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+18899,"ysyxSoCFull fpga err a ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err a ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga err a ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+16723,"ysyxSoCFull fpga err a ram_source_MPORT_en", false,-1);
        tracep->declBit(c+7839,"ysyxSoCFull fpga err a maybe_full", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga err a empty", false,-1);
        tracep->declBit(c+19228,"ysyxSoCFull fpga err a do_enq", false,-1);
        tracep->declBit(c+8049,"ysyxSoCFull fpga err a do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga err c clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga err c reset", false,-1);
        tracep->declBit(c+4579,"ysyxSoCFull fpga err c io_enq_ready", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull fpga err c io_enq_valid", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga err c io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4581,"ysyxSoCFull fpga err c io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4582,"ysyxSoCFull fpga err c io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4583,"ysyxSoCFull fpga err c io_enq_bits_source", false,-1, 6,0);
        tracep->declBit(c+7843,"ysyxSoCFull fpga err c io_deq_ready", false,-1);
        tracep->declBit(c+7844,"ysyxSoCFull fpga err c io_deq_valid", false,-1);
        tracep->declBus(c+7845,"ysyxSoCFull fpga err c io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+7846,"ysyxSoCFull fpga err c io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+7847,"ysyxSoCFull fpga err c io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+7848,"ysyxSoCFull fpga err c io_deq_bits_source", false,-1, 6,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8050+i*1,"ysyxSoCFull fpga err c ram_opcode", true,(i+0), 2,0);}}
        tracep->declBus(c+7845,"ysyxSoCFull fpga err c ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err c ram_opcode_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga err c ram_opcode_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err c ram_opcode_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga err c ram_opcode_MPORT_mask", false,-1);
        tracep->declBit(c+15667,"ysyxSoCFull fpga err c ram_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8051+i*1,"ysyxSoCFull fpga err c ram_param", true,(i+0), 2,0);}}
        tracep->declBus(c+7846,"ysyxSoCFull fpga err c ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err c ram_param_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4581,"ysyxSoCFull fpga err c ram_param_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err c ram_param_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga err c ram_param_MPORT_mask", false,-1);
        tracep->declBit(c+15667,"ysyxSoCFull fpga err c ram_param_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8052+i*1,"ysyxSoCFull fpga err c ram_size", true,(i+0), 2,0);}}
        tracep->declBus(c+7847,"ysyxSoCFull fpga err c ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err c ram_size_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4582,"ysyxSoCFull fpga err c ram_size_MPORT_data", false,-1, 2,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err c ram_size_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga err c ram_size_MPORT_mask", false,-1);
        tracep->declBit(c+15667,"ysyxSoCFull fpga err c ram_size_MPORT_en", false,-1);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8053+i*1,"ysyxSoCFull fpga err c ram_source", true,(i+0), 6,0);}}
        tracep->declBus(c+7848,"ysyxSoCFull fpga err c ram_source_io_deq_bits_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err c ram_source_io_deq_bits_MPORT_addr", false,-1);
        tracep->declBus(c+4583,"ysyxSoCFull fpga err c ram_source_MPORT_data", false,-1, 6,0);
        tracep->declBit(c+19856,"ysyxSoCFull fpga err c ram_source_MPORT_addr", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga err c ram_source_MPORT_mask", false,-1);
        tracep->declBit(c+15667,"ysyxSoCFull fpga err c ram_source_MPORT_en", false,-1);
        tracep->declBit(c+7844,"ysyxSoCFull fpga err c maybe_full", false,-1);
        tracep->declBit(c+4579,"ysyxSoCFull fpga err c empty", false,-1);
        tracep->declBit(c+17366,"ysyxSoCFull fpga err c do_enq", false,-1);
        tracep->declBit(c+8054,"ysyxSoCFull fpga err c do_deq", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga atomics clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga atomics reset", false,-1);
        tracep->declBit(c+18902,"ysyxSoCFull fpga atomics auto_in_a_ready", false,-1);
        tracep->declBit(c+18903,"ysyxSoCFull fpga atomics auto_in_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga atomics auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga atomics auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga atomics auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga atomics auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga atomics auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga atomics auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga atomics auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga atomics auto_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga atomics auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga atomics auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga atomics auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga atomics auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga atomics auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga atomics auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga atomics auto_in_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga atomics auto_in_d_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga atomics auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga atomics auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga atomics auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga atomics auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga atomics auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga atomics auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga atomics auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga atomics auto_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga atomics auto_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga atomics auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18821,"ysyxSoCFull fpga atomics auto_out_a_ready", false,-1);
        tracep->declBit(c+18822,"ysyxSoCFull fpga atomics auto_out_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga atomics auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga atomics auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18825,"ysyxSoCFull fpga atomics auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga atomics auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18827,"ysyxSoCFull fpga atomics auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga atomics auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+18829,"ysyxSoCFull fpga atomics auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga atomics auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga atomics auto_out_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga atomics auto_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga atomics auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga atomics auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga atomics auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga atomics auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga atomics auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4432,"ysyxSoCFull fpga atomics auto_out_d_ready", false,-1);
        tracep->declBit(c+4433,"ysyxSoCFull fpga atomics auto_out_d_valid", false,-1);
        tracep->declBus(c+4434,"ysyxSoCFull fpga atomics auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga atomics auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga atomics auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga atomics auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4438,"ysyxSoCFull fpga atomics auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4439,"ysyxSoCFull fpga atomics auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4441,"ysyxSoCFull fpga atomics auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga atomics auto_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga atomics auto_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga atomics auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga atomics monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga atomics monitor_reset", false,-1);
        tracep->declBit(c+19229,"ysyxSoCFull fpga atomics monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18903,"ysyxSoCFull fpga atomics monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga atomics monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga atomics monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga atomics monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga atomics monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga atomics monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+8055,"ysyxSoCFull fpga atomics monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+8056,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8057,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8058,"ysyxSoCFull fpga atomics monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga atomics monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga atomics monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga atomics monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+8059,"ysyxSoCFull fpga atomics cam_s_0_state", false,-1, 1,0);
        tracep->declBus(c+8060,"ysyxSoCFull fpga atomics cam_a_0_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8061,"ysyxSoCFull fpga atomics cam_a_0_bits_param", false,-1, 2,0);
        tracep->declBus(c+8062,"ysyxSoCFull fpga atomics cam_a_0_bits_size", false,-1, 3,0);
        tracep->declBus(c+8063,"ysyxSoCFull fpga atomics cam_a_0_bits_source", false,-1, 6,0);
        tracep->declBus(c+8064,"ysyxSoCFull fpga atomics cam_a_0_bits_address", false,-1, 31,0);
        tracep->declBus(c+8065,"ysyxSoCFull fpga atomics cam_a_0_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+8066,"ysyxSoCFull fpga atomics cam_a_0_bits_data", false,-1, 63,0);
        tracep->declBus(c+8068,"ysyxSoCFull fpga atomics cam_a_0_fifoId", false,-1, 1,0);
        tracep->declBus(c+8069,"ysyxSoCFull fpga atomics cam_a_0_lut", false,-1, 3,0);
        tracep->declQuad(c+8070,"ysyxSoCFull fpga atomics cam_d_0_data", false,-1, 63,0);
        tracep->declBit(c+8072,"ysyxSoCFull fpga atomics cam_d_0_denied", false,-1);
        tracep->declBit(c+8073,"ysyxSoCFull fpga atomics cam_d_0_corrupt", false,-1);
        tracep->declBit(c+8074,"ysyxSoCFull fpga atomics cam_free_0", false,-1);
        tracep->declBit(c+8075,"ysyxSoCFull fpga atomics cam_amo_0", false,-1);
        tracep->declBit(c+8076,"ysyxSoCFull fpga atomics cam_abusy_0", false,-1);
        tracep->declBit(c+8077,"ysyxSoCFull fpga atomics cam_dmatch_0", false,-1);
        tracep->declBit(c+8078,"ysyxSoCFull fpga atomics a_isLogical", false,-1);
        tracep->declBit(c+8079,"ysyxSoCFull fpga atomics a_isArithmetic", false,-1);
        tracep->declBit(c+8080,"ysyxSoCFull fpga atomics a_isSupported", false,-1);
        tracep->declBus(c+8081,"ysyxSoCFull fpga atomics a_fifoId", false,-1, 1,0);
        tracep->declBit(c+8082,"ysyxSoCFull fpga atomics a_cam_busy", false,-1);
        tracep->declBit(c+8083,"ysyxSoCFull fpga atomics indexes_hi", false,-1);
        tracep->declBit(c+8084,"ysyxSoCFull fpga atomics indexes_lo", false,-1);
        tracep->declBus(c+8085,"ysyxSoCFull fpga atomics indexes_0", false,-1, 1,0);
        tracep->declBit(c+8086,"ysyxSoCFull fpga atomics indexes_hi_1", false,-1);
        tracep->declBit(c+8087,"ysyxSoCFull fpga atomics indexes_lo_1", false,-1);
        tracep->declBus(c+8088,"ysyxSoCFull fpga atomics indexes_1", false,-1, 1,0);
        tracep->declBit(c+8089,"ysyxSoCFull fpga atomics indexes_hi_2", false,-1);
        tracep->declBit(c+8090,"ysyxSoCFull fpga atomics indexes_lo_2", false,-1);
        tracep->declBus(c+8091,"ysyxSoCFull fpga atomics indexes_2", false,-1, 1,0);
        tracep->declBit(c+8092,"ysyxSoCFull fpga atomics indexes_hi_3", false,-1);
        tracep->declBit(c+8093,"ysyxSoCFull fpga atomics indexes_lo_3", false,-1);
        tracep->declBus(c+8094,"ysyxSoCFull fpga atomics indexes_3", false,-1, 1,0);
        tracep->declBit(c+8095,"ysyxSoCFull fpga atomics indexes_hi_4", false,-1);
        tracep->declBit(c+8096,"ysyxSoCFull fpga atomics indexes_lo_4", false,-1);
        tracep->declBus(c+8097,"ysyxSoCFull fpga atomics indexes_4", false,-1, 1,0);
        tracep->declBit(c+8098,"ysyxSoCFull fpga atomics indexes_hi_5", false,-1);
        tracep->declBit(c+8099,"ysyxSoCFull fpga atomics indexes_lo_5", false,-1);
        tracep->declBus(c+8100,"ysyxSoCFull fpga atomics indexes_5", false,-1, 1,0);
        tracep->declBit(c+8101,"ysyxSoCFull fpga atomics indexes_hi_6", false,-1);
        tracep->declBit(c+8102,"ysyxSoCFull fpga atomics indexes_lo_6", false,-1);
        tracep->declBus(c+8103,"ysyxSoCFull fpga atomics indexes_6", false,-1, 1,0);
        tracep->declBit(c+8104,"ysyxSoCFull fpga atomics indexes_hi_7", false,-1);
        tracep->declBit(c+8105,"ysyxSoCFull fpga atomics indexes_lo_7", false,-1);
        tracep->declBus(c+8106,"ysyxSoCFull fpga atomics indexes_7", false,-1, 1,0);
        tracep->declBit(c+8107,"ysyxSoCFull fpga atomics indexes_hi_8", false,-1);
        tracep->declBit(c+8108,"ysyxSoCFull fpga atomics indexes_lo_8", false,-1);
        tracep->declBus(c+8109,"ysyxSoCFull fpga atomics indexes_8", false,-1, 1,0);
        tracep->declBit(c+8110,"ysyxSoCFull fpga atomics indexes_hi_9", false,-1);
        tracep->declBit(c+8111,"ysyxSoCFull fpga atomics indexes_lo_9", false,-1);
        tracep->declBus(c+8112,"ysyxSoCFull fpga atomics indexes_9", false,-1, 1,0);
        tracep->declBit(c+8113,"ysyxSoCFull fpga atomics indexes_hi_10", false,-1);
        tracep->declBit(c+8114,"ysyxSoCFull fpga atomics indexes_lo_10", false,-1);
        tracep->declBus(c+8115,"ysyxSoCFull fpga atomics indexes_10", false,-1, 1,0);
        tracep->declBit(c+8116,"ysyxSoCFull fpga atomics indexes_hi_11", false,-1);
        tracep->declBit(c+8117,"ysyxSoCFull fpga atomics indexes_lo_11", false,-1);
        tracep->declBus(c+8118,"ysyxSoCFull fpga atomics indexes_11", false,-1, 1,0);
        tracep->declBit(c+8119,"ysyxSoCFull fpga atomics indexes_hi_12", false,-1);
        tracep->declBit(c+8120,"ysyxSoCFull fpga atomics indexes_lo_12", false,-1);
        tracep->declBus(c+8121,"ysyxSoCFull fpga atomics indexes_12", false,-1, 1,0);
        tracep->declBit(c+8122,"ysyxSoCFull fpga atomics indexes_hi_13", false,-1);
        tracep->declBit(c+8123,"ysyxSoCFull fpga atomics indexes_lo_13", false,-1);
        tracep->declBus(c+8124,"ysyxSoCFull fpga atomics indexes_13", false,-1, 1,0);
        tracep->declBit(c+8125,"ysyxSoCFull fpga atomics indexes_hi_14", false,-1);
        tracep->declBit(c+8126,"ysyxSoCFull fpga atomics indexes_lo_14", false,-1);
        tracep->declBus(c+8127,"ysyxSoCFull fpga atomics indexes_14", false,-1, 1,0);
        tracep->declBit(c+8128,"ysyxSoCFull fpga atomics indexes_hi_15", false,-1);
        tracep->declBit(c+8129,"ysyxSoCFull fpga atomics indexes_lo_15", false,-1);
        tracep->declBus(c+8130,"ysyxSoCFull fpga atomics indexes_15", false,-1, 1,0);
        tracep->declBit(c+8131,"ysyxSoCFull fpga atomics indexes_hi_16", false,-1);
        tracep->declBit(c+8132,"ysyxSoCFull fpga atomics indexes_lo_16", false,-1);
        tracep->declBus(c+8133,"ysyxSoCFull fpga atomics indexes_16", false,-1, 1,0);
        tracep->declBit(c+8134,"ysyxSoCFull fpga atomics indexes_hi_17", false,-1);
        tracep->declBit(c+8135,"ysyxSoCFull fpga atomics indexes_lo_17", false,-1);
        tracep->declBus(c+8136,"ysyxSoCFull fpga atomics indexes_17", false,-1, 1,0);
        tracep->declBit(c+8137,"ysyxSoCFull fpga atomics indexes_hi_18", false,-1);
        tracep->declBit(c+8138,"ysyxSoCFull fpga atomics indexes_lo_18", false,-1);
        tracep->declBus(c+8139,"ysyxSoCFull fpga atomics indexes_18", false,-1, 1,0);
        tracep->declBit(c+8140,"ysyxSoCFull fpga atomics indexes_hi_19", false,-1);
        tracep->declBit(c+8141,"ysyxSoCFull fpga atomics indexes_lo_19", false,-1);
        tracep->declBus(c+8142,"ysyxSoCFull fpga atomics indexes_19", false,-1, 1,0);
        tracep->declBit(c+8143,"ysyxSoCFull fpga atomics indexes_hi_20", false,-1);
        tracep->declBit(c+8144,"ysyxSoCFull fpga atomics indexes_lo_20", false,-1);
        tracep->declBus(c+8145,"ysyxSoCFull fpga atomics indexes_20", false,-1, 1,0);
        tracep->declBit(c+8146,"ysyxSoCFull fpga atomics indexes_hi_21", false,-1);
        tracep->declBit(c+8147,"ysyxSoCFull fpga atomics indexes_lo_21", false,-1);
        tracep->declBus(c+8148,"ysyxSoCFull fpga atomics indexes_21", false,-1, 1,0);
        tracep->declBit(c+8149,"ysyxSoCFull fpga atomics indexes_hi_22", false,-1);
        tracep->declBit(c+8150,"ysyxSoCFull fpga atomics indexes_lo_22", false,-1);
        tracep->declBus(c+8151,"ysyxSoCFull fpga atomics indexes_22", false,-1, 1,0);
        tracep->declBit(c+8152,"ysyxSoCFull fpga atomics indexes_hi_23", false,-1);
        tracep->declBit(c+8153,"ysyxSoCFull fpga atomics indexes_lo_23", false,-1);
        tracep->declBus(c+8154,"ysyxSoCFull fpga atomics indexes_23", false,-1, 1,0);
        tracep->declBit(c+8155,"ysyxSoCFull fpga atomics indexes_hi_24", false,-1);
        tracep->declBit(c+8156,"ysyxSoCFull fpga atomics indexes_lo_24", false,-1);
        tracep->declBus(c+8157,"ysyxSoCFull fpga atomics indexes_24", false,-1, 1,0);
        tracep->declBit(c+8158,"ysyxSoCFull fpga atomics indexes_hi_25", false,-1);
        tracep->declBit(c+8159,"ysyxSoCFull fpga atomics indexes_lo_25", false,-1);
        tracep->declBus(c+8160,"ysyxSoCFull fpga atomics indexes_25", false,-1, 1,0);
        tracep->declBit(c+8161,"ysyxSoCFull fpga atomics indexes_hi_26", false,-1);
        tracep->declBit(c+8162,"ysyxSoCFull fpga atomics indexes_lo_26", false,-1);
        tracep->declBus(c+8163,"ysyxSoCFull fpga atomics indexes_26", false,-1, 1,0);
        tracep->declBit(c+8164,"ysyxSoCFull fpga atomics indexes_hi_27", false,-1);
        tracep->declBit(c+8165,"ysyxSoCFull fpga atomics indexes_lo_27", false,-1);
        tracep->declBus(c+8166,"ysyxSoCFull fpga atomics indexes_27", false,-1, 1,0);
        tracep->declBit(c+8167,"ysyxSoCFull fpga atomics indexes_hi_28", false,-1);
        tracep->declBit(c+8168,"ysyxSoCFull fpga atomics indexes_lo_28", false,-1);
        tracep->declBus(c+8169,"ysyxSoCFull fpga atomics indexes_28", false,-1, 1,0);
        tracep->declBit(c+8170,"ysyxSoCFull fpga atomics indexes_hi_29", false,-1);
        tracep->declBit(c+8171,"ysyxSoCFull fpga atomics indexes_lo_29", false,-1);
        tracep->declBus(c+8172,"ysyxSoCFull fpga atomics indexes_29", false,-1, 1,0);
        tracep->declBit(c+8173,"ysyxSoCFull fpga atomics indexes_hi_30", false,-1);
        tracep->declBit(c+8174,"ysyxSoCFull fpga atomics indexes_lo_30", false,-1);
        tracep->declBus(c+8175,"ysyxSoCFull fpga atomics indexes_30", false,-1, 1,0);
        tracep->declBit(c+8176,"ysyxSoCFull fpga atomics indexes_hi_31", false,-1);
        tracep->declBit(c+8177,"ysyxSoCFull fpga atomics indexes_lo_31", false,-1);
        tracep->declBus(c+8178,"ysyxSoCFull fpga atomics indexes_31", false,-1, 1,0);
        tracep->declBit(c+8179,"ysyxSoCFull fpga atomics indexes_hi_32", false,-1);
        tracep->declBit(c+8180,"ysyxSoCFull fpga atomics indexes_lo_32", false,-1);
        tracep->declBus(c+8181,"ysyxSoCFull fpga atomics indexes_32", false,-1, 1,0);
        tracep->declBit(c+8182,"ysyxSoCFull fpga atomics indexes_hi_33", false,-1);
        tracep->declBit(c+8183,"ysyxSoCFull fpga atomics indexes_lo_33", false,-1);
        tracep->declBus(c+8184,"ysyxSoCFull fpga atomics indexes_33", false,-1, 1,0);
        tracep->declBit(c+8185,"ysyxSoCFull fpga atomics indexes_hi_34", false,-1);
        tracep->declBit(c+8186,"ysyxSoCFull fpga atomics indexes_lo_34", false,-1);
        tracep->declBus(c+8187,"ysyxSoCFull fpga atomics indexes_34", false,-1, 1,0);
        tracep->declBit(c+8188,"ysyxSoCFull fpga atomics indexes_hi_35", false,-1);
        tracep->declBit(c+8189,"ysyxSoCFull fpga atomics indexes_lo_35", false,-1);
        tracep->declBus(c+8190,"ysyxSoCFull fpga atomics indexes_35", false,-1, 1,0);
        tracep->declBit(c+8191,"ysyxSoCFull fpga atomics indexes_hi_36", false,-1);
        tracep->declBit(c+8192,"ysyxSoCFull fpga atomics indexes_lo_36", false,-1);
        tracep->declBus(c+8193,"ysyxSoCFull fpga atomics indexes_36", false,-1, 1,0);
        tracep->declBit(c+8194,"ysyxSoCFull fpga atomics indexes_hi_37", false,-1);
        tracep->declBit(c+8195,"ysyxSoCFull fpga atomics indexes_lo_37", false,-1);
        tracep->declBus(c+8196,"ysyxSoCFull fpga atomics indexes_37", false,-1, 1,0);
        tracep->declBit(c+8197,"ysyxSoCFull fpga atomics indexes_hi_38", false,-1);
        tracep->declBit(c+8198,"ysyxSoCFull fpga atomics indexes_lo_38", false,-1);
        tracep->declBus(c+8199,"ysyxSoCFull fpga atomics indexes_38", false,-1, 1,0);
        tracep->declBit(c+8200,"ysyxSoCFull fpga atomics indexes_hi_39", false,-1);
        tracep->declBit(c+8201,"ysyxSoCFull fpga atomics indexes_lo_39", false,-1);
        tracep->declBus(c+8202,"ysyxSoCFull fpga atomics indexes_39", false,-1, 1,0);
        tracep->declBit(c+8203,"ysyxSoCFull fpga atomics indexes_hi_40", false,-1);
        tracep->declBit(c+8204,"ysyxSoCFull fpga atomics indexes_lo_40", false,-1);
        tracep->declBus(c+8205,"ysyxSoCFull fpga atomics indexes_40", false,-1, 1,0);
        tracep->declBit(c+8206,"ysyxSoCFull fpga atomics indexes_hi_41", false,-1);
        tracep->declBit(c+8207,"ysyxSoCFull fpga atomics indexes_lo_41", false,-1);
        tracep->declBus(c+8208,"ysyxSoCFull fpga atomics indexes_41", false,-1, 1,0);
        tracep->declBit(c+8209,"ysyxSoCFull fpga atomics indexes_hi_42", false,-1);
        tracep->declBit(c+8210,"ysyxSoCFull fpga atomics indexes_lo_42", false,-1);
        tracep->declBus(c+8211,"ysyxSoCFull fpga atomics indexes_42", false,-1, 1,0);
        tracep->declBit(c+8212,"ysyxSoCFull fpga atomics indexes_hi_43", false,-1);
        tracep->declBit(c+8213,"ysyxSoCFull fpga atomics indexes_lo_43", false,-1);
        tracep->declBus(c+8214,"ysyxSoCFull fpga atomics indexes_43", false,-1, 1,0);
        tracep->declBit(c+8215,"ysyxSoCFull fpga atomics indexes_hi_44", false,-1);
        tracep->declBit(c+8216,"ysyxSoCFull fpga atomics indexes_lo_44", false,-1);
        tracep->declBus(c+8217,"ysyxSoCFull fpga atomics indexes_44", false,-1, 1,0);
        tracep->declBit(c+8218,"ysyxSoCFull fpga atomics indexes_hi_45", false,-1);
        tracep->declBit(c+8219,"ysyxSoCFull fpga atomics indexes_lo_45", false,-1);
        tracep->declBus(c+8220,"ysyxSoCFull fpga atomics indexes_45", false,-1, 1,0);
        tracep->declBit(c+8221,"ysyxSoCFull fpga atomics indexes_hi_46", false,-1);
        tracep->declBit(c+8222,"ysyxSoCFull fpga atomics indexes_lo_46", false,-1);
        tracep->declBus(c+8223,"ysyxSoCFull fpga atomics indexes_46", false,-1, 1,0);
        tracep->declBit(c+8224,"ysyxSoCFull fpga atomics indexes_hi_47", false,-1);
        tracep->declBit(c+8225,"ysyxSoCFull fpga atomics indexes_lo_47", false,-1);
        tracep->declBus(c+8226,"ysyxSoCFull fpga atomics indexes_47", false,-1, 1,0);
        tracep->declBit(c+8227,"ysyxSoCFull fpga atomics indexes_hi_48", false,-1);
        tracep->declBit(c+8228,"ysyxSoCFull fpga atomics indexes_lo_48", false,-1);
        tracep->declBus(c+8229,"ysyxSoCFull fpga atomics indexes_48", false,-1, 1,0);
        tracep->declBit(c+8230,"ysyxSoCFull fpga atomics indexes_hi_49", false,-1);
        tracep->declBit(c+8231,"ysyxSoCFull fpga atomics indexes_lo_49", false,-1);
        tracep->declBus(c+8232,"ysyxSoCFull fpga atomics indexes_49", false,-1, 1,0);
        tracep->declBit(c+8233,"ysyxSoCFull fpga atomics indexes_hi_50", false,-1);
        tracep->declBit(c+8234,"ysyxSoCFull fpga atomics indexes_lo_50", false,-1);
        tracep->declBus(c+8235,"ysyxSoCFull fpga atomics indexes_50", false,-1, 1,0);
        tracep->declBit(c+8236,"ysyxSoCFull fpga atomics indexes_hi_51", false,-1);
        tracep->declBit(c+8237,"ysyxSoCFull fpga atomics indexes_lo_51", false,-1);
        tracep->declBus(c+8238,"ysyxSoCFull fpga atomics indexes_51", false,-1, 1,0);
        tracep->declBit(c+8239,"ysyxSoCFull fpga atomics indexes_hi_52", false,-1);
        tracep->declBit(c+8240,"ysyxSoCFull fpga atomics indexes_lo_52", false,-1);
        tracep->declBus(c+8241,"ysyxSoCFull fpga atomics indexes_52", false,-1, 1,0);
        tracep->declBit(c+8242,"ysyxSoCFull fpga atomics indexes_hi_53", false,-1);
        tracep->declBit(c+8243,"ysyxSoCFull fpga atomics indexes_lo_53", false,-1);
        tracep->declBus(c+8244,"ysyxSoCFull fpga atomics indexes_53", false,-1, 1,0);
        tracep->declBit(c+8245,"ysyxSoCFull fpga atomics indexes_hi_54", false,-1);
        tracep->declBit(c+8246,"ysyxSoCFull fpga atomics indexes_lo_54", false,-1);
        tracep->declBus(c+8247,"ysyxSoCFull fpga atomics indexes_54", false,-1, 1,0);
        tracep->declBit(c+8248,"ysyxSoCFull fpga atomics indexes_hi_55", false,-1);
        tracep->declBit(c+8249,"ysyxSoCFull fpga atomics indexes_lo_55", false,-1);
        tracep->declBus(c+8250,"ysyxSoCFull fpga atomics indexes_55", false,-1, 1,0);
        tracep->declBit(c+8251,"ysyxSoCFull fpga atomics indexes_hi_56", false,-1);
        tracep->declBit(c+8252,"ysyxSoCFull fpga atomics indexes_lo_56", false,-1);
        tracep->declBus(c+8253,"ysyxSoCFull fpga atomics indexes_56", false,-1, 1,0);
        tracep->declBit(c+8254,"ysyxSoCFull fpga atomics indexes_hi_57", false,-1);
        tracep->declBit(c+8255,"ysyxSoCFull fpga atomics indexes_lo_57", false,-1);
        tracep->declBus(c+8256,"ysyxSoCFull fpga atomics indexes_57", false,-1, 1,0);
        tracep->declBit(c+8257,"ysyxSoCFull fpga atomics indexes_hi_58", false,-1);
        tracep->declBit(c+8258,"ysyxSoCFull fpga atomics indexes_lo_58", false,-1);
        tracep->declBus(c+8259,"ysyxSoCFull fpga atomics indexes_58", false,-1, 1,0);
        tracep->declBit(c+8260,"ysyxSoCFull fpga atomics indexes_hi_59", false,-1);
        tracep->declBit(c+8261,"ysyxSoCFull fpga atomics indexes_lo_59", false,-1);
        tracep->declBus(c+8262,"ysyxSoCFull fpga atomics indexes_59", false,-1, 1,0);
        tracep->declBit(c+8263,"ysyxSoCFull fpga atomics indexes_hi_60", false,-1);
        tracep->declBit(c+8264,"ysyxSoCFull fpga atomics indexes_lo_60", false,-1);
        tracep->declBus(c+8265,"ysyxSoCFull fpga atomics indexes_60", false,-1, 1,0);
        tracep->declBit(c+8266,"ysyxSoCFull fpga atomics indexes_hi_61", false,-1);
        tracep->declBit(c+8267,"ysyxSoCFull fpga atomics indexes_lo_61", false,-1);
        tracep->declBus(c+8268,"ysyxSoCFull fpga atomics indexes_61", false,-1, 1,0);
        tracep->declBit(c+8269,"ysyxSoCFull fpga atomics indexes_hi_62", false,-1);
        tracep->declBit(c+8270,"ysyxSoCFull fpga atomics indexes_lo_62", false,-1);
        tracep->declBus(c+8271,"ysyxSoCFull fpga atomics indexes_62", false,-1, 1,0);
        tracep->declBit(c+8272,"ysyxSoCFull fpga atomics indexes_hi_63", false,-1);
        tracep->declBit(c+8273,"ysyxSoCFull fpga atomics indexes_lo_63", false,-1);
        tracep->declBus(c+8274,"ysyxSoCFull fpga atomics indexes_63", false,-1, 1,0);
        tracep->declBit(c+8275,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+8276,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+8277,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8278,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8279,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8280,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8281,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8282,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8283,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+8284,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+8285,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8286,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8287,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8288,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8289,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8290,"ysyxSoCFull fpga atomics logic_out_lo_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+8291,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+8292,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+8293,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8294,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8295,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8296,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8297,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8298,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8299,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+8300,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+8301,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8302,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8303,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8304,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8305,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8306,"ysyxSoCFull fpga atomics logic_out_lo_hi_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+8307,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+8308,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+8309,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8310,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8311,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8312,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8313,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8314,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8315,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+8316,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+8317,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8318,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8319,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8320,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8321,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8322,"ysyxSoCFull fpga atomics logic_out_hi_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+8323,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+8324,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_lo_hi", false,-1);
        tracep->declBit(c+8325,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+8326,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+8327,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+8328,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+8329,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+8330,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+8331,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+8332,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_lo_hi", false,-1);
        tracep->declBit(c+8333,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+8334,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+8335,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+8336,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+8337,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+8338,"ysyxSoCFull fpga atomics logic_out_hi_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+8339,"ysyxSoCFull fpga atomics logic_out_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8340,"ysyxSoCFull fpga atomics logic_out_lo_lo", false,-1, 15,0);
        tracep->declBus(c+8341,"ysyxSoCFull fpga atomics logic_out_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8342,"ysyxSoCFull fpga atomics logic_out_lo", false,-1, 31,0);
        tracep->declBus(c+8343,"ysyxSoCFull fpga atomics logic_out_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8344,"ysyxSoCFull fpga atomics logic_out_hi_lo", false,-1, 15,0);
        tracep->declBus(c+8345,"ysyxSoCFull fpga atomics logic_out_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8346,"ysyxSoCFull fpga atomics logic_out_hi", false,-1, 31,0);
        tracep->declQuad(c+8347,"ysyxSoCFull fpga atomics logic_out", false,-1, 63,0);
        tracep->declBit(c+8349,"ysyxSoCFull fpga atomics unsigned_", false,-1);
        tracep->declBit(c+8350,"ysyxSoCFull fpga atomics take_max", false,-1);
        tracep->declBit(c+8351,"ysyxSoCFull fpga atomics adder", false,-1);
        tracep->declBus(c+8352,"ysyxSoCFull fpga atomics signSel", false,-1, 7,0);
        tracep->declBus(c+8353,"ysyxSoCFull fpga atomics signbits_a", false,-1, 7,0);
        tracep->declBus(c+8354,"ysyxSoCFull fpga atomics signbits_d", false,-1, 7,0);
        tracep->declBus(c+8355,"ysyxSoCFull fpga atomics signbit_a", false,-1, 7,0);
        tracep->declBus(c+8356,"ysyxSoCFull fpga atomics signbit_d", false,-1, 7,0);
        tracep->declBus(c+8357,"ysyxSoCFull fpga atomics signext_a_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8358,"ysyxSoCFull fpga atomics signext_a_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8359,"ysyxSoCFull fpga atomics signext_a_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8360,"ysyxSoCFull fpga atomics signext_a_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+8361,"ysyxSoCFull fpga atomics signext_a_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8362,"ysyxSoCFull fpga atomics signext_a_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8363,"ysyxSoCFull fpga atomics signext_a_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8364,"ysyxSoCFull fpga atomics signext_a_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+8365,"ysyxSoCFull fpga atomics signext_a", false,-1, 63,0);
        tracep->declBus(c+8367,"ysyxSoCFull fpga atomics signext_d_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8368,"ysyxSoCFull fpga atomics signext_d_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8369,"ysyxSoCFull fpga atomics signext_d_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8370,"ysyxSoCFull fpga atomics signext_d_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+8371,"ysyxSoCFull fpga atomics signext_d_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8372,"ysyxSoCFull fpga atomics signext_d_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8373,"ysyxSoCFull fpga atomics signext_d_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8374,"ysyxSoCFull fpga atomics signext_d_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+8375,"ysyxSoCFull fpga atomics signext_d", false,-1, 63,0);
        tracep->declBus(c+8377,"ysyxSoCFull fpga atomics wide_mask_lo_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8378,"ysyxSoCFull fpga atomics wide_mask_lo_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8379,"ysyxSoCFull fpga atomics wide_mask_lo_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8380,"ysyxSoCFull fpga atomics wide_mask_lo_hi_hi", false,-1, 7,0);
        tracep->declBus(c+8381,"ysyxSoCFull fpga atomics wide_mask_hi_lo_lo", false,-1, 7,0);
        tracep->declBus(c+8382,"ysyxSoCFull fpga atomics wide_mask_hi_lo_hi", false,-1, 7,0);
        tracep->declBus(c+8383,"ysyxSoCFull fpga atomics wide_mask_hi_hi_lo", false,-1, 7,0);
        tracep->declBus(c+8384,"ysyxSoCFull fpga atomics wide_mask_hi_hi_hi", false,-1, 7,0);
        tracep->declQuad(c+8385,"ysyxSoCFull fpga atomics wide_mask", false,-1, 63,0);
        tracep->declQuad(c+8387,"ysyxSoCFull fpga atomics a_a_ext", false,-1, 63,0);
        tracep->declQuad(c+8389,"ysyxSoCFull fpga atomics a_d_ext", false,-1, 63,0);
        tracep->declQuad(c+8391,"ysyxSoCFull fpga atomics a_d_inv", false,-1, 63,0);
        tracep->declQuad(c+8393,"ysyxSoCFull fpga atomics adder_out", false,-1, 63,0);
        tracep->declBit(c+8395,"ysyxSoCFull fpga atomics a_bigger_uneq", false,-1);
        tracep->declBit(c+8396,"ysyxSoCFull fpga atomics a_bigger", false,-1);
        tracep->declBit(c+8397,"ysyxSoCFull fpga atomics pick_a", false,-1);
        tracep->declQuad(c+8398,"ysyxSoCFull fpga atomics arith_out", false,-1, 63,0);
        tracep->declQuad(c+8400,"ysyxSoCFull fpga atomics amo_data", false,-1, 63,0);
        tracep->declBit(c+8402,"ysyxSoCFull fpga atomics a_allow", false,-1);
        tracep->declBus(c+8403,"ysyxSoCFull fpga atomics beatsLeft", false,-1, 4,0);
        tracep->declBit(c+8404,"ysyxSoCFull fpga atomics idle", false,-1);
        tracep->declBit(c+19230,"ysyxSoCFull fpga atomics source_i_valid", false,-1);
        tracep->declBit(c+19231,"ysyxSoCFull fpga atomics readys_1", false,-1);
        tracep->declBit(c+8405,"ysyxSoCFull fpga atomics state_1", false,-1);
        tracep->declBit(c+16724,"ysyxSoCFull fpga atomics allowed_1", false,-1);
        tracep->declBit(c+19232,"ysyxSoCFull fpga atomics out_1_ready", false,-1);
        tracep->declBus(c+8406,"ysyxSoCFull fpga atomics source_i_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+8407,"ysyxSoCFull fpga atomics source_i_bits_param", false,-1, 2,0);
        tracep->declBus(c+8408,"ysyxSoCFull fpga atomics source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+8409,"ysyxSoCFull fpga atomics source_c_bits_a_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+8410,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size", false,-1);
        tracep->declBit(c+8411,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit", false,-1);
        tracep->declBit(c+8412,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit", false,-1);
        tracep->declBit(c+8413,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc", false,-1);
        tracep->declBit(c+8414,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_1", false,-1);
        tracep->declBit(c+8415,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size_1", false,-1);
        tracep->declBit(c+8416,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit_1", false,-1);
        tracep->declBit(c+8417,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit_1", false,-1);
        tracep->declBit(c+8418,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_2", false,-1);
        tracep->declBit(c+8419,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_2", false,-1);
        tracep->declBit(c+8420,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_3", false,-1);
        tracep->declBit(c+8421,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_3", false,-1);
        tracep->declBit(c+8422,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_4", false,-1);
        tracep->declBit(c+8423,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_4", false,-1);
        tracep->declBit(c+8424,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_5", false,-1);
        tracep->declBit(c+8425,"ysyxSoCFull fpga atomics source_c_bits_a_mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga atomics source_c_bits_a_mask_size_2", false,-1);
        tracep->declBit(c+8426,"ysyxSoCFull fpga atomics source_c_bits_a_mask_bit_2", false,-1);
        tracep->declBit(c+8427,"ysyxSoCFull fpga atomics source_c_bits_a_mask_nbit_2", false,-1);
        tracep->declBit(c+8428,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_6", false,-1);
        tracep->declBit(c+8429,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+8430,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_7", false,-1);
        tracep->declBit(c+8431,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+8432,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_8", false,-1);
        tracep->declBit(c+8433,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+8434,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_9", false,-1);
        tracep->declBit(c+8435,"ysyxSoCFull fpga atomics source_c_bits_a_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+8436,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_10", false,-1);
        tracep->declBit(c+8437,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+8438,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_11", false,-1);
        tracep->declBit(c+8439,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+8440,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_12", false,-1);
        tracep->declBit(c+8441,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+8442,"ysyxSoCFull fpga atomics source_c_bits_a_mask_eq_13", false,-1);
        tracep->declBit(c+8443,"ysyxSoCFull fpga atomics source_c_bits_a_mask_hi_hi_hi", false,-1);
        tracep->declBus(c+8444,"ysyxSoCFull fpga atomics source_c_bits_a_mask", false,-1, 7,0);
        tracep->declBus(c+8445,"ysyxSoCFull fpga atomics decode", false,-1, 4,0);
        tracep->declBit(c+8446,"ysyxSoCFull fpga atomics opdata", false,-1);
        tracep->declBit(c+16725,"ysyxSoCFull fpga atomics latch", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga atomics readys_0", false,-1);
        tracep->declBit(c+8075,"ysyxSoCFull fpga atomics earlyWinner_0", false,-1);
        tracep->declBit(c+19233,"ysyxSoCFull fpga atomics earlyWinner_1", false,-1);
        tracep->declBit(c+8447,"ysyxSoCFull fpga atomics state_0", false,-1);
        tracep->declBit(c+8448,"ysyxSoCFull fpga atomics muxStateEarly_0", false,-1);
        tracep->declBit(c+19234,"ysyxSoCFull fpga atomics muxStateEarly_1", false,-1);
        tracep->declBit(c+16726,"ysyxSoCFull fpga atomics sink_ACancel_earlyValid", false,-1);
        tracep->declBit(c+8449,"ysyxSoCFull fpga atomics allowed_0", false,-1);
        tracep->declBit(c+16727,"ysyxSoCFull fpga atomics out_ready", false,-1);
        tracep->declBus(c+8450,"ysyxSoCFull fpga atomics d_first_counter", false,-1, 4,0);
        tracep->declBit(c+8451,"ysyxSoCFull fpga atomics d_first", false,-1);
        tracep->declBit(c+8452,"ysyxSoCFull fpga atomics d_ackd", false,-1);
        tracep->declBit(c+8453,"ysyxSoCFull fpga atomics d_cam_sel_raw_0", false,-1);
        tracep->declBit(c+8454,"ysyxSoCFull fpga atomics d_cam_sel_match_0", false,-1);
        tracep->declBit(c+8455,"ysyxSoCFull fpga atomics d_drop", false,-1);
        tracep->declBit(c+8456,"ysyxSoCFull fpga atomics bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+8457,"ysyxSoCFull fpga atomics d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8458,"ysyxSoCFull fpga atomics d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8459,"ysyxSoCFull fpga atomics d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8460,"ysyxSoCFull fpga atomics d_ack", false,-1);
        tracep->declBit(c+8461,"ysyxSoCFull fpga atomics d_replace", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga atomics monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga atomics monitor reset", false,-1);
        tracep->declBit(c+19229,"ysyxSoCFull fpga atomics monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18903,"ysyxSoCFull fpga atomics monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga atomics monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga atomics monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga atomics monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga atomics monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga atomics monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga atomics monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga atomics monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga atomics monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga atomics monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga atomics monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga atomics monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga atomics monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga atomics monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga atomics monitor io_in_d_ready", false,-1);
        tracep->declBit(c+8055,"ysyxSoCFull fpga atomics monitor io_in_d_valid", false,-1);
        tracep->declBus(c+8056,"ysyxSoCFull fpga atomics monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga atomics monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga atomics monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga atomics monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+8057,"ysyxSoCFull fpga atomics monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+8058,"ysyxSoCFull fpga atomics monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga atomics monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga atomics monitor io_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga atomics monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+8462,"ysyxSoCFull fpga atomics monitor source_ok", false,-1);
        tracep->declBus(c+8463,"ysyxSoCFull fpga atomics monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+8464,"ysyxSoCFull fpga atomics monitor is_aligned", false,-1);
        tracep->declBus(c+8465,"ysyxSoCFull fpga atomics monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+8466,"ysyxSoCFull fpga atomics monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+8467,"ysyxSoCFull fpga atomics monitor mask_size", false,-1);
        tracep->declBit(c+8468,"ysyxSoCFull fpga atomics monitor mask_bit", false,-1);
        tracep->declBit(c+8469,"ysyxSoCFull fpga atomics monitor mask_nbit", false,-1);
        tracep->declBit(c+8470,"ysyxSoCFull fpga atomics monitor mask_acc", false,-1);
        tracep->declBit(c+8471,"ysyxSoCFull fpga atomics monitor mask_acc_1", false,-1);
        tracep->declBit(c+8472,"ysyxSoCFull fpga atomics monitor mask_size_1", false,-1);
        tracep->declBit(c+8473,"ysyxSoCFull fpga atomics monitor mask_bit_1", false,-1);
        tracep->declBit(c+8474,"ysyxSoCFull fpga atomics monitor mask_nbit_1", false,-1);
        tracep->declBit(c+8475,"ysyxSoCFull fpga atomics monitor mask_eq_2", false,-1);
        tracep->declBit(c+8476,"ysyxSoCFull fpga atomics monitor mask_acc_2", false,-1);
        tracep->declBit(c+8477,"ysyxSoCFull fpga atomics monitor mask_eq_3", false,-1);
        tracep->declBit(c+8478,"ysyxSoCFull fpga atomics monitor mask_acc_3", false,-1);
        tracep->declBit(c+8479,"ysyxSoCFull fpga atomics monitor mask_eq_4", false,-1);
        tracep->declBit(c+8480,"ysyxSoCFull fpga atomics monitor mask_acc_4", false,-1);
        tracep->declBit(c+8481,"ysyxSoCFull fpga atomics monitor mask_eq_5", false,-1);
        tracep->declBit(c+8482,"ysyxSoCFull fpga atomics monitor mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga atomics monitor mask_size_2", false,-1);
        tracep->declBit(c+8483,"ysyxSoCFull fpga atomics monitor mask_bit_2", false,-1);
        tracep->declBit(c+8484,"ysyxSoCFull fpga atomics monitor mask_nbit_2", false,-1);
        tracep->declBit(c+8485,"ysyxSoCFull fpga atomics monitor mask_eq_6", false,-1);
        tracep->declBit(c+8486,"ysyxSoCFull fpga atomics monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+8487,"ysyxSoCFull fpga atomics monitor mask_eq_7", false,-1);
        tracep->declBit(c+8488,"ysyxSoCFull fpga atomics monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+8489,"ysyxSoCFull fpga atomics monitor mask_eq_8", false,-1);
        tracep->declBit(c+8490,"ysyxSoCFull fpga atomics monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+8491,"ysyxSoCFull fpga atomics monitor mask_eq_9", false,-1);
        tracep->declBit(c+8492,"ysyxSoCFull fpga atomics monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+8493,"ysyxSoCFull fpga atomics monitor mask_eq_10", false,-1);
        tracep->declBit(c+8494,"ysyxSoCFull fpga atomics monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+8495,"ysyxSoCFull fpga atomics monitor mask_eq_11", false,-1);
        tracep->declBit(c+8496,"ysyxSoCFull fpga atomics monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+8497,"ysyxSoCFull fpga atomics monitor mask_eq_12", false,-1);
        tracep->declBit(c+8498,"ysyxSoCFull fpga atomics monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+8499,"ysyxSoCFull fpga atomics monitor mask_eq_13", false,-1);
        tracep->declBit(c+8500,"ysyxSoCFull fpga atomics monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+8501,"ysyxSoCFull fpga atomics monitor mask", false,-1, 7,0);
        tracep->declBit(c+8502,"ysyxSoCFull fpga atomics monitor source_ok_1", false,-1);
        tracep->declBit(c+4655,"ysyxSoCFull fpga atomics monitor source_ok_2", false,-1);
        tracep->declBus(c+4656,"ysyxSoCFull fpga atomics monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4657,"ysyxSoCFull fpga atomics monitor is_aligned_2", false,-1);
        tracep->declBit(c+4658,"ysyxSoCFull fpga atomics monitor address_ok_1", false,-1);
        tracep->declBit(c+4659,"ysyxSoCFull fpga atomics monitor sink_ok_1", false,-1);
        tracep->declBus(c+8445,"ysyxSoCFull fpga atomics monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8446,"ysyxSoCFull fpga atomics monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8503,"ysyxSoCFull fpga atomics monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+8504,"ysyxSoCFull fpga atomics monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8505,"ysyxSoCFull fpga atomics monitor a_first", false,-1);
        tracep->declBus(c+8506,"ysyxSoCFull fpga atomics monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8507,"ysyxSoCFull fpga atomics monitor param", false,-1, 2,0);
        tracep->declBus(c+8508,"ysyxSoCFull fpga atomics monitor size", false,-1, 3,0);
        tracep->declBus(c+8509,"ysyxSoCFull fpga atomics monitor source", false,-1, 6,0);
        tracep->declBus(c+8510,"ysyxSoCFull fpga atomics monitor address", false,-1, 31,0);
        tracep->declBus(c+8457,"ysyxSoCFull fpga atomics monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8511,"ysyxSoCFull fpga atomics monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8512,"ysyxSoCFull fpga atomics monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+8513,"ysyxSoCFull fpga atomics monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8514,"ysyxSoCFull fpga atomics monitor d_first", false,-1);
        tracep->declBus(c+8515,"ysyxSoCFull fpga atomics monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8516,"ysyxSoCFull fpga atomics monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8517,"ysyxSoCFull fpga atomics monitor size_1", false,-1, 3,0);
        tracep->declBus(c+8518,"ysyxSoCFull fpga atomics monitor source_1", false,-1, 6,0);
        tracep->declBit(c+8519,"ysyxSoCFull fpga atomics monitor denied", false,-1);
        tracep->declBus(c+4678,"ysyxSoCFull fpga atomics monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4679,"ysyxSoCFull fpga atomics monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8520,"ysyxSoCFull fpga atomics monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+8521,"ysyxSoCFull fpga atomics monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8522,"ysyxSoCFull fpga atomics monitor c_first", false,-1);
        tracep->declBus(c+8523,"ysyxSoCFull fpga atomics monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8524,"ysyxSoCFull fpga atomics monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8525,"ysyxSoCFull fpga atomics monitor size_3", false,-1, 3,0);
        tracep->declBus(c+8526,"ysyxSoCFull fpga atomics monitor source_3", false,-1, 6,0);
        tracep->declBus(c+8527,"ysyxSoCFull fpga atomics monitor address_2", false,-1, 31,0);
        tracep->declArray(c+8528,"ysyxSoCFull fpga atomics monitor inflight", false,-1, 127,0);
        tracep->declArray(c+8532,"ysyxSoCFull fpga atomics monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+8548,"ysyxSoCFull fpga atomics monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+8580,"ysyxSoCFull fpga atomics monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8581,"ysyxSoCFull fpga atomics monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8582,"ysyxSoCFull fpga atomics monitor a_first_1", false,-1);
        tracep->declBus(c+8583,"ysyxSoCFull fpga atomics monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8584,"ysyxSoCFull fpga atomics monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8585,"ysyxSoCFull fpga atomics monitor d_first_1", false,-1);
        tracep->declArray(c+19235,"ysyxSoCFull fpga atomics monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16728,"ysyxSoCFull fpga atomics monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16729,"ysyxSoCFull fpga atomics monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16730,"ysyxSoCFull fpga atomics monitor a_set", false,-1, 127,0);
        tracep->declArray(c+8586,"ysyxSoCFull fpga atomics monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+8590,"ysyxSoCFull fpga atomics monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16734,"ysyxSoCFull fpga atomics monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8594,"ysyxSoCFull fpga atomics monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8595,"ysyxSoCFull fpga atomics monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16735,"ysyxSoCFull fpga atomics monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+8596,"ysyxSoCFull fpga atomics monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16751,"ysyxSoCFull fpga atomics monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+8612,"ysyxSoCFull fpga atomics monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+8644,"ysyxSoCFull fpga atomics monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+8645,"ysyxSoCFull fpga atomics monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+8649,"ysyxSoCFull fpga atomics monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+8681,"ysyxSoCFull fpga atomics monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8682,"ysyxSoCFull fpga atomics monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8683,"ysyxSoCFull fpga atomics monitor c_first_1", false,-1);
        tracep->declBus(c+8684,"ysyxSoCFull fpga atomics monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+8685,"ysyxSoCFull fpga atomics monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+8686,"ysyxSoCFull fpga atomics monitor d_first_2", false,-1);
        tracep->declArray(c+15668,"ysyxSoCFull fpga atomics monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15672,"ysyxSoCFull fpga atomics monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15673,"ysyxSoCFull fpga atomics monitor c_set", false,-1, 127,0);
        tracep->declArray(c+8687,"ysyxSoCFull fpga atomics monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+8691,"ysyxSoCFull fpga atomics monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15677,"ysyxSoCFull fpga atomics monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+8695,"ysyxSoCFull fpga atomics monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15678,"ysyxSoCFull fpga atomics monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+8696,"ysyxSoCFull fpga atomics monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+8728,"ysyxSoCFull fpga atomics monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+8729,"ysyxSoCFull fpga atomics monitor inflight_2", false,-1);
        tracep->declBus(c+8730,"ysyxSoCFull fpga atomics monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+8731,"ysyxSoCFull fpga atomics monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+8732,"ysyxSoCFull fpga atomics monitor d_first_3", false,-1);
        tracep->declBit(c+8733,"ysyxSoCFull fpga atomics monitor d_set", false,-1);
        tracep->declBit(c+15606,"ysyxSoCFull fpga atomics monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull fpga atomics monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga atomics monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga atomics monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+30,"ysyxSoCFull fpga atomics monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+31,"ysyxSoCFull fpga atomics monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga fixer_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga fixer_1 reset", false,-1);
        tracep->declBit(c+18904,"ysyxSoCFull fpga fixer_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull fpga fixer_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga fixer_1 auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga fixer_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga fixer_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga fixer_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga fixer_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga fixer_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga fixer_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga fixer_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga fixer_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga fixer_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18902,"ysyxSoCFull fpga fixer_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+18903,"ysyxSoCFull fpga fixer_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga fixer_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga fixer_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga fixer_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga fixer_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga fixer_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga fixer_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga fixer_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga fixer_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga fixer_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga fixer_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga fixer_1 monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga fixer_1 monitor_reset", false,-1);
        tracep->declBit(c+19239,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga fixer_1 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga fixer_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4602,"ysyxSoCFull fpga fixer_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga fixer_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBus(c+8734,"ysyxSoCFull fpga fixer_1 a_id", false,-1, 1,0);
        tracep->declBit(c+8735,"ysyxSoCFull fpga fixer_1 a_noDomain", false,-1);
        tracep->declBit(c+8736,"ysyxSoCFull fpga fixer_1 stalls_a_sel", false,-1);
        tracep->declBus(c+8737,"ysyxSoCFull fpga fixer_1 a_first_counter", false,-1, 4,0);
        tracep->declBit(c+8738,"ysyxSoCFull fpga fixer_1 a_first", false,-1);
        tracep->declBit(c+8739,"ysyxSoCFull fpga fixer_1 flight_16", false,-1);
        tracep->declBit(c+8740,"ysyxSoCFull fpga fixer_1 flight_17", false,-1);
        tracep->declBit(c+8741,"ysyxSoCFull fpga fixer_1 flight_18", false,-1);
        tracep->declBit(c+8742,"ysyxSoCFull fpga fixer_1 flight_19", false,-1);
        tracep->declBit(c+8743,"ysyxSoCFull fpga fixer_1 flight_20", false,-1);
        tracep->declBit(c+8744,"ysyxSoCFull fpga fixer_1 flight_21", false,-1);
        tracep->declBit(c+8745,"ysyxSoCFull fpga fixer_1 flight_22", false,-1);
        tracep->declBit(c+8746,"ysyxSoCFull fpga fixer_1 flight_23", false,-1);
        tracep->declBit(c+8747,"ysyxSoCFull fpga fixer_1 flight_24", false,-1);
        tracep->declBit(c+8748,"ysyxSoCFull fpga fixer_1 flight_25", false,-1);
        tracep->declBit(c+8749,"ysyxSoCFull fpga fixer_1 flight_26", false,-1);
        tracep->declBit(c+8750,"ysyxSoCFull fpga fixer_1 flight_27", false,-1);
        tracep->declBit(c+8751,"ysyxSoCFull fpga fixer_1 flight_28", false,-1);
        tracep->declBit(c+8752,"ysyxSoCFull fpga fixer_1 flight_29", false,-1);
        tracep->declBit(c+8753,"ysyxSoCFull fpga fixer_1 flight_30", false,-1);
        tracep->declBit(c+8754,"ysyxSoCFull fpga fixer_1 flight_31", false,-1);
        tracep->declBus(c+8755,"ysyxSoCFull fpga fixer_1 stalls_id", false,-1, 1,0);
        tracep->declBit(c+8756,"ysyxSoCFull fpga fixer_1 stalls_0", false,-1);
        tracep->declBit(c+8757,"ysyxSoCFull fpga fixer_1 stalls_a_sel_1", false,-1);
        tracep->declBit(c+8758,"ysyxSoCFull fpga fixer_1 flight_32", false,-1);
        tracep->declBit(c+8759,"ysyxSoCFull fpga fixer_1 flight_33", false,-1);
        tracep->declBit(c+8760,"ysyxSoCFull fpga fixer_1 flight_34", false,-1);
        tracep->declBit(c+8761,"ysyxSoCFull fpga fixer_1 flight_35", false,-1);
        tracep->declBit(c+8762,"ysyxSoCFull fpga fixer_1 flight_36", false,-1);
        tracep->declBit(c+8763,"ysyxSoCFull fpga fixer_1 flight_37", false,-1);
        tracep->declBit(c+8764,"ysyxSoCFull fpga fixer_1 flight_38", false,-1);
        tracep->declBit(c+8765,"ysyxSoCFull fpga fixer_1 flight_39", false,-1);
        tracep->declBit(c+8766,"ysyxSoCFull fpga fixer_1 flight_40", false,-1);
        tracep->declBit(c+8767,"ysyxSoCFull fpga fixer_1 flight_41", false,-1);
        tracep->declBit(c+8768,"ysyxSoCFull fpga fixer_1 flight_42", false,-1);
        tracep->declBit(c+8769,"ysyxSoCFull fpga fixer_1 flight_43", false,-1);
        tracep->declBit(c+8770,"ysyxSoCFull fpga fixer_1 flight_44", false,-1);
        tracep->declBit(c+8771,"ysyxSoCFull fpga fixer_1 flight_45", false,-1);
        tracep->declBit(c+8772,"ysyxSoCFull fpga fixer_1 flight_46", false,-1);
        tracep->declBit(c+8773,"ysyxSoCFull fpga fixer_1 flight_47", false,-1);
        tracep->declBus(c+8774,"ysyxSoCFull fpga fixer_1 stalls_id_1", false,-1, 1,0);
        tracep->declBit(c+8775,"ysyxSoCFull fpga fixer_1 stalls_1", false,-1);
        tracep->declBit(c+8776,"ysyxSoCFull fpga fixer_1 stalls_a_sel_2", false,-1);
        tracep->declBit(c+8777,"ysyxSoCFull fpga fixer_1 flight_48", false,-1);
        tracep->declBit(c+8778,"ysyxSoCFull fpga fixer_1 flight_49", false,-1);
        tracep->declBit(c+8779,"ysyxSoCFull fpga fixer_1 flight_50", false,-1);
        tracep->declBit(c+8780,"ysyxSoCFull fpga fixer_1 flight_51", false,-1);
        tracep->declBit(c+8781,"ysyxSoCFull fpga fixer_1 flight_52", false,-1);
        tracep->declBit(c+8782,"ysyxSoCFull fpga fixer_1 flight_53", false,-1);
        tracep->declBit(c+8783,"ysyxSoCFull fpga fixer_1 flight_54", false,-1);
        tracep->declBit(c+8784,"ysyxSoCFull fpga fixer_1 flight_55", false,-1);
        tracep->declBit(c+8785,"ysyxSoCFull fpga fixer_1 flight_56", false,-1);
        tracep->declBit(c+8786,"ysyxSoCFull fpga fixer_1 flight_57", false,-1);
        tracep->declBit(c+8787,"ysyxSoCFull fpga fixer_1 flight_58", false,-1);
        tracep->declBit(c+8788,"ysyxSoCFull fpga fixer_1 flight_59", false,-1);
        tracep->declBit(c+8789,"ysyxSoCFull fpga fixer_1 flight_60", false,-1);
        tracep->declBit(c+8790,"ysyxSoCFull fpga fixer_1 flight_61", false,-1);
        tracep->declBit(c+8791,"ysyxSoCFull fpga fixer_1 flight_62", false,-1);
        tracep->declBit(c+8792,"ysyxSoCFull fpga fixer_1 flight_63", false,-1);
        tracep->declBus(c+8793,"ysyxSoCFull fpga fixer_1 stalls_id_2", false,-1, 1,0);
        tracep->declBit(c+8794,"ysyxSoCFull fpga fixer_1 stalls_2", false,-1);
        tracep->declBit(c+8795,"ysyxSoCFull fpga fixer_1 stalls_a_sel_3", false,-1);
        tracep->declBit(c+8796,"ysyxSoCFull fpga fixer_1 flight_64", false,-1);
        tracep->declBit(c+8797,"ysyxSoCFull fpga fixer_1 flight_65", false,-1);
        tracep->declBit(c+8798,"ysyxSoCFull fpga fixer_1 flight_66", false,-1);
        tracep->declBit(c+8799,"ysyxSoCFull fpga fixer_1 flight_67", false,-1);
        tracep->declBit(c+8800,"ysyxSoCFull fpga fixer_1 flight_68", false,-1);
        tracep->declBit(c+8801,"ysyxSoCFull fpga fixer_1 flight_69", false,-1);
        tracep->declBit(c+8802,"ysyxSoCFull fpga fixer_1 flight_70", false,-1);
        tracep->declBit(c+8803,"ysyxSoCFull fpga fixer_1 flight_71", false,-1);
        tracep->declBit(c+8804,"ysyxSoCFull fpga fixer_1 flight_72", false,-1);
        tracep->declBit(c+8805,"ysyxSoCFull fpga fixer_1 flight_73", false,-1);
        tracep->declBit(c+8806,"ysyxSoCFull fpga fixer_1 flight_74", false,-1);
        tracep->declBit(c+8807,"ysyxSoCFull fpga fixer_1 flight_75", false,-1);
        tracep->declBit(c+8808,"ysyxSoCFull fpga fixer_1 flight_76", false,-1);
        tracep->declBit(c+8809,"ysyxSoCFull fpga fixer_1 flight_77", false,-1);
        tracep->declBit(c+8810,"ysyxSoCFull fpga fixer_1 flight_78", false,-1);
        tracep->declBit(c+8811,"ysyxSoCFull fpga fixer_1 flight_79", false,-1);
        tracep->declBus(c+8812,"ysyxSoCFull fpga fixer_1 stalls_id_3", false,-1, 1,0);
        tracep->declBit(c+8813,"ysyxSoCFull fpga fixer_1 stalls_3", false,-1);
        tracep->declBit(c+8814,"ysyxSoCFull fpga fixer_1 stalls_a_sel_4", false,-1);
        tracep->declBit(c+8815,"ysyxSoCFull fpga fixer_1 flight_80", false,-1);
        tracep->declBit(c+8816,"ysyxSoCFull fpga fixer_1 flight_81", false,-1);
        tracep->declBit(c+8817,"ysyxSoCFull fpga fixer_1 flight_82", false,-1);
        tracep->declBit(c+8818,"ysyxSoCFull fpga fixer_1 flight_83", false,-1);
        tracep->declBit(c+8819,"ysyxSoCFull fpga fixer_1 flight_84", false,-1);
        tracep->declBit(c+8820,"ysyxSoCFull fpga fixer_1 flight_85", false,-1);
        tracep->declBit(c+8821,"ysyxSoCFull fpga fixer_1 flight_86", false,-1);
        tracep->declBit(c+8822,"ysyxSoCFull fpga fixer_1 flight_87", false,-1);
        tracep->declBit(c+8823,"ysyxSoCFull fpga fixer_1 flight_88", false,-1);
        tracep->declBit(c+8824,"ysyxSoCFull fpga fixer_1 flight_89", false,-1);
        tracep->declBit(c+8825,"ysyxSoCFull fpga fixer_1 flight_90", false,-1);
        tracep->declBit(c+8826,"ysyxSoCFull fpga fixer_1 flight_91", false,-1);
        tracep->declBit(c+8827,"ysyxSoCFull fpga fixer_1 flight_92", false,-1);
        tracep->declBit(c+8828,"ysyxSoCFull fpga fixer_1 flight_93", false,-1);
        tracep->declBit(c+8829,"ysyxSoCFull fpga fixer_1 flight_94", false,-1);
        tracep->declBit(c+8830,"ysyxSoCFull fpga fixer_1 flight_95", false,-1);
        tracep->declBus(c+8831,"ysyxSoCFull fpga fixer_1 stalls_id_4", false,-1, 1,0);
        tracep->declBit(c+8832,"ysyxSoCFull fpga fixer_1 stalls_4", false,-1);
        tracep->declBit(c+8833,"ysyxSoCFull fpga fixer_1 stalls_a_sel_5", false,-1);
        tracep->declBit(c+8834,"ysyxSoCFull fpga fixer_1 flight_96", false,-1);
        tracep->declBit(c+8835,"ysyxSoCFull fpga fixer_1 flight_97", false,-1);
        tracep->declBit(c+8836,"ysyxSoCFull fpga fixer_1 flight_98", false,-1);
        tracep->declBit(c+8837,"ysyxSoCFull fpga fixer_1 flight_99", false,-1);
        tracep->declBit(c+8838,"ysyxSoCFull fpga fixer_1 flight_100", false,-1);
        tracep->declBit(c+8839,"ysyxSoCFull fpga fixer_1 flight_101", false,-1);
        tracep->declBit(c+8840,"ysyxSoCFull fpga fixer_1 flight_102", false,-1);
        tracep->declBit(c+8841,"ysyxSoCFull fpga fixer_1 flight_103", false,-1);
        tracep->declBit(c+8842,"ysyxSoCFull fpga fixer_1 flight_104", false,-1);
        tracep->declBit(c+8843,"ysyxSoCFull fpga fixer_1 flight_105", false,-1);
        tracep->declBit(c+8844,"ysyxSoCFull fpga fixer_1 flight_106", false,-1);
        tracep->declBit(c+8845,"ysyxSoCFull fpga fixer_1 flight_107", false,-1);
        tracep->declBit(c+8846,"ysyxSoCFull fpga fixer_1 flight_108", false,-1);
        tracep->declBit(c+8847,"ysyxSoCFull fpga fixer_1 flight_109", false,-1);
        tracep->declBit(c+8848,"ysyxSoCFull fpga fixer_1 flight_110", false,-1);
        tracep->declBit(c+8849,"ysyxSoCFull fpga fixer_1 flight_111", false,-1);
        tracep->declBus(c+8850,"ysyxSoCFull fpga fixer_1 stalls_id_5", false,-1, 1,0);
        tracep->declBit(c+8851,"ysyxSoCFull fpga fixer_1 stalls_5", false,-1);
        tracep->declBit(c+8852,"ysyxSoCFull fpga fixer_1 stalls_a_sel_6", false,-1);
        tracep->declBit(c+8853,"ysyxSoCFull fpga fixer_1 flight_112", false,-1);
        tracep->declBit(c+8854,"ysyxSoCFull fpga fixer_1 flight_113", false,-1);
        tracep->declBit(c+8855,"ysyxSoCFull fpga fixer_1 flight_114", false,-1);
        tracep->declBit(c+8856,"ysyxSoCFull fpga fixer_1 flight_115", false,-1);
        tracep->declBit(c+8857,"ysyxSoCFull fpga fixer_1 flight_116", false,-1);
        tracep->declBit(c+8858,"ysyxSoCFull fpga fixer_1 flight_117", false,-1);
        tracep->declBit(c+8859,"ysyxSoCFull fpga fixer_1 flight_118", false,-1);
        tracep->declBit(c+8860,"ysyxSoCFull fpga fixer_1 flight_119", false,-1);
        tracep->declBit(c+8861,"ysyxSoCFull fpga fixer_1 flight_120", false,-1);
        tracep->declBit(c+8862,"ysyxSoCFull fpga fixer_1 flight_121", false,-1);
        tracep->declBit(c+8863,"ysyxSoCFull fpga fixer_1 flight_122", false,-1);
        tracep->declBit(c+8864,"ysyxSoCFull fpga fixer_1 flight_123", false,-1);
        tracep->declBit(c+8865,"ysyxSoCFull fpga fixer_1 flight_124", false,-1);
        tracep->declBit(c+8866,"ysyxSoCFull fpga fixer_1 flight_125", false,-1);
        tracep->declBit(c+8867,"ysyxSoCFull fpga fixer_1 flight_126", false,-1);
        tracep->declBit(c+8868,"ysyxSoCFull fpga fixer_1 flight_127", false,-1);
        tracep->declBus(c+8869,"ysyxSoCFull fpga fixer_1 stalls_id_6", false,-1, 1,0);
        tracep->declBit(c+8870,"ysyxSoCFull fpga fixer_1 stalls_6", false,-1);
        tracep->declBit(c+8871,"ysyxSoCFull fpga fixer_1 stall", false,-1);
        tracep->declBit(c+16783,"ysyxSoCFull fpga fixer_1 bundleIn_0_a_ready", false,-1);
        tracep->declBus(c+8445,"ysyxSoCFull fpga fixer_1 a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8446,"ysyxSoCFull fpga fixer_1 a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8872,"ysyxSoCFull fpga fixer_1 a_first_counter1", false,-1, 4,0);
        tracep->declBus(c+8457,"ysyxSoCFull fpga fixer_1 d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8873,"ysyxSoCFull fpga fixer_1 d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8874,"ysyxSoCFull fpga fixer_1 d_first_counter", false,-1, 4,0);
        tracep->declBus(c+8875,"ysyxSoCFull fpga fixer_1 d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8876,"ysyxSoCFull fpga fixer_1 d_first_first", false,-1);
        tracep->declBit(c+8877,"ysyxSoCFull fpga fixer_1 d_first", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga fixer_1 monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga fixer_1 monitor reset", false,-1);
        tracep->declBit(c+19239,"ysyxSoCFull fpga fixer_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull fpga fixer_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga fixer_1 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga fixer_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga fixer_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga fixer_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga fixer_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga fixer_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4602,"ysyxSoCFull fpga fixer_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga fixer_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga fixer_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga fixer_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+8462,"ysyxSoCFull fpga fixer_1 monitor source_ok", false,-1);
        tracep->declBus(c+8463,"ysyxSoCFull fpga fixer_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+8464,"ysyxSoCFull fpga fixer_1 monitor is_aligned", false,-1);
        tracep->declBus(c+8465,"ysyxSoCFull fpga fixer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+8466,"ysyxSoCFull fpga fixer_1 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+8467,"ysyxSoCFull fpga fixer_1 monitor mask_size", false,-1);
        tracep->declBit(c+8468,"ysyxSoCFull fpga fixer_1 monitor mask_bit", false,-1);
        tracep->declBit(c+8469,"ysyxSoCFull fpga fixer_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+8878,"ysyxSoCFull fpga fixer_1 monitor mask_acc", false,-1);
        tracep->declBit(c+8879,"ysyxSoCFull fpga fixer_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+8472,"ysyxSoCFull fpga fixer_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+8473,"ysyxSoCFull fpga fixer_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+8474,"ysyxSoCFull fpga fixer_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+8880,"ysyxSoCFull fpga fixer_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+8881,"ysyxSoCFull fpga fixer_1 monitor mask_acc_2", false,-1);
        tracep->declBit(c+8882,"ysyxSoCFull fpga fixer_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+8883,"ysyxSoCFull fpga fixer_1 monitor mask_acc_3", false,-1);
        tracep->declBit(c+8884,"ysyxSoCFull fpga fixer_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+8885,"ysyxSoCFull fpga fixer_1 monitor mask_acc_4", false,-1);
        tracep->declBit(c+8886,"ysyxSoCFull fpga fixer_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+8887,"ysyxSoCFull fpga fixer_1 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga fixer_1 monitor mask_size_2", false,-1);
        tracep->declBit(c+8483,"ysyxSoCFull fpga fixer_1 monitor mask_bit_2", false,-1);
        tracep->declBit(c+8484,"ysyxSoCFull fpga fixer_1 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+8888,"ysyxSoCFull fpga fixer_1 monitor mask_eq_6", false,-1);
        tracep->declBit(c+8889,"ysyxSoCFull fpga fixer_1 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+8890,"ysyxSoCFull fpga fixer_1 monitor mask_eq_7", false,-1);
        tracep->declBit(c+8891,"ysyxSoCFull fpga fixer_1 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+8892,"ysyxSoCFull fpga fixer_1 monitor mask_eq_8", false,-1);
        tracep->declBit(c+8893,"ysyxSoCFull fpga fixer_1 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+8894,"ysyxSoCFull fpga fixer_1 monitor mask_eq_9", false,-1);
        tracep->declBit(c+8895,"ysyxSoCFull fpga fixer_1 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+8896,"ysyxSoCFull fpga fixer_1 monitor mask_eq_10", false,-1);
        tracep->declBit(c+8897,"ysyxSoCFull fpga fixer_1 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+8898,"ysyxSoCFull fpga fixer_1 monitor mask_eq_11", false,-1);
        tracep->declBit(c+8899,"ysyxSoCFull fpga fixer_1 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+8900,"ysyxSoCFull fpga fixer_1 monitor mask_eq_12", false,-1);
        tracep->declBit(c+8901,"ysyxSoCFull fpga fixer_1 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+8902,"ysyxSoCFull fpga fixer_1 monitor mask_eq_13", false,-1);
        tracep->declBit(c+8903,"ysyxSoCFull fpga fixer_1 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+8904,"ysyxSoCFull fpga fixer_1 monitor mask", false,-1, 7,0);
        tracep->declBit(c+8502,"ysyxSoCFull fpga fixer_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+4655,"ysyxSoCFull fpga fixer_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+4656,"ysyxSoCFull fpga fixer_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4657,"ysyxSoCFull fpga fixer_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+4658,"ysyxSoCFull fpga fixer_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+4659,"ysyxSoCFull fpga fixer_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+8445,"ysyxSoCFull fpga fixer_1 monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8446,"ysyxSoCFull fpga fixer_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+8905,"ysyxSoCFull fpga fixer_1 monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+8906,"ysyxSoCFull fpga fixer_1 monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8907,"ysyxSoCFull fpga fixer_1 monitor a_first", false,-1);
        tracep->declBus(c+8908,"ysyxSoCFull fpga fixer_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+8909,"ysyxSoCFull fpga fixer_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+8910,"ysyxSoCFull fpga fixer_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+8911,"ysyxSoCFull fpga fixer_1 monitor source", false,-1, 6,0);
        tracep->declBus(c+8912,"ysyxSoCFull fpga fixer_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+8457,"ysyxSoCFull fpga fixer_1 monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+8873,"ysyxSoCFull fpga fixer_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+8913,"ysyxSoCFull fpga fixer_1 monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+8914,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8915,"ysyxSoCFull fpga fixer_1 monitor d_first", false,-1);
        tracep->declBus(c+8916,"ysyxSoCFull fpga fixer_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+8917,"ysyxSoCFull fpga fixer_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+8918,"ysyxSoCFull fpga fixer_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+8919,"ysyxSoCFull fpga fixer_1 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+8920,"ysyxSoCFull fpga fixer_1 monitor denied", false,-1);
        tracep->declBus(c+4678,"ysyxSoCFull fpga fixer_1 monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4679,"ysyxSoCFull fpga fixer_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+8921,"ysyxSoCFull fpga fixer_1 monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+8922,"ysyxSoCFull fpga fixer_1 monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+8923,"ysyxSoCFull fpga fixer_1 monitor c_first", false,-1);
        tracep->declBus(c+8924,"ysyxSoCFull fpga fixer_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+8925,"ysyxSoCFull fpga fixer_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+8926,"ysyxSoCFull fpga fixer_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+8927,"ysyxSoCFull fpga fixer_1 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+8928,"ysyxSoCFull fpga fixer_1 monitor address_2", false,-1, 31,0);
        tracep->declArray(c+8929,"ysyxSoCFull fpga fixer_1 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+8933,"ysyxSoCFull fpga fixer_1 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+8949,"ysyxSoCFull fpga fixer_1 monitor inflight_sizes", false,-1, 1023,0);
        tracep->declBus(c+8981,"ysyxSoCFull fpga fixer_1 monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8982,"ysyxSoCFull fpga fixer_1 monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8983,"ysyxSoCFull fpga fixer_1 monitor a_first_1", false,-1);
        tracep->declBus(c+8984,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+8985,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+8986,"ysyxSoCFull fpga fixer_1 monitor d_first_1", false,-1);
        tracep->declArray(c+19240,"ysyxSoCFull fpga fixer_1 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16784,"ysyxSoCFull fpga fixer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16785,"ysyxSoCFull fpga fixer_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+16786,"ysyxSoCFull fpga fixer_1 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+8987,"ysyxSoCFull fpga fixer_1 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+8991,"ysyxSoCFull fpga fixer_1 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16790,"ysyxSoCFull fpga fixer_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+8995,"ysyxSoCFull fpga fixer_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+8996,"ysyxSoCFull fpga fixer_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16791,"ysyxSoCFull fpga fixer_1 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+8997,"ysyxSoCFull fpga fixer_1 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16807,"ysyxSoCFull fpga fixer_1 monitor a_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+9013,"ysyxSoCFull fpga fixer_1 monitor d_sizes_clr", false,-1, 1023,0);
        tracep->declBus(c+9045,"ysyxSoCFull fpga fixer_1 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+9046,"ysyxSoCFull fpga fixer_1 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+9050,"ysyxSoCFull fpga fixer_1 monitor inflight_sizes_1", false,-1, 1023,0);
        tracep->declBus(c+9082,"ysyxSoCFull fpga fixer_1 monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9083,"ysyxSoCFull fpga fixer_1 monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9084,"ysyxSoCFull fpga fixer_1 monitor c_first_1", false,-1);
        tracep->declBus(c+9085,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+9086,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+9087,"ysyxSoCFull fpga fixer_1 monitor d_first_2", false,-1);
        tracep->declArray(c+15710,"ysyxSoCFull fpga fixer_1 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15714,"ysyxSoCFull fpga fixer_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declArray(c+15715,"ysyxSoCFull fpga fixer_1 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+9088,"ysyxSoCFull fpga fixer_1 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+9092,"ysyxSoCFull fpga fixer_1 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15719,"ysyxSoCFull fpga fixer_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+9096,"ysyxSoCFull fpga fixer_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15720,"ysyxSoCFull fpga fixer_1 monitor c_sizes_set", false,-1, 1023,0);
        tracep->declArray(c+9097,"ysyxSoCFull fpga fixer_1 monitor d_sizes_clr_1", false,-1, 1023,0);
        tracep->declBus(c+9129,"ysyxSoCFull fpga fixer_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+9130,"ysyxSoCFull fpga fixer_1 monitor inflight_2", false,-1);
        tracep->declBus(c+9131,"ysyxSoCFull fpga fixer_1 monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+9132,"ysyxSoCFull fpga fixer_1 monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+9133,"ysyxSoCFull fpga fixer_1 monitor d_first_3", false,-1);
        tracep->declBit(c+9134,"ysyxSoCFull fpga fixer_1 monitor d_set", false,-1);
        tracep->declBit(c+15606,"ysyxSoCFull fpga fixer_1 monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+32,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+33,"ysyxSoCFull fpga fixer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga hints clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga hints reset", false,-1);
        tracep->declBit(c+18906,"ysyxSoCFull fpga hints auto_in_a_ready", false,-1);
        tracep->declBit(c+18907,"ysyxSoCFull fpga hints auto_in_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga hints auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga hints auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga hints auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga hints auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga hints auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4603,"ysyxSoCFull fpga hints auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga hints auto_in_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga hints auto_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga hints auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga hints auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga hints auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga hints auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga hints auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga hints auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga hints auto_in_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga hints auto_in_d_valid", false,-1);
        tracep->declBus(c+4604,"ysyxSoCFull fpga hints auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga hints auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga hints auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4605,"ysyxSoCFull fpga hints auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga hints auto_in_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga hints auto_in_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga hints auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga hints auto_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga hints auto_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga hints auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18904,"ysyxSoCFull fpga hints auto_out_a_ready", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull fpga hints auto_out_a_valid", false,-1);
        tracep->declBus(c+4588,"ysyxSoCFull fpga hints auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"ysyxSoCFull fpga hints auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4590,"ysyxSoCFull fpga hints auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4591,"ysyxSoCFull fpga hints auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga hints auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4593,"ysyxSoCFull fpga hints auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga hints auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga hints auto_out_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga hints auto_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga hints auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga hints auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga hints auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga hints auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga hints auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga hints auto_out_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga hints auto_out_d_valid", false,-1);
        tracep->declBus(c+4598,"ysyxSoCFull fpga hints auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga hints auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga hints auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4437,"ysyxSoCFull fpga hints auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga hints auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga hints auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga hints auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga hints auto_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga hints auto_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga hints auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga hints monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga hints monitor_reset", false,-1);
        tracep->declBit(c+18906,"ysyxSoCFull fpga hints monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18907,"ysyxSoCFull fpga hints monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga hints monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga hints monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga hints monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga hints monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga hints monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4603,"ysyxSoCFull fpga hints monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga hints monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga hints monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga hints monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga hints monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga hints monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga hints monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga hints monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga hints monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga hints monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+9135,"ysyxSoCFull fpga hints monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga hints monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga hints monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4605,"ysyxSoCFull fpga hints monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga hints monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4602,"ysyxSoCFull fpga hints monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga hints monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga hints monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga hints monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga hints a_repeater_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga hints a_repeater_reset", false,-1);
        tracep->declBit(c+9136,"ysyxSoCFull fpga hints a_repeater_io_repeat", false,-1);
        tracep->declBit(c+9137,"ysyxSoCFull fpga hints a_repeater_io_full", false,-1);
        tracep->declBit(c+18906,"ysyxSoCFull fpga hints a_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+18907,"ysyxSoCFull fpga hints a_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+4490,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga hints a_repeater_io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+18904,"ysyxSoCFull fpga hints a_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull fpga hints a_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+4590,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+9138,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga hints a_repeater_io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+9139,"ysyxSoCFull fpga hints isHint", false,-1);
        tracep->declBit(c+9140,"ysyxSoCFull fpga hints helpPP", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull fpga hints a_valid", false,-1);
        tracep->declBus(c+4590,"ysyxSoCFull fpga hints a_bits_size", false,-1, 3,0);
        tracep->declBus(c+8445,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9141,"ysyxSoCFull fpga hints mapPP", false,-1);
        tracep->declBus(c+9142,"ysyxSoCFull fpga hints bundleOut_0_a_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+9143,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1_opdata", false,-1);
        tracep->declBus(c+9144,"ysyxSoCFull fpga hints a_repeater_io_repeat_beats1", false,-1, 4,0);
        tracep->declBus(c+9145,"ysyxSoCFull fpga hints a_repeater_io_repeat_counter", false,-1, 4,0);
        tracep->declBus(c+9146,"ysyxSoCFull fpga hints a_repeater_io_repeat_counter1", false,-1, 4,0);
        tracep->declBit(c+9147,"ysyxSoCFull fpga hints a_repeater_io_repeat_first", false,-1);
        tracep->declBit(c+9148,"ysyxSoCFull fpga hints a_repeater_io_repeat_last", false,-1);
        tracep->declBus(c+9138,"ysyxSoCFull fpga hints a_bits_source", false,-1, 5,0);
        tracep->declBit(c+9149,"ysyxSoCFull fpga hints transform", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga hints monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga hints monitor reset", false,-1);
        tracep->declBit(c+18906,"ysyxSoCFull fpga hints monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18907,"ysyxSoCFull fpga hints monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga hints monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga hints monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga hints monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga hints monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga hints monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4603,"ysyxSoCFull fpga hints monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga hints monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga hints monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga hints monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga hints monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga hints monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga hints monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga hints monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga hints monitor io_in_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga hints monitor io_in_d_valid", false,-1);
        tracep->declBus(c+9135,"ysyxSoCFull fpga hints monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga hints monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga hints monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4605,"ysyxSoCFull fpga hints monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga hints monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4602,"ysyxSoCFull fpga hints monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga hints monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga hints monitor io_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga hints monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9150,"ysyxSoCFull fpga hints monitor source_ok", false,-1);
        tracep->declBus(c+9151,"ysyxSoCFull fpga hints monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+9152,"ysyxSoCFull fpga hints monitor is_aligned", false,-1);
        tracep->declBus(c+9153,"ysyxSoCFull fpga hints monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+9154,"ysyxSoCFull fpga hints monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+9155,"ysyxSoCFull fpga hints monitor mask_size", false,-1);
        tracep->declBit(c+9156,"ysyxSoCFull fpga hints monitor mask_bit", false,-1);
        tracep->declBit(c+9157,"ysyxSoCFull fpga hints monitor mask_nbit", false,-1);
        tracep->declBit(c+9158,"ysyxSoCFull fpga hints monitor mask_acc", false,-1);
        tracep->declBit(c+9159,"ysyxSoCFull fpga hints monitor mask_acc_1", false,-1);
        tracep->declBit(c+9160,"ysyxSoCFull fpga hints monitor mask_size_1", false,-1);
        tracep->declBit(c+9161,"ysyxSoCFull fpga hints monitor mask_bit_1", false,-1);
        tracep->declBit(c+9162,"ysyxSoCFull fpga hints monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9163,"ysyxSoCFull fpga hints monitor mask_eq_2", false,-1);
        tracep->declBit(c+9164,"ysyxSoCFull fpga hints monitor mask_acc_2", false,-1);
        tracep->declBit(c+9165,"ysyxSoCFull fpga hints monitor mask_eq_3", false,-1);
        tracep->declBit(c+9166,"ysyxSoCFull fpga hints monitor mask_acc_3", false,-1);
        tracep->declBit(c+9167,"ysyxSoCFull fpga hints monitor mask_eq_4", false,-1);
        tracep->declBit(c+9168,"ysyxSoCFull fpga hints monitor mask_acc_4", false,-1);
        tracep->declBit(c+9169,"ysyxSoCFull fpga hints monitor mask_eq_5", false,-1);
        tracep->declBit(c+9170,"ysyxSoCFull fpga hints monitor mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga hints monitor mask_size_2", false,-1);
        tracep->declBit(c+9171,"ysyxSoCFull fpga hints monitor mask_bit_2", false,-1);
        tracep->declBit(c+9172,"ysyxSoCFull fpga hints monitor mask_nbit_2", false,-1);
        tracep->declBit(c+9173,"ysyxSoCFull fpga hints monitor mask_eq_6", false,-1);
        tracep->declBit(c+9174,"ysyxSoCFull fpga hints monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+9175,"ysyxSoCFull fpga hints monitor mask_eq_7", false,-1);
        tracep->declBit(c+9176,"ysyxSoCFull fpga hints monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+9177,"ysyxSoCFull fpga hints monitor mask_eq_8", false,-1);
        tracep->declBit(c+9178,"ysyxSoCFull fpga hints monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+9179,"ysyxSoCFull fpga hints monitor mask_eq_9", false,-1);
        tracep->declBit(c+9180,"ysyxSoCFull fpga hints monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+9181,"ysyxSoCFull fpga hints monitor mask_eq_10", false,-1);
        tracep->declBit(c+9182,"ysyxSoCFull fpga hints monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+9183,"ysyxSoCFull fpga hints monitor mask_eq_11", false,-1);
        tracep->declBit(c+9184,"ysyxSoCFull fpga hints monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+9185,"ysyxSoCFull fpga hints monitor mask_eq_12", false,-1);
        tracep->declBit(c+9186,"ysyxSoCFull fpga hints monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+9187,"ysyxSoCFull fpga hints monitor mask_eq_13", false,-1);
        tracep->declBit(c+9188,"ysyxSoCFull fpga hints monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+9189,"ysyxSoCFull fpga hints monitor mask", false,-1, 7,0);
        tracep->declBit(c+9190,"ysyxSoCFull fpga hints monitor source_ok_1", false,-1);
        tracep->declBit(c+9191,"ysyxSoCFull fpga hints monitor source_ok_2", false,-1);
        tracep->declBus(c+4656,"ysyxSoCFull fpga hints monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4657,"ysyxSoCFull fpga hints monitor is_aligned_2", false,-1);
        tracep->declBit(c+4658,"ysyxSoCFull fpga hints monitor address_ok_1", false,-1);
        tracep->declBit(c+4659,"ysyxSoCFull fpga hints monitor sink_ok_1", false,-1);
        tracep->declBus(c+9192,"ysyxSoCFull fpga hints monitor a_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9193,"ysyxSoCFull fpga hints monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9194,"ysyxSoCFull fpga hints monitor a_first_counter", false,-1, 4,0);
        tracep->declBus(c+9195,"ysyxSoCFull fpga hints monitor a_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9196,"ysyxSoCFull fpga hints monitor a_first", false,-1);
        tracep->declBus(c+9197,"ysyxSoCFull fpga hints monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9198,"ysyxSoCFull fpga hints monitor param", false,-1, 2,0);
        tracep->declBus(c+9199,"ysyxSoCFull fpga hints monitor size", false,-1, 3,0);
        tracep->declBus(c+9200,"ysyxSoCFull fpga hints monitor source", false,-1, 5,0);
        tracep->declBus(c+9201,"ysyxSoCFull fpga hints monitor address", false,-1, 31,0);
        tracep->declBus(c+8457,"ysyxSoCFull fpga hints monitor d_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+9202,"ysyxSoCFull fpga hints monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9203,"ysyxSoCFull fpga hints monitor d_first_counter", false,-1, 4,0);
        tracep->declBus(c+9204,"ysyxSoCFull fpga hints monitor d_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9205,"ysyxSoCFull fpga hints monitor d_first", false,-1);
        tracep->declBus(c+9206,"ysyxSoCFull fpga hints monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9207,"ysyxSoCFull fpga hints monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9208,"ysyxSoCFull fpga hints monitor size_1", false,-1, 3,0);
        tracep->declBus(c+9209,"ysyxSoCFull fpga hints monitor source_1", false,-1, 5,0);
        tracep->declBit(c+9210,"ysyxSoCFull fpga hints monitor denied", false,-1);
        tracep->declBus(c+4678,"ysyxSoCFull fpga hints monitor c_first_beats1_decode", false,-1, 4,0);
        tracep->declBit(c+4679,"ysyxSoCFull fpga hints monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+9211,"ysyxSoCFull fpga hints monitor c_first_counter", false,-1, 4,0);
        tracep->declBus(c+9212,"ysyxSoCFull fpga hints monitor c_first_counter1", false,-1, 4,0);
        tracep->declBit(c+9213,"ysyxSoCFull fpga hints monitor c_first", false,-1);
        tracep->declBus(c+9214,"ysyxSoCFull fpga hints monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+9215,"ysyxSoCFull fpga hints monitor param_3", false,-1, 2,0);
        tracep->declBus(c+9216,"ysyxSoCFull fpga hints monitor size_3", false,-1, 3,0);
        tracep->declBus(c+9217,"ysyxSoCFull fpga hints monitor source_3", false,-1, 5,0);
        tracep->declBus(c+9218,"ysyxSoCFull fpga hints monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+9219,"ysyxSoCFull fpga hints monitor inflight", false,-1, 63,0);
        tracep->declArray(c+9221,"ysyxSoCFull fpga hints monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+9229,"ysyxSoCFull fpga hints monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+9245,"ysyxSoCFull fpga hints monitor a_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9246,"ysyxSoCFull fpga hints monitor a_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9247,"ysyxSoCFull fpga hints monitor a_first_1", false,-1);
        tracep->declBus(c+9248,"ysyxSoCFull fpga hints monitor d_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9249,"ysyxSoCFull fpga hints monitor d_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9250,"ysyxSoCFull fpga hints monitor d_first_1", false,-1);
        tracep->declQuad(c+19244,"ysyxSoCFull fpga hints monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16839,"ysyxSoCFull fpga hints monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16840,"ysyxSoCFull fpga hints monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16841,"ysyxSoCFull fpga hints monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+9251,"ysyxSoCFull fpga hints monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+9253,"ysyxSoCFull fpga hints monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+16843,"ysyxSoCFull fpga hints monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9255,"ysyxSoCFull fpga hints monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9256,"ysyxSoCFull fpga hints monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16844,"ysyxSoCFull fpga hints monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+9257,"ysyxSoCFull fpga hints monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16852,"ysyxSoCFull fpga hints monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+9265,"ysyxSoCFull fpga hints monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+9281,"ysyxSoCFull fpga hints monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+9282,"ysyxSoCFull fpga hints monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+9284,"ysyxSoCFull fpga hints monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+9300,"ysyxSoCFull fpga hints monitor c_first_counter_1", false,-1, 4,0);
        tracep->declBus(c+9301,"ysyxSoCFull fpga hints monitor c_first_counter1_1", false,-1, 4,0);
        tracep->declBit(c+9302,"ysyxSoCFull fpga hints monitor c_first_1", false,-1);
        tracep->declBus(c+9303,"ysyxSoCFull fpga hints monitor d_first_counter_2", false,-1, 4,0);
        tracep->declBus(c+9304,"ysyxSoCFull fpga hints monitor d_first_counter1_2", false,-1, 4,0);
        tracep->declBit(c+9305,"ysyxSoCFull fpga hints monitor d_first_2", false,-1);
        tracep->declQuad(c+15752,"ysyxSoCFull fpga hints monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15754,"ysyxSoCFull fpga hints monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+15755,"ysyxSoCFull fpga hints monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+9306,"ysyxSoCFull fpga hints monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+9308,"ysyxSoCFull fpga hints monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15757,"ysyxSoCFull fpga hints monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+9310,"ysyxSoCFull fpga hints monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15758,"ysyxSoCFull fpga hints monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+9311,"ysyxSoCFull fpga hints monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+9327,"ysyxSoCFull fpga hints monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+9328,"ysyxSoCFull fpga hints monitor inflight_2", false,-1);
        tracep->declBus(c+9329,"ysyxSoCFull fpga hints monitor d_first_counter_3", false,-1, 4,0);
        tracep->declBus(c+9330,"ysyxSoCFull fpga hints monitor d_first_counter1_3", false,-1, 4,0);
        tracep->declBit(c+9331,"ysyxSoCFull fpga hints monitor d_first_3", false,-1);
        tracep->declBit(c+9332,"ysyxSoCFull fpga hints monitor d_set", false,-1);
        tracep->declBit(c+15606,"ysyxSoCFull fpga hints monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull fpga hints monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga hints monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga hints monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+34,"ysyxSoCFull fpga hints monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull fpga hints monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga hints monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga hints monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+35,"ysyxSoCFull fpga hints monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga hints a_repeater clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga hints a_repeater reset", false,-1);
        tracep->declBit(c+9136,"ysyxSoCFull fpga hints a_repeater io_repeat", false,-1);
        tracep->declBit(c+9137,"ysyxSoCFull fpga hints a_repeater io_full", false,-1);
        tracep->declBit(c+18906,"ysyxSoCFull fpga hints a_repeater io_enq_ready", false,-1);
        tracep->declBit(c+18907,"ysyxSoCFull fpga hints a_repeater io_enq_valid", false,-1);
        tracep->declBus(c+4490,"ysyxSoCFull fpga hints a_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga hints a_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga hints a_repeater io_enq_bits_address", false,-1, 31,0);
        tracep->declBit(c+18904,"ysyxSoCFull fpga hints a_repeater io_deq_ready", false,-1);
        tracep->declBit(c+18905,"ysyxSoCFull fpga hints a_repeater io_deq_valid", false,-1);
        tracep->declBus(c+4590,"ysyxSoCFull fpga hints a_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+9138,"ysyxSoCFull fpga hints a_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBus(c+4592,"ysyxSoCFull fpga hints a_repeater io_deq_bits_address", false,-1, 31,0);
        tracep->declBit(c+9137,"ysyxSoCFull fpga hints a_repeater full", false,-1);
        tracep->declBus(c+9333,"ysyxSoCFull fpga hints a_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+9334,"ysyxSoCFull fpga hints a_repeater saved_source", false,-1, 5,0);
        tracep->declBus(c+9335,"ysyxSoCFull fpga hints a_repeater saved_address", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_1 reset", false,-1);
        tracep->declBit(c+18859,"ysyxSoCFull fpga widget_1 auto_in_a_ready", false,-1);
        tracep->declBit(c+18860,"ysyxSoCFull fpga widget_1 auto_in_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga widget_1 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga widget_1 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga widget_1 auto_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga widget_1 auto_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga widget_1 auto_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga widget_1 auto_in_a_bits_mask", false,-1, 3,0);
        tracep->declBus(c+4494,"ysyxSoCFull fpga widget_1 auto_in_a_bits_data", false,-1, 31,0);
        tracep->declBit(c+4495,"ysyxSoCFull fpga widget_1 auto_in_c_ready", false,-1);
        tracep->declBit(c+17346,"ysyxSoCFull fpga widget_1 auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_1 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_1 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga widget_1 auto_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga widget_1 auto_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga widget_1 auto_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4497,"ysyxSoCFull fpga widget_1 auto_in_d_ready", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull fpga widget_1 auto_in_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga widget_1 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga widget_1 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga widget_1 auto_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga widget_1 auto_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga widget_1 auto_in_d_bits_denied", false,-1);
        tracep->declBus(c+4504,"ysyxSoCFull fpga widget_1 auto_in_d_bits_data", false,-1, 31,0);
        tracep->declBit(c+4505,"ysyxSoCFull fpga widget_1 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga widget_1 auto_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga widget_1 auto_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga widget_1 auto_in_e_bits_sink", false,-1);
        tracep->declBit(c+18906,"ysyxSoCFull fpga widget_1 auto_out_a_ready", false,-1);
        tracep->declBit(c+18907,"ysyxSoCFull fpga widget_1 auto_out_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga widget_1 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga widget_1 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga widget_1 auto_out_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga widget_1 auto_out_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga widget_1 auto_out_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4603,"ysyxSoCFull fpga widget_1 auto_out_a_bits_mask", false,-1, 7,0);
        tracep->declQuad(c+4594,"ysyxSoCFull fpga widget_1 auto_out_a_bits_data", false,-1, 63,0);
        tracep->declBit(c+4426,"ysyxSoCFull fpga widget_1 auto_out_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga widget_1 auto_out_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_1 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_1 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga widget_1 auto_out_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga widget_1 auto_out_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga widget_1 auto_out_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4596,"ysyxSoCFull fpga widget_1 auto_out_d_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga widget_1 auto_out_d_valid", false,-1);
        tracep->declBus(c+4604,"ysyxSoCFull fpga widget_1 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga widget_1 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga widget_1 auto_out_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4605,"ysyxSoCFull fpga widget_1 auto_out_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga widget_1 auto_out_d_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga widget_1 auto_out_d_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga widget_1 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga widget_1 auto_out_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga widget_1 auto_out_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga widget_1 auto_out_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_1 monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_1 monitor_reset", false,-1);
        tracep->declBit(c+19246,"ysyxSoCFull fpga widget_1 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18860,"ysyxSoCFull fpga widget_1 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga widget_1 monitor_io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+9336,"ysyxSoCFull fpga widget_1 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17346,"ysyxSoCFull fpga widget_1 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga widget_1 monitor_io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4497,"ysyxSoCFull fpga widget_1 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull fpga widget_1 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4505,"ysyxSoCFull fpga widget_1 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga widget_1 monitor_io_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga widget_1 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga widget_1 monitor_io_in_e_bits_sink", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_1 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_1 repeated_repeater_reset", false,-1);
        tracep->declBit(c+9337,"ysyxSoCFull fpga widget_1 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+4596,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+4604,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4605,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga widget_1 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+4497,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_denied", false,-1);
        tracep->declQuad(c+9338,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+4505,"ysyxSoCFull fpga widget_1 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+9193,"ysyxSoCFull fpga widget_1 hasData", false,-1);
        tracep->declBit(c+9340,"ysyxSoCFull fpga widget_1 limit", false,-1);
        tracep->declBit(c+9341,"ysyxSoCFull fpga widget_1 count", false,-1);
        tracep->declBit(c+9342,"ysyxSoCFull fpga widget_1 last", false,-1);
        tracep->declBit(c+9343,"ysyxSoCFull fpga widget_1 enable_0", false,-1);
        tracep->declBit(c+16868,"ysyxSoCFull fpga widget_1 bundleIn_0_a_ready", false,-1);
        tracep->declBit(c+9344,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_rdata_written_once", false,-1);
        tracep->declBit(c+9345,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_masked_enable_0", false,-1);
        tracep->declBus(c+9346,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_rdata_0", false,-1, 31,0);
        tracep->declBus(c+9347,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_data_lo", false,-1, 31,0);
        tracep->declBus(c+9153,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+9154,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+9155,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size", false,-1);
        tracep->declBit(c+9156,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit", false,-1);
        tracep->declBit(c+9157,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit", false,-1);
        tracep->declBit(c+9348,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc", false,-1);
        tracep->declBit(c+9349,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_1", false,-1);
        tracep->declBit(c+9160,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size_1", false,-1);
        tracep->declBit(c+9161,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit_1", false,-1);
        tracep->declBit(c+9162,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit_1", false,-1);
        tracep->declBit(c+9350,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_2", false,-1);
        tracep->declBit(c+9351,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_2", false,-1);
        tracep->declBit(c+9352,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_3", false,-1);
        tracep->declBit(c+9353,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_3", false,-1);
        tracep->declBit(c+9354,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_4", false,-1);
        tracep->declBit(c+9355,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_4", false,-1);
        tracep->declBit(c+9356,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_5", false,-1);
        tracep->declBit(c+9357,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_size_2", false,-1);
        tracep->declBit(c+9171,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_bit_2", false,-1);
        tracep->declBit(c+9172,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_nbit_2", false,-1);
        tracep->declBit(c+9358,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_6", false,-1);
        tracep->declBit(c+9359,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_lo", false,-1);
        tracep->declBit(c+9360,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_7", false,-1);
        tracep->declBit(c+9361,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_lo_hi", false,-1);
        tracep->declBit(c+9362,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_8", false,-1);
        tracep->declBit(c+9363,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_lo", false,-1);
        tracep->declBit(c+9364,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_9", false,-1);
        tracep->declBit(c+9365,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_hi_hi", false,-1);
        tracep->declBit(c+9366,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_10", false,-1);
        tracep->declBit(c+9367,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_lo", false,-1);
        tracep->declBit(c+9368,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_11", false,-1);
        tracep->declBit(c+9369,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_lo_hi", false,-1);
        tracep->declBit(c+9370,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_12", false,-1);
        tracep->declBit(c+9371,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_lo", false,-1);
        tracep->declBit(c+9372,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_eq_13", false,-1);
        tracep->declBit(c+9373,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_hi_hi_hi", false,-1);
        tracep->declBit(c+9374,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_rdata_written_once", false,-1);
        tracep->declBit(c+9375,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_masked_enable_0", false,-1);
        tracep->declBus(c+9376,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_rdata_0", false,-1, 3,0);
        tracep->declBus(c+9377,"ysyxSoCFull fpga widget_1 bundleOut_0_a_bits_mask_lo_1", false,-1, 3,0);
        tracep->declBus(c+9378,"ysyxSoCFull fpga widget_1 cated_bits_data_hi", false,-1, 31,0);
        tracep->declBus(c+9379,"ysyxSoCFull fpga widget_1 cated_bits_data_lo", false,-1, 31,0);
        tracep->declQuad(c+9380,"ysyxSoCFull fpga widget_1 cated_bits_data", false,-1, 63,0);
        tracep->declBus(c+4499,"ysyxSoCFull fpga widget_1 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+5021,"ysyxSoCFull fpga widget_1 repeat_hasData", false,-1);
        tracep->declBus(c+4501,"ysyxSoCFull fpga widget_1 cated_bits_size", false,-1, 3,0);
        tracep->declBit(c+9382,"ysyxSoCFull fpga widget_1 repeat_limit", false,-1);
        tracep->declBit(c+9383,"ysyxSoCFull fpga widget_1 repeat_count", false,-1);
        tracep->declBit(c+9384,"ysyxSoCFull fpga widget_1 repeat_first", false,-1);
        tracep->declBit(c+9385,"ysyxSoCFull fpga widget_1 repeat_last", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull fpga widget_1 cated_valid", false,-1);
        tracep->declBit(c+9386,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_0", false,-1);
        tracep->declBit(c+9387,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_1", false,-1);
        tracep->declBit(c+9388,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_2", false,-1);
        tracep->declBit(c+9389,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_3", false,-1);
        tracep->declBit(c+9390,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_4", false,-1);
        tracep->declBit(c+9391,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_5", false,-1);
        tracep->declBit(c+9392,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_6", false,-1);
        tracep->declBit(c+9393,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_7", false,-1);
        tracep->declBit(c+9394,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_8", false,-1);
        tracep->declBit(c+9395,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_9", false,-1);
        tracep->declBit(c+9396,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_10", false,-1);
        tracep->declBit(c+9397,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_11", false,-1);
        tracep->declBit(c+9398,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_12", false,-1);
        tracep->declBit(c+9399,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_13", false,-1);
        tracep->declBit(c+9400,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_14", false,-1);
        tracep->declBit(c+9401,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_15", false,-1);
        tracep->declBit(c+9402,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_16", false,-1);
        tracep->declBit(c+9403,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_17", false,-1);
        tracep->declBit(c+9404,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_18", false,-1);
        tracep->declBit(c+9405,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_19", false,-1);
        tracep->declBit(c+9406,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_20", false,-1);
        tracep->declBit(c+9407,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_21", false,-1);
        tracep->declBit(c+9408,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_22", false,-1);
        tracep->declBit(c+9409,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_23", false,-1);
        tracep->declBit(c+9410,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_24", false,-1);
        tracep->declBit(c+9411,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_25", false,-1);
        tracep->declBit(c+9412,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_26", false,-1);
        tracep->declBit(c+9413,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_27", false,-1);
        tracep->declBit(c+9414,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_28", false,-1);
        tracep->declBit(c+9415,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_29", false,-1);
        tracep->declBit(c+9416,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_30", false,-1);
        tracep->declBit(c+9417,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_31", false,-1);
        tracep->declBit(c+9418,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_32", false,-1);
        tracep->declBit(c+9419,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_33", false,-1);
        tracep->declBit(c+9420,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_34", false,-1);
        tracep->declBit(c+9421,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_35", false,-1);
        tracep->declBit(c+9422,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_36", false,-1);
        tracep->declBit(c+9423,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_37", false,-1);
        tracep->declBit(c+9424,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_38", false,-1);
        tracep->declBit(c+9425,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_39", false,-1);
        tracep->declBit(c+9426,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_40", false,-1);
        tracep->declBit(c+9427,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_41", false,-1);
        tracep->declBit(c+9428,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_42", false,-1);
        tracep->declBit(c+9429,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_43", false,-1);
        tracep->declBit(c+9430,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_44", false,-1);
        tracep->declBit(c+9431,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_45", false,-1);
        tracep->declBit(c+9432,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_46", false,-1);
        tracep->declBit(c+9433,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_47", false,-1);
        tracep->declBit(c+9434,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_48", false,-1);
        tracep->declBit(c+9435,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_49", false,-1);
        tracep->declBit(c+9436,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_50", false,-1);
        tracep->declBit(c+9437,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_51", false,-1);
        tracep->declBit(c+9438,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_52", false,-1);
        tracep->declBit(c+9439,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_53", false,-1);
        tracep->declBit(c+9440,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_54", false,-1);
        tracep->declBit(c+9441,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_55", false,-1);
        tracep->declBit(c+9442,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_56", false,-1);
        tracep->declBit(c+9443,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_57", false,-1);
        tracep->declBit(c+9444,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_58", false,-1);
        tracep->declBit(c+9445,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_59", false,-1);
        tracep->declBit(c+9446,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_60", false,-1);
        tracep->declBit(c+9447,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_61", false,-1);
        tracep->declBit(c+9448,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_62", false,-1);
        tracep->declBit(c+9449,"ysyxSoCFull fpga widget_1 repeat_sel_sel_sources_63", false,-1);
        tracep->declBus(c+4502,"ysyxSoCFull fpga widget_1 cated_bits_source", false,-1, 5,0);
        tracep->declBit(c+9450,"ysyxSoCFull fpga widget_1 repeat_sel_hold_r", false,-1);
        tracep->declBit(c+9451,"ysyxSoCFull fpga widget_1 repeat_sel", false,-1);
        tracep->declBit(c+9452,"ysyxSoCFull fpga widget_1 repeat_index", false,-1);
        tracep->declBus(c+9453,"ysyxSoCFull fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_0", false,-1, 31,0);
        tracep->declBus(c+9454,"ysyxSoCFull fpga widget_1 repeat_bundleIn_0_d_bits_data_mux_1", false,-1, 31,0);
        tracep->declBit(c+4679,"ysyxSoCFull fpga widget_1 hasData_1", false,-1);
        tracep->declBit(c+9455,"ysyxSoCFull fpga widget_1 limit_1", false,-1);
        tracep->declBit(c+9456,"ysyxSoCFull fpga widget_1 count_1", false,-1);
        tracep->declBit(c+9457,"ysyxSoCFull fpga widget_1 last_1", false,-1);
        tracep->declBit(c+9458,"ysyxSoCFull fpga widget_1 bundleIn_0_c_ready", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_1 monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_1 monitor reset", false,-1);
        tracep->declBit(c+19246,"ysyxSoCFull fpga widget_1 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18860,"ysyxSoCFull fpga widget_1 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+4488,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4489,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+4490,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_size", false,-1, 3,0);
        tracep->declBus(c+4491,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_source", false,-1, 5,0);
        tracep->declBus(c+4492,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_address", false,-1, 31,0);
        tracep->declBus(c+4493,"ysyxSoCFull fpga widget_1 monitor io_in_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+9336,"ysyxSoCFull fpga widget_1 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17346,"ysyxSoCFull fpga widget_1 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4429,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_size", false,-1, 3,0);
        tracep->declBus(c+4496,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_source", false,-1, 5,0);
        tracep->declBus(c+4431,"ysyxSoCFull fpga widget_1 monitor io_in_c_bits_address", false,-1, 31,0);
        tracep->declBit(c+4497,"ysyxSoCFull fpga widget_1 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull fpga widget_1 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+4505,"ysyxSoCFull fpga widget_1 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+4442,"ysyxSoCFull fpga widget_1 monitor io_in_e_ready", false,-1);
        tracep->declBit(c+17344,"ysyxSoCFull fpga widget_1 monitor io_in_e_valid", false,-1);
        tracep->declBit(c+4443,"ysyxSoCFull fpga widget_1 monitor io_in_e_bits_sink", false,-1);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+9150,"ysyxSoCFull fpga widget_1 monitor source_ok", false,-1);
        tracep->declBus(c+9151,"ysyxSoCFull fpga widget_1 monitor is_aligned_mask", false,-1, 7,0);
        tracep->declBit(c+9152,"ysyxSoCFull fpga widget_1 monitor is_aligned", false,-1);
        tracep->declBit(c+9459,"ysyxSoCFull fpga widget_1 monitor mask_sizeOH_shiftAmount", false,-1);
        tracep->declBus(c+9460,"ysyxSoCFull fpga widget_1 monitor mask_sizeOH", false,-1, 1,0);
        tracep->declBit(c+9461,"ysyxSoCFull fpga widget_1 monitor mask_size", false,-1);
        tracep->declBit(c+9161,"ysyxSoCFull fpga widget_1 monitor mask_bit", false,-1);
        tracep->declBit(c+9162,"ysyxSoCFull fpga widget_1 monitor mask_nbit", false,-1);
        tracep->declBit(c+9462,"ysyxSoCFull fpga widget_1 monitor mask_acc", false,-1);
        tracep->declBit(c+9463,"ysyxSoCFull fpga widget_1 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga widget_1 monitor mask_size_1", false,-1);
        tracep->declBit(c+9171,"ysyxSoCFull fpga widget_1 monitor mask_bit_1", false,-1);
        tracep->declBit(c+9172,"ysyxSoCFull fpga widget_1 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+9464,"ysyxSoCFull fpga widget_1 monitor mask_eq_2", false,-1);
        tracep->declBit(c+9465,"ysyxSoCFull fpga widget_1 monitor mask_lo_lo", false,-1);
        tracep->declBit(c+9466,"ysyxSoCFull fpga widget_1 monitor mask_eq_3", false,-1);
        tracep->declBit(c+9467,"ysyxSoCFull fpga widget_1 monitor mask_lo_hi", false,-1);
        tracep->declBit(c+9468,"ysyxSoCFull fpga widget_1 monitor mask_eq_4", false,-1);
        tracep->declBit(c+9469,"ysyxSoCFull fpga widget_1 monitor mask_hi_lo", false,-1);
        tracep->declBit(c+9470,"ysyxSoCFull fpga widget_1 monitor mask_eq_5", false,-1);
        tracep->declBit(c+9471,"ysyxSoCFull fpga widget_1 monitor mask_hi_hi", false,-1);
        tracep->declBus(c+9472,"ysyxSoCFull fpga widget_1 monitor mask", false,-1, 3,0);
        tracep->declBit(c+5082,"ysyxSoCFull fpga widget_1 monitor source_ok_1", false,-1);
        tracep->declBit(c+9191,"ysyxSoCFull fpga widget_1 monitor source_ok_2", false,-1);
        tracep->declBus(c+4656,"ysyxSoCFull fpga widget_1 monitor is_aligned_mask_2", false,-1, 7,0);
        tracep->declBit(c+4657,"ysyxSoCFull fpga widget_1 monitor is_aligned_2", false,-1);
        tracep->declBit(c+4658,"ysyxSoCFull fpga widget_1 monitor address_ok_1", false,-1);
        tracep->declBit(c+4659,"ysyxSoCFull fpga widget_1 monitor sink_ok_1", false,-1);
        tracep->declBus(c+9473,"ysyxSoCFull fpga widget_1 monitor a_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+9193,"ysyxSoCFull fpga widget_1 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9474,"ysyxSoCFull fpga widget_1 monitor a_first_counter", false,-1, 5,0);
        tracep->declBus(c+9475,"ysyxSoCFull fpga widget_1 monitor a_first_counter1", false,-1, 5,0);
        tracep->declBit(c+9476,"ysyxSoCFull fpga widget_1 monitor a_first", false,-1);
        tracep->declBus(c+9477,"ysyxSoCFull fpga widget_1 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9478,"ysyxSoCFull fpga widget_1 monitor param", false,-1, 2,0);
        tracep->declBus(c+9479,"ysyxSoCFull fpga widget_1 monitor size", false,-1, 3,0);
        tracep->declBus(c+9480,"ysyxSoCFull fpga widget_1 monitor source", false,-1, 5,0);
        tracep->declBus(c+9481,"ysyxSoCFull fpga widget_1 monitor address", false,-1, 31,0);
        tracep->declBus(c+5020,"ysyxSoCFull fpga widget_1 monitor d_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+5021,"ysyxSoCFull fpga widget_1 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9482,"ysyxSoCFull fpga widget_1 monitor d_first_counter", false,-1, 5,0);
        tracep->declBus(c+9483,"ysyxSoCFull fpga widget_1 monitor d_first_counter1", false,-1, 5,0);
        tracep->declBit(c+9484,"ysyxSoCFull fpga widget_1 monitor d_first", false,-1);
        tracep->declBus(c+9485,"ysyxSoCFull fpga widget_1 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9486,"ysyxSoCFull fpga widget_1 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9487,"ysyxSoCFull fpga widget_1 monitor size_1", false,-1, 3,0);
        tracep->declBus(c+9488,"ysyxSoCFull fpga widget_1 monitor source_1", false,-1, 5,0);
        tracep->declBit(c+9489,"ysyxSoCFull fpga widget_1 monitor denied", false,-1);
        tracep->declBus(c+9490,"ysyxSoCFull fpga widget_1 monitor c_first_beats1_decode", false,-1, 5,0);
        tracep->declBit(c+4679,"ysyxSoCFull fpga widget_1 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+9491,"ysyxSoCFull fpga widget_1 monitor c_first_counter", false,-1, 5,0);
        tracep->declBus(c+9492,"ysyxSoCFull fpga widget_1 monitor c_first_counter1", false,-1, 5,0);
        tracep->declBit(c+9493,"ysyxSoCFull fpga widget_1 monitor c_first", false,-1);
        tracep->declBus(c+9494,"ysyxSoCFull fpga widget_1 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+9495,"ysyxSoCFull fpga widget_1 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+9496,"ysyxSoCFull fpga widget_1 monitor size_3", false,-1, 3,0);
        tracep->declBus(c+9497,"ysyxSoCFull fpga widget_1 monitor source_3", false,-1, 5,0);
        tracep->declBus(c+9498,"ysyxSoCFull fpga widget_1 monitor address_2", false,-1, 31,0);
        tracep->declQuad(c+9499,"ysyxSoCFull fpga widget_1 monitor inflight", false,-1, 63,0);
        tracep->declArray(c+9501,"ysyxSoCFull fpga widget_1 monitor inflight_opcodes", false,-1, 255,0);
        tracep->declArray(c+9509,"ysyxSoCFull fpga widget_1 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+9525,"ysyxSoCFull fpga widget_1 monitor a_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+9526,"ysyxSoCFull fpga widget_1 monitor a_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+9527,"ysyxSoCFull fpga widget_1 monitor a_first_1", false,-1);
        tracep->declBus(c+9528,"ysyxSoCFull fpga widget_1 monitor d_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+9529,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+9530,"ysyxSoCFull fpga widget_1 monitor d_first_1", false,-1);
        tracep->declQuad(c+19247,"ysyxSoCFull fpga widget_1 monitor a_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+16869,"ysyxSoCFull fpga widget_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16870,"ysyxSoCFull fpga widget_1 monitor a_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+16871,"ysyxSoCFull fpga widget_1 monitor a_set", false,-1, 63,0);
        tracep->declQuad(c+9531,"ysyxSoCFull fpga widget_1 monitor d_clr_wo_ready", false,-1, 63,0);
        tracep->declQuad(c+9533,"ysyxSoCFull fpga widget_1 monitor d_clr", false,-1, 63,0);
        tracep->declBit(c+16873,"ysyxSoCFull fpga widget_1 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9535,"ysyxSoCFull fpga widget_1 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9536,"ysyxSoCFull fpga widget_1 monitor a_size_lookup", false,-1, 7,0);
        tracep->declArray(c+16874,"ysyxSoCFull fpga widget_1 monitor a_opcodes_set", false,-1, 255,0);
        tracep->declArray(c+9537,"ysyxSoCFull fpga widget_1 monitor d_opcodes_clr", false,-1, 255,0);
        tracep->declArray(c+16882,"ysyxSoCFull fpga widget_1 monitor a_sizes_set", false,-1, 511,0);
        tracep->declArray(c+9545,"ysyxSoCFull fpga widget_1 monitor d_sizes_clr", false,-1, 511,0);
        tracep->declBus(c+9561,"ysyxSoCFull fpga widget_1 monitor watchdog", false,-1, 31,0);
        tracep->declQuad(c+9562,"ysyxSoCFull fpga widget_1 monitor inflight_1", false,-1, 63,0);
        tracep->declArray(c+9564,"ysyxSoCFull fpga widget_1 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+9580,"ysyxSoCFull fpga widget_1 monitor c_first_counter_1", false,-1, 5,0);
        tracep->declBus(c+9581,"ysyxSoCFull fpga widget_1 monitor c_first_counter1_1", false,-1, 5,0);
        tracep->declBit(c+9582,"ysyxSoCFull fpga widget_1 monitor c_first_1", false,-1);
        tracep->declBus(c+9583,"ysyxSoCFull fpga widget_1 monitor d_first_counter_2", false,-1, 5,0);
        tracep->declBus(c+9584,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_2", false,-1, 5,0);
        tracep->declBit(c+9585,"ysyxSoCFull fpga widget_1 monitor d_first_2", false,-1);
        tracep->declQuad(c+15774,"ysyxSoCFull fpga widget_1 monitor c_set_wo_ready", false,-1, 63,0);
        tracep->declBus(c+15776,"ysyxSoCFull fpga widget_1 monitor c_sizes_set_interm", false,-1, 4,0);
        tracep->declQuad(c+15777,"ysyxSoCFull fpga widget_1 monitor c_set", false,-1, 63,0);
        tracep->declQuad(c+9586,"ysyxSoCFull fpga widget_1 monitor d_clr_wo_ready_1", false,-1, 63,0);
        tracep->declQuad(c+9588,"ysyxSoCFull fpga widget_1 monitor d_clr_1", false,-1, 63,0);
        tracep->declBit(c+15779,"ysyxSoCFull fpga widget_1 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+9590,"ysyxSoCFull fpga widget_1 monitor c_size_lookup", false,-1, 7,0);
        tracep->declArray(c+15780,"ysyxSoCFull fpga widget_1 monitor c_sizes_set", false,-1, 511,0);
        tracep->declArray(c+9591,"ysyxSoCFull fpga widget_1 monitor d_sizes_clr_1", false,-1, 511,0);
        tracep->declBus(c+9607,"ysyxSoCFull fpga widget_1 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+9608,"ysyxSoCFull fpga widget_1 monitor inflight_2", false,-1);
        tracep->declBus(c+9609,"ysyxSoCFull fpga widget_1 monitor d_first_counter_3", false,-1, 5,0);
        tracep->declBus(c+9610,"ysyxSoCFull fpga widget_1 monitor d_first_counter1_3", false,-1, 5,0);
        tracep->declBit(c+9611,"ysyxSoCFull fpga widget_1 monitor d_first_3", false,-1);
        tracep->declBit(c+9612,"ysyxSoCFull fpga widget_1 monitor d_set", false,-1);
        tracep->declBit(c+15606,"ysyxSoCFull fpga widget_1 monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull fpga widget_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga widget_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga widget_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+36,"ysyxSoCFull fpga widget_1 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+37,"ysyxSoCFull fpga widget_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_1 repeated_repeater clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_1 repeated_repeater reset", false,-1);
        tracep->declBit(c+9337,"ysyxSoCFull fpga widget_1 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+4596,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+4597,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+4604,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4435,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4436,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4605,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4599,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_denied", false,-1);
        tracep->declQuad(c+4600,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_data", false,-1, 63,0);
        tracep->declBit(c+4602,"ysyxSoCFull fpga widget_1 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+4497,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+4498,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+4499,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4500,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_param", false,-1, 1,0);
        tracep->declBus(c+4501,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_size", false,-1, 3,0);
        tracep->declBus(c+4502,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_source", false,-1, 5,0);
        tracep->declBit(c+4503,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_denied", false,-1);
        tracep->declQuad(c+9338,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_data", false,-1, 63,0);
        tracep->declBit(c+4505,"ysyxSoCFull fpga widget_1 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+9613,"ysyxSoCFull fpga widget_1 repeated_repeater full", false,-1);
        tracep->declBus(c+9614,"ysyxSoCFull fpga widget_1 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+9615,"ysyxSoCFull fpga widget_1 repeated_repeater saved_param", false,-1, 1,0);
        tracep->declBus(c+9616,"ysyxSoCFull fpga widget_1 repeated_repeater saved_size", false,-1, 3,0);
        tracep->declBus(c+9617,"ysyxSoCFull fpga widget_1 repeated_repeater saved_source", false,-1, 5,0);
        tracep->declBit(c+9618,"ysyxSoCFull fpga widget_1 repeated_repeater saved_denied", false,-1);
        tracep->declQuad(c+9619,"ysyxSoCFull fpga widget_1 repeated_repeater saved_data", false,-1, 63,0);
        tracep->declBit(c+9621,"ysyxSoCFull fpga widget_1 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_2 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_2 reset", false,-1);
        tracep->declBit(c+4444,"ysyxSoCFull fpga widget_2 auto_in_a_ready", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull fpga widget_2 auto_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga widget_2 auto_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga widget_2 auto_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18832,"ysyxSoCFull fpga widget_2 auto_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga widget_2 auto_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18833,"ysyxSoCFull fpga widget_2 auto_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga widget_2 auto_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga widget_2 auto_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga widget_2 auto_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga widget_2 auto_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_2 auto_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_2 auto_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4445,"ysyxSoCFull fpga widget_2 auto_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga widget_2 auto_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4446,"ysyxSoCFull fpga widget_2 auto_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4447,"ysyxSoCFull fpga widget_2 auto_in_d_ready", false,-1);
        tracep->declBit(c+4448,"ysyxSoCFull fpga widget_2 auto_in_d_valid", false,-1);
        tracep->declBus(c+4449,"ysyxSoCFull fpga widget_2 auto_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4450,"ysyxSoCFull fpga widget_2 auto_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4451,"ysyxSoCFull fpga widget_2 auto_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4452,"ysyxSoCFull fpga widget_2 auto_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4453,"ysyxSoCFull fpga widget_2 auto_in_d_bits_denied", false,-1);
        tracep->declBit(c+4454,"ysyxSoCFull fpga widget_2 auto_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga widget_2 auto_in_e_valid", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga widget_2 auto_out_a_ready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga widget_2 auto_out_a_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga widget_2 auto_out_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16437,"ysyxSoCFull fpga widget_2 auto_out_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga widget_2 auto_out_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18899,"ysyxSoCFull fpga widget_2 auto_out_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18900,"ysyxSoCFull fpga widget_2 auto_out_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18901,"ysyxSoCFull fpga widget_2 auto_out_a_bits_mask", false,-1, 3,0);
        tracep->declBit(c+4578,"ysyxSoCFull fpga widget_2 auto_out_a_bits_corrupt", false,-1);
        tracep->declBit(c+4579,"ysyxSoCFull fpga widget_2 auto_out_c_ready", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull fpga widget_2 auto_out_c_valid", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga widget_2 auto_out_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4581,"ysyxSoCFull fpga widget_2 auto_out_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4582,"ysyxSoCFull fpga widget_2 auto_out_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4583,"ysyxSoCFull fpga widget_2 auto_out_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4584,"ysyxSoCFull fpga widget_2 auto_out_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4585,"ysyxSoCFull fpga widget_2 auto_out_d_ready", false,-1);
        tracep->declBit(c+4586,"ysyxSoCFull fpga widget_2 auto_out_d_valid", false,-1);
        tracep->declBus(c+4449,"ysyxSoCFull fpga widget_2 auto_out_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4450,"ysyxSoCFull fpga widget_2 auto_out_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4451,"ysyxSoCFull fpga widget_2 auto_out_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4452,"ysyxSoCFull fpga widget_2 auto_out_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4453,"ysyxSoCFull fpga widget_2 auto_out_d_bits_denied", false,-1);
        tracep->declBit(c+4587,"ysyxSoCFull fpga widget_2 auto_out_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga widget_2 auto_out_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_2 monitor_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_2 monitor_reset", false,-1);
        tracep->declBit(c+4444,"ysyxSoCFull fpga widget_2 monitor_io_in_a_ready", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull fpga widget_2 monitor_io_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18832,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18833,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga widget_2 monitor_io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga widget_2 monitor_io_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga widget_2 monitor_io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4445,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4446,"ysyxSoCFull fpga widget_2 monitor_io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4447,"ysyxSoCFull fpga widget_2 monitor_io_in_d_ready", false,-1);
        tracep->declBit(c+9622,"ysyxSoCFull fpga widget_2 monitor_io_in_d_valid", false,-1);
        tracep->declBus(c+4449,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4450,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4451,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4452,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4453,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9623,"ysyxSoCFull fpga widget_2 monitor_io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga widget_2 monitor_io_in_e_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_2 repeated_repeater_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_2 repeated_repeater_reset", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull fpga widget_2 repeated_repeater_io_repeat", false,-1);
        tracep->declBit(c+4444,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_ready", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18832,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18833,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga widget_2 repeated_repeater_io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_ready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16437,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18899,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18900,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19250,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4578,"ysyxSoCFull fpga widget_2 repeated_repeater_io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_2 repeated_repeater_1_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_2 repeated_repeater_1_reset", false,-1);
        tracep->declBit(c+9624,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_repeat", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4445,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+4446,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+4579,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_ready", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_valid", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4581,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4582,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4583,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+4584,"ysyxSoCFull fpga widget_2 repeated_repeater_1_io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18897,"ysyxSoCFull fpga widget_2 cated_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+19223,"ysyxSoCFull fpga widget_2 repeat_hasData", false,-1);
        tracep->declBus(c+18898,"ysyxSoCFull fpga widget_2 cated_bits_size", false,-1, 2,0);
        tracep->declBit(c+19251,"ysyxSoCFull fpga widget_2 repeat_limit", false,-1);
        tracep->declBit(c+9625,"ysyxSoCFull fpga widget_2 repeat_count", false,-1);
        tracep->declBit(c+19252,"ysyxSoCFull fpga widget_2 repeat_last", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga widget_2 cated_valid", false,-1);
        tracep->declBus(c+18900,"ysyxSoCFull fpga widget_2 cated_bits_address", false,-1, 12,0);
        tracep->declBit(c+19253,"ysyxSoCFull fpga widget_2 repeat_sel", false,-1);
        tracep->declBit(c+16898,"ysyxSoCFull fpga widget_2 repeat_index", false,-1);
        tracep->declBus(c+19250,"ysyxSoCFull fpga widget_2 cated_bits_mask", false,-1, 7,0);
        tracep->declBus(c+19254,"ysyxSoCFull fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_0", false,-1, 3,0);
        tracep->declBus(c+19255,"ysyxSoCFull fpga widget_2 repeat_bundleOut_0_a_bits_mask_mux_1", false,-1, 3,0);
        tracep->declBit(c+4642,"ysyxSoCFull fpga widget_2 hasData", false,-1);
        tracep->declBit(c+9626,"ysyxSoCFull fpga widget_2 limit", false,-1);
        tracep->declBit(c+9627,"ysyxSoCFull fpga widget_2 count", false,-1);
        tracep->declBit(c+9628,"ysyxSoCFull fpga widget_2 last", false,-1);
        tracep->declBit(c+9629,"ysyxSoCFull fpga widget_2 corrupt_reg", false,-1);
        tracep->declBit(c+9623,"ysyxSoCFull fpga widget_2 corrupt_out", false,-1);
        tracep->declBit(c+9630,"ysyxSoCFull fpga widget_2 bundleOut_0_d_ready", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga widget_2 cated_1_bits_opcode", false,-1, 2,0);
        tracep->declBit(c+7911,"ysyxSoCFull fpga widget_2 repeat_hasData_1", false,-1);
        tracep->declBus(c+4582,"ysyxSoCFull fpga widget_2 cated_1_bits_size", false,-1, 2,0);
        tracep->declBit(c+9631,"ysyxSoCFull fpga widget_2 repeat_limit_1", false,-1);
        tracep->declBit(c+9632,"ysyxSoCFull fpga widget_2 repeat_count_1", false,-1);
        tracep->declBit(c+9633,"ysyxSoCFull fpga widget_2 repeat_last_1", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull fpga widget_2 cated_1_valid", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_2 monitor clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_2 monitor reset", false,-1);
        tracep->declBit(c+4444,"ysyxSoCFull fpga widget_2 monitor io_in_a_ready", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull fpga widget_2 monitor io_in_a_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_param", false,-1, 2,0);
        tracep->declBus(c+18832,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_size", false,-1, 2,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_source", false,-1, 6,0);
        tracep->declBus(c+18833,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_address", false,-1, 12,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga widget_2 monitor io_in_a_bits_corrupt", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga widget_2 monitor io_in_c_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga widget_2 monitor io_in_c_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_param", false,-1, 2,0);
        tracep->declBus(c+4445,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_size", false,-1, 2,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_source", false,-1, 6,0);
        tracep->declBus(c+4446,"ysyxSoCFull fpga widget_2 monitor io_in_c_bits_address", false,-1, 12,0);
        tracep->declBit(c+4447,"ysyxSoCFull fpga widget_2 monitor io_in_d_ready", false,-1);
        tracep->declBit(c+9622,"ysyxSoCFull fpga widget_2 monitor io_in_d_valid", false,-1);
        tracep->declBus(c+4449,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4450,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_param", false,-1, 1,0);
        tracep->declBus(c+4451,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_size", false,-1, 2,0);
        tracep->declBus(c+4452,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_source", false,-1, 6,0);
        tracep->declBit(c+4453,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_denied", false,-1);
        tracep->declBit(c+9623,"ysyxSoCFull fpga widget_2 monitor io_in_d_bits_corrupt", false,-1);
        tracep->declBit(c+17345,"ysyxSoCFull fpga widget_2 monitor io_in_e_valid", false,-1);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_out", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1_out", false,-1, 31,0);
        tracep->declBit(c+18912,"ysyxSoCFull fpga widget_2 monitor source_ok", false,-1);
        tracep->declBus(c+19256,"ysyxSoCFull fpga widget_2 monitor is_aligned_mask", false,-1, 5,0);
        tracep->declBit(c+19257,"ysyxSoCFull fpga widget_2 monitor is_aligned", false,-1);
        tracep->declBus(c+19258,"ysyxSoCFull fpga widget_2 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        tracep->declBus(c+19259,"ysyxSoCFull fpga widget_2 monitor mask_sizeOH", false,-1, 2,0);
        tracep->declBit(c+19260,"ysyxSoCFull fpga widget_2 monitor mask_size", false,-1);
        tracep->declBit(c+19131,"ysyxSoCFull fpga widget_2 monitor mask_bit", false,-1);
        tracep->declBit(c+19132,"ysyxSoCFull fpga widget_2 monitor mask_nbit", false,-1);
        tracep->declBit(c+19261,"ysyxSoCFull fpga widget_2 monitor mask_acc", false,-1);
        tracep->declBit(c+19262,"ysyxSoCFull fpga widget_2 monitor mask_acc_1", false,-1);
        tracep->declBit(c+19263,"ysyxSoCFull fpga widget_2 monitor mask_size_1", false,-1);
        tracep->declBit(c+19135,"ysyxSoCFull fpga widget_2 monitor mask_bit_1", false,-1);
        tracep->declBit(c+19136,"ysyxSoCFull fpga widget_2 monitor mask_nbit_1", false,-1);
        tracep->declBit(c+19264,"ysyxSoCFull fpga widget_2 monitor mask_eq_2", false,-1);
        tracep->declBit(c+19265,"ysyxSoCFull fpga widget_2 monitor mask_acc_2", false,-1);
        tracep->declBit(c+19266,"ysyxSoCFull fpga widget_2 monitor mask_eq_3", false,-1);
        tracep->declBit(c+19267,"ysyxSoCFull fpga widget_2 monitor mask_acc_3", false,-1);
        tracep->declBit(c+19268,"ysyxSoCFull fpga widget_2 monitor mask_eq_4", false,-1);
        tracep->declBit(c+19269,"ysyxSoCFull fpga widget_2 monitor mask_acc_4", false,-1);
        tracep->declBit(c+19270,"ysyxSoCFull fpga widget_2 monitor mask_eq_5", false,-1);
        tracep->declBit(c+19271,"ysyxSoCFull fpga widget_2 monitor mask_acc_5", false,-1);
        tracep->declBit(c+19858,"ysyxSoCFull fpga widget_2 monitor mask_size_2", false,-1);
        tracep->declBit(c+19145,"ysyxSoCFull fpga widget_2 monitor mask_bit_2", false,-1);
        tracep->declBit(c+19146,"ysyxSoCFull fpga widget_2 monitor mask_nbit_2", false,-1);
        tracep->declBit(c+19272,"ysyxSoCFull fpga widget_2 monitor mask_eq_6", false,-1);
        tracep->declBit(c+19273,"ysyxSoCFull fpga widget_2 monitor mask_lo_lo_lo", false,-1);
        tracep->declBit(c+19274,"ysyxSoCFull fpga widget_2 monitor mask_eq_7", false,-1);
        tracep->declBit(c+19275,"ysyxSoCFull fpga widget_2 monitor mask_lo_lo_hi", false,-1);
        tracep->declBit(c+19276,"ysyxSoCFull fpga widget_2 monitor mask_eq_8", false,-1);
        tracep->declBit(c+19277,"ysyxSoCFull fpga widget_2 monitor mask_lo_hi_lo", false,-1);
        tracep->declBit(c+19278,"ysyxSoCFull fpga widget_2 monitor mask_eq_9", false,-1);
        tracep->declBit(c+19279,"ysyxSoCFull fpga widget_2 monitor mask_lo_hi_hi", false,-1);
        tracep->declBit(c+19280,"ysyxSoCFull fpga widget_2 monitor mask_eq_10", false,-1);
        tracep->declBit(c+19281,"ysyxSoCFull fpga widget_2 monitor mask_hi_lo_lo", false,-1);
        tracep->declBit(c+19282,"ysyxSoCFull fpga widget_2 monitor mask_eq_11", false,-1);
        tracep->declBit(c+19283,"ysyxSoCFull fpga widget_2 monitor mask_hi_lo_hi", false,-1);
        tracep->declBit(c+19284,"ysyxSoCFull fpga widget_2 monitor mask_eq_12", false,-1);
        tracep->declBit(c+19285,"ysyxSoCFull fpga widget_2 monitor mask_hi_hi_lo", false,-1);
        tracep->declBit(c+19286,"ysyxSoCFull fpga widget_2 monitor mask_eq_13", false,-1);
        tracep->declBit(c+19287,"ysyxSoCFull fpga widget_2 monitor mask_hi_hi_hi", false,-1);
        tracep->declBus(c+19288,"ysyxSoCFull fpga widget_2 monitor mask", false,-1, 7,0);
        tracep->declBit(c+9634,"ysyxSoCFull fpga widget_2 monitor source_ok_1", false,-1);
        tracep->declBit(c+4655,"ysyxSoCFull fpga widget_2 monitor source_ok_2", false,-1);
        tracep->declBus(c+9635,"ysyxSoCFull fpga widget_2 monitor is_aligned_mask_2", false,-1, 5,0);
        tracep->declBit(c+9636,"ysyxSoCFull fpga widget_2 monitor is_aligned_2", false,-1);
        tracep->declBus(c+19289,"ysyxSoCFull fpga widget_2 monitor a_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+18953,"ysyxSoCFull fpga widget_2 monitor a_first_beats1_opdata", false,-1);
        tracep->declBus(c+9637,"ysyxSoCFull fpga widget_2 monitor a_first_counter", false,-1, 2,0);
        tracep->declBus(c+9638,"ysyxSoCFull fpga widget_2 monitor a_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9639,"ysyxSoCFull fpga widget_2 monitor a_first", false,-1);
        tracep->declBus(c+9640,"ysyxSoCFull fpga widget_2 monitor opcode", false,-1, 2,0);
        tracep->declBus(c+9641,"ysyxSoCFull fpga widget_2 monitor param", false,-1, 2,0);
        tracep->declBus(c+9642,"ysyxSoCFull fpga widget_2 monitor size", false,-1, 2,0);
        tracep->declBus(c+9643,"ysyxSoCFull fpga widget_2 monitor source", false,-1, 6,0);
        tracep->declBus(c+9644,"ysyxSoCFull fpga widget_2 monitor address", false,-1, 12,0);
        tracep->declBus(c+9645,"ysyxSoCFull fpga widget_2 monitor d_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4642,"ysyxSoCFull fpga widget_2 monitor d_first_beats1_opdata", false,-1);
        tracep->declBus(c+9646,"ysyxSoCFull fpga widget_2 monitor d_first_counter", false,-1, 2,0);
        tracep->declBus(c+9647,"ysyxSoCFull fpga widget_2 monitor d_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9648,"ysyxSoCFull fpga widget_2 monitor d_first", false,-1);
        tracep->declBus(c+9649,"ysyxSoCFull fpga widget_2 monitor opcode_1", false,-1, 2,0);
        tracep->declBus(c+9650,"ysyxSoCFull fpga widget_2 monitor param_1", false,-1, 1,0);
        tracep->declBus(c+9651,"ysyxSoCFull fpga widget_2 monitor size_1", false,-1, 2,0);
        tracep->declBus(c+9652,"ysyxSoCFull fpga widget_2 monitor source_1", false,-1, 6,0);
        tracep->declBit(c+9653,"ysyxSoCFull fpga widget_2 monitor denied", false,-1);
        tracep->declBus(c+9654,"ysyxSoCFull fpga widget_2 monitor c_first_beats1_decode", false,-1, 2,0);
        tracep->declBit(c+4679,"ysyxSoCFull fpga widget_2 monitor c_first_beats1_opdata", false,-1);
        tracep->declBus(c+9655,"ysyxSoCFull fpga widget_2 monitor c_first_counter", false,-1, 2,0);
        tracep->declBus(c+9656,"ysyxSoCFull fpga widget_2 monitor c_first_counter1", false,-1, 2,0);
        tracep->declBit(c+9657,"ysyxSoCFull fpga widget_2 monitor c_first", false,-1);
        tracep->declBus(c+9658,"ysyxSoCFull fpga widget_2 monitor opcode_3", false,-1, 2,0);
        tracep->declBus(c+9659,"ysyxSoCFull fpga widget_2 monitor param_3", false,-1, 2,0);
        tracep->declBus(c+9660,"ysyxSoCFull fpga widget_2 monitor size_3", false,-1, 2,0);
        tracep->declBus(c+9661,"ysyxSoCFull fpga widget_2 monitor source_3", false,-1, 6,0);
        tracep->declBus(c+9662,"ysyxSoCFull fpga widget_2 monitor address_2", false,-1, 12,0);
        tracep->declArray(c+9663,"ysyxSoCFull fpga widget_2 monitor inflight", false,-1, 127,0);
        tracep->declArray(c+9667,"ysyxSoCFull fpga widget_2 monitor inflight_opcodes", false,-1, 511,0);
        tracep->declArray(c+9683,"ysyxSoCFull fpga widget_2 monitor inflight_sizes", false,-1, 511,0);
        tracep->declBus(c+9699,"ysyxSoCFull fpga widget_2 monitor a_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9700,"ysyxSoCFull fpga widget_2 monitor a_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9701,"ysyxSoCFull fpga widget_2 monitor a_first_1", false,-1);
        tracep->declBus(c+9702,"ysyxSoCFull fpga widget_2 monitor d_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9703,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9704,"ysyxSoCFull fpga widget_2 monitor d_first_1", false,-1);
        tracep->declArray(c+19290,"ysyxSoCFull fpga widget_2 monitor a_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+16899,"ysyxSoCFull fpga widget_2 monitor a_opcodes_set_interm", false,-1, 3,0);
        tracep->declBus(c+16900,"ysyxSoCFull fpga widget_2 monitor a_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+16901,"ysyxSoCFull fpga widget_2 monitor a_set", false,-1, 127,0);
        tracep->declArray(c+9705,"ysyxSoCFull fpga widget_2 monitor d_clr_wo_ready", false,-1, 127,0);
        tracep->declArray(c+9709,"ysyxSoCFull fpga widget_2 monitor d_clr", false,-1, 127,0);
        tracep->declBit(c+16905,"ysyxSoCFull fpga widget_2 monitor same_cycle_resp", false,-1);
        tracep->declBus(c+9713,"ysyxSoCFull fpga widget_2 monitor a_opcode_lookup", false,-1, 3,0);
        tracep->declBus(c+9714,"ysyxSoCFull fpga widget_2 monitor a_size_lookup", false,-1, 3,0);
        tracep->declArray(c+16906,"ysyxSoCFull fpga widget_2 monitor a_opcodes_set", false,-1, 511,0);
        tracep->declArray(c+9715,"ysyxSoCFull fpga widget_2 monitor d_opcodes_clr", false,-1, 511,0);
        tracep->declArray(c+16922,"ysyxSoCFull fpga widget_2 monitor a_sizes_set", false,-1, 511,0);
        tracep->declBus(c+9731,"ysyxSoCFull fpga widget_2 monitor watchdog", false,-1, 31,0);
        tracep->declArray(c+9732,"ysyxSoCFull fpga widget_2 monitor inflight_1", false,-1, 127,0);
        tracep->declArray(c+9736,"ysyxSoCFull fpga widget_2 monitor inflight_sizes_1", false,-1, 511,0);
        tracep->declBus(c+9752,"ysyxSoCFull fpga widget_2 monitor c_first_counter_1", false,-1, 2,0);
        tracep->declBus(c+9753,"ysyxSoCFull fpga widget_2 monitor c_first_counter1_1", false,-1, 2,0);
        tracep->declBit(c+9754,"ysyxSoCFull fpga widget_2 monitor c_first_1", false,-1);
        tracep->declBus(c+9755,"ysyxSoCFull fpga widget_2 monitor d_first_counter_2", false,-1, 2,0);
        tracep->declBus(c+9756,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_2", false,-1, 2,0);
        tracep->declBit(c+9757,"ysyxSoCFull fpga widget_2 monitor d_first_2", false,-1);
        tracep->declArray(c+15796,"ysyxSoCFull fpga widget_2 monitor c_set_wo_ready", false,-1, 127,0);
        tracep->declBus(c+15800,"ysyxSoCFull fpga widget_2 monitor c_sizes_set_interm", false,-1, 3,0);
        tracep->declArray(c+15801,"ysyxSoCFull fpga widget_2 monitor c_set", false,-1, 127,0);
        tracep->declArray(c+9758,"ysyxSoCFull fpga widget_2 monitor d_clr_wo_ready_1", false,-1, 127,0);
        tracep->declArray(c+9762,"ysyxSoCFull fpga widget_2 monitor d_clr_1", false,-1, 127,0);
        tracep->declBit(c+15805,"ysyxSoCFull fpga widget_2 monitor same_cycle_resp_1", false,-1);
        tracep->declBus(c+9766,"ysyxSoCFull fpga widget_2 monitor c_size_lookup", false,-1, 3,0);
        tracep->declArray(c+9767,"ysyxSoCFull fpga widget_2 monitor d_opcodes_clr_1", false,-1, 511,0);
        tracep->declArray(c+15806,"ysyxSoCFull fpga widget_2 monitor c_sizes_set", false,-1, 511,0);
        tracep->declBus(c+9783,"ysyxSoCFull fpga widget_2 monitor watchdog_1", false,-1, 31,0);
        tracep->declBit(c+9784,"ysyxSoCFull fpga widget_2 monitor inflight_2", false,-1);
        tracep->declBus(c+9785,"ysyxSoCFull fpga widget_2 monitor d_first_counter_3", false,-1, 2,0);
        tracep->declBus(c+9786,"ysyxSoCFull fpga widget_2 monitor d_first_counter1_3", false,-1, 2,0);
        tracep->declBit(c+9787,"ysyxSoCFull fpga widget_2 monitor d_first_3", false,-1);
        tracep->declBit(c+9788,"ysyxSoCFull fpga widget_2 monitor d_set", false,-1);
        tracep->declBit(c+17365,"ysyxSoCFull fpga widget_2 monitor e_clr", false,-1);
        tracep->declArray(c+19863,"ysyxSoCFull fpga widget_2 monitor plusarg_reader FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga widget_2 monitor plusarg_reader WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga widget_2 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader out", false,-1, 31,0);
        tracep->declBus(c+38,"ysyxSoCFull fpga widget_2 monitor plusarg_reader myplus", false,-1, 31,0);
        tracep->declArray(c+19863,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        tracep->declBus(c+19868,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+19869,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 out", false,-1, 31,0);
        tracep->declBus(c+39,"ysyxSoCFull fpga widget_2 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_2 repeated_repeater clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_2 repeated_repeater reset", false,-1);
        tracep->declBit(c+19249,"ysyxSoCFull fpga widget_2 repeated_repeater io_repeat", false,-1);
        tracep->declBit(c+4444,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_ready", false,-1);
        tracep->declBit(c+18831,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_valid", false,-1);
        tracep->declBus(c+18823,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+18824,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18832,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18826,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18833,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_address", false,-1, 12,0);
        tracep->declBus(c+18828,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4425,"ysyxSoCFull fpga widget_2 repeated_repeater io_enq_bits_corrupt", false,-1);
        tracep->declBit(c+4577,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_ready", false,-1);
        tracep->declBit(c+18896,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_valid", false,-1);
        tracep->declBus(c+18897,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+16437,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+18898,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+18899,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+18900,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_address", false,-1, 12,0);
        tracep->declBus(c+19250,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_mask", false,-1, 7,0);
        tracep->declBit(c+4578,"ysyxSoCFull fpga widget_2 repeated_repeater io_deq_bits_corrupt", false,-1);
        tracep->declBit(c+9789,"ysyxSoCFull fpga widget_2 repeated_repeater full", false,-1);
        tracep->declBus(c+9790,"ysyxSoCFull fpga widget_2 repeated_repeater saved_opcode", false,-1, 2,0);
        tracep->declBus(c+9791,"ysyxSoCFull fpga widget_2 repeated_repeater saved_param", false,-1, 2,0);
        tracep->declBus(c+9792,"ysyxSoCFull fpga widget_2 repeated_repeater saved_size", false,-1, 2,0);
        tracep->declBus(c+9793,"ysyxSoCFull fpga widget_2 repeated_repeater saved_source", false,-1, 6,0);
        tracep->declBus(c+9794,"ysyxSoCFull fpga widget_2 repeated_repeater saved_address", false,-1, 12,0);
        tracep->declBus(c+9795,"ysyxSoCFull fpga widget_2 repeated_repeater saved_mask", false,-1, 7,0);
        tracep->declBit(c+9796,"ysyxSoCFull fpga widget_2 repeated_repeater saved_corrupt", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull fpga widget_2 repeated_repeater_1 clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull fpga widget_2 repeated_repeater_1 reset", false,-1);
        tracep->declBit(c+9624,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_repeat", false,-1);
        tracep->declBit(c+4426,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_ready", false,-1);
        tracep->declBit(c+17343,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_valid", false,-1);
        tracep->declBus(c+4427,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4428,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4445,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4430,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_source", false,-1, 6,0);
        tracep->declBus(c+4446,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_enq_bits_address", false,-1, 12,0);
        tracep->declBit(c+4579,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_ready", false,-1);
        tracep->declBit(c+17347,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_valid", false,-1);
        tracep->declBus(c+4580,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_opcode", false,-1, 2,0);
        tracep->declBus(c+4581,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_param", false,-1, 2,0);
        tracep->declBus(c+4582,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_size", false,-1, 2,0);
        tracep->declBus(c+4583,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_source", false,-1, 6,0);
        tracep->declBus(c+4584,"ysyxSoCFull fpga widget_2 repeated_repeater_1 io_deq_bits_address", false,-1, 12,0);
        tracep->declBit(c+9797,"ysyxSoCFull fpga widget_2 repeated_repeater_1 full", false,-1);
        tracep->declBus(c+9798,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_opcode", false,-1, 2,0);
        tracep->declBus(c+9799,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_param", false,-1, 2,0);
        tracep->declBus(c+9800,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_size", false,-1, 2,0);
        tracep->declBus(c+9801,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_source", false,-1, 6,0);
        tracep->declBus(c+9802,"ysyxSoCFull fpga widget_2 repeated_repeater_1 saved_address", false,-1, 12,0);
        tracep->declBit(c+19822,"ysyxSoCFull mem clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem io_axi4_0_awready", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull mem io_axi4_0_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem io_axi4_0_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem io_axi4_0_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem io_axi4_0_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem io_axi4_0_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem io_axi4_0_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem io_axi4_0_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull mem io_axi4_0_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull mem io_axi4_0_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull mem io_axi4_0_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull mem io_axi4_0_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem io_axi4_0_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem io_axi4_0_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem io_axi4_0_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem io_axi4_0_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem io_axi4_0_arready", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull mem io_axi4_0_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem io_axi4_0_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem io_axi4_0_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem io_axi4_0_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem io_axi4_0_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem io_axi4_0_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem io_axi4_0_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem io_axi4_0_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem io_axi4_0_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem io_axi4_0_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem io_axi4_0_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem io_axi4_0_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem srams_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem srams_reset", false,-1);
        tracep->declBit(c+9803,"ysyxSoCFull mem srams_auto_in_awready", false,-1);
        tracep->declBit(c+9804,"ysyxSoCFull mem srams_auto_in_awvalid", false,-1);
        tracep->declBus(c+9805,"ysyxSoCFull mem srams_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+9806,"ysyxSoCFull mem srams_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+9807,"ysyxSoCFull mem srams_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+9808,"ysyxSoCFull mem srams_auto_in_wready", false,-1);
        tracep->declBit(c+9809,"ysyxSoCFull mem srams_auto_in_wvalid", false,-1);
        tracep->declQuad(c+9810,"ysyxSoCFull mem srams_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+9812,"ysyxSoCFull mem srams_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+9813,"ysyxSoCFull mem srams_auto_in_bready", false,-1);
        tracep->declBit(c+9814,"ysyxSoCFull mem srams_auto_in_bvalid", false,-1);
        tracep->declBus(c+9815,"ysyxSoCFull mem srams_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+9816,"ysyxSoCFull mem srams_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+9817,"ysyxSoCFull mem srams_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+9818,"ysyxSoCFull mem srams_auto_in_arready", false,-1);
        tracep->declBit(c+9819,"ysyxSoCFull mem srams_auto_in_arvalid", false,-1);
        tracep->declBus(c+9820,"ysyxSoCFull mem srams_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+9821,"ysyxSoCFull mem srams_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+9822,"ysyxSoCFull mem srams_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+9823,"ysyxSoCFull mem srams_auto_in_rready", false,-1);
        tracep->declBit(c+9824,"ysyxSoCFull mem srams_auto_in_rvalid", false,-1);
        tracep->declBus(c+9825,"ysyxSoCFull mem srams_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+9826,"ysyxSoCFull mem srams_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+9828,"ysyxSoCFull mem srams_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+9829,"ysyxSoCFull mem srams_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4xbar_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4xbar_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar_auto_in_awready", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull mem axi4xbar_auto_in_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem axi4xbar_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem axi4xbar_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem axi4xbar_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem axi4xbar_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar_auto_in_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull mem axi4xbar_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull mem axi4xbar_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull mem axi4xbar_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull mem axi4xbar_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar_auto_in_arready", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull mem axi4xbar_auto_in_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem axi4xbar_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem axi4xbar_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem axi4xbar_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem axi4xbar_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar_auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar_auto_out_awready", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull mem axi4xbar_auto_out_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem axi4xbar_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem axi4xbar_auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem axi4xbar_auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem axi4xbar_auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar_auto_out_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull mem axi4xbar_auto_out_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull mem axi4xbar_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull mem axi4xbar_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull mem axi4xbar_auto_out_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar_auto_out_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar_auto_out_arready", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull mem axi4xbar_auto_out_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem axi4xbar_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem axi4xbar_auto_out_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem axi4xbar_auto_out_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem axi4xbar_auto_out_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar_auto_out_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4buf_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4buf_reset", false,-1);
        tracep->declBit(c+9830,"ysyxSoCFull mem axi4buf_auto_in_awready", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull mem axi4buf_auto_in_awvalid", false,-1);
        tracep->declBus(c+16938,"ysyxSoCFull mem axi4buf_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+19295,"ysyxSoCFull mem axi4buf_auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+19296,"ysyxSoCFull mem axi4buf_auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+9831,"ysyxSoCFull mem axi4buf_auto_in_wready", false,-1);
        tracep->declBit(c+19297,"ysyxSoCFull mem axi4buf_auto_in_wvalid", false,-1);
        tracep->declQuad(c+16939,"ysyxSoCFull mem axi4buf_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+16941,"ysyxSoCFull mem axi4buf_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+9832,"ysyxSoCFull mem axi4buf_auto_in_bready", false,-1);
        tracep->declBit(c+9833,"ysyxSoCFull mem axi4buf_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4buf_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+9834,"ysyxSoCFull mem axi4buf_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+9835,"ysyxSoCFull mem axi4buf_auto_in_becho_real_last", false,-1);
        tracep->declBit(c+9836,"ysyxSoCFull mem axi4buf_auto_in_arready", false,-1);
        tracep->declBit(c+19298,"ysyxSoCFull mem axi4buf_auto_in_arvalid", false,-1);
        tracep->declBus(c+16942,"ysyxSoCFull mem axi4buf_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+19299,"ysyxSoCFull mem axi4buf_auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+19300,"ysyxSoCFull mem axi4buf_auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4buf_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4buf_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4buf_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4buf_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4buf_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+9837,"ysyxSoCFull mem axi4buf_auto_in_recho_real_last", false,-1);
        tracep->declBit(c+9838,"ysyxSoCFull mem axi4buf_auto_in_rlast", false,-1);
        tracep->declBit(c+9803,"ysyxSoCFull mem axi4buf_auto_out_awready", false,-1);
        tracep->declBit(c+9804,"ysyxSoCFull mem axi4buf_auto_out_awvalid", false,-1);
        tracep->declBus(c+9805,"ysyxSoCFull mem axi4buf_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+9806,"ysyxSoCFull mem axi4buf_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+9807,"ysyxSoCFull mem axi4buf_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+9808,"ysyxSoCFull mem axi4buf_auto_out_wready", false,-1);
        tracep->declBit(c+9809,"ysyxSoCFull mem axi4buf_auto_out_wvalid", false,-1);
        tracep->declQuad(c+9810,"ysyxSoCFull mem axi4buf_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+9812,"ysyxSoCFull mem axi4buf_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+9813,"ysyxSoCFull mem axi4buf_auto_out_bready", false,-1);
        tracep->declBit(c+9814,"ysyxSoCFull mem axi4buf_auto_out_bvalid", false,-1);
        tracep->declBus(c+9815,"ysyxSoCFull mem axi4buf_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+9816,"ysyxSoCFull mem axi4buf_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+9817,"ysyxSoCFull mem axi4buf_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+9818,"ysyxSoCFull mem axi4buf_auto_out_arready", false,-1);
        tracep->declBit(c+9819,"ysyxSoCFull mem axi4buf_auto_out_arvalid", false,-1);
        tracep->declBus(c+9820,"ysyxSoCFull mem axi4buf_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+9821,"ysyxSoCFull mem axi4buf_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+9822,"ysyxSoCFull mem axi4buf_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+9823,"ysyxSoCFull mem axi4buf_auto_out_rready", false,-1);
        tracep->declBit(c+9824,"ysyxSoCFull mem axi4buf_auto_out_rvalid", false,-1);
        tracep->declBus(c+9825,"ysyxSoCFull mem axi4buf_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+9826,"ysyxSoCFull mem axi4buf_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+9828,"ysyxSoCFull mem axi4buf_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+9829,"ysyxSoCFull mem axi4buf_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4frag_clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4frag_reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4frag_auto_in_awready", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull mem axi4frag_auto_in_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem axi4frag_auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem axi4frag_auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem axi4frag_auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem axi4frag_auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag_auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4frag_auto_in_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull mem axi4frag_auto_in_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull mem axi4frag_auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull mem axi4frag_auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull mem axi4frag_auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4frag_auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4frag_auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag_auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4frag_auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4frag_auto_in_arready", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull mem axi4frag_auto_in_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem axi4frag_auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem axi4frag_auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem axi4frag_auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem axi4frag_auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4frag_auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag_auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag_auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag_auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag_auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag_auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4frag_auto_in_rlast", false,-1);
        tracep->declBit(c+9830,"ysyxSoCFull mem axi4frag_auto_out_awready", false,-1);
        tracep->declBit(c+19294,"ysyxSoCFull mem axi4frag_auto_out_awvalid", false,-1);
        tracep->declBus(c+16938,"ysyxSoCFull mem axi4frag_auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+19295,"ysyxSoCFull mem axi4frag_auto_out_awaddr", false,-1, 31,0);
        tracep->declBit(c+19296,"ysyxSoCFull mem axi4frag_auto_out_awecho_real_last", false,-1);
        tracep->declBit(c+9831,"ysyxSoCFull mem axi4frag_auto_out_wready", false,-1);
        tracep->declBit(c+19297,"ysyxSoCFull mem axi4frag_auto_out_wvalid", false,-1);
        tracep->declQuad(c+16939,"ysyxSoCFull mem axi4frag_auto_out_wdata", false,-1, 63,0);
        tracep->declBus(c+16941,"ysyxSoCFull mem axi4frag_auto_out_wstrb", false,-1, 7,0);
        tracep->declBit(c+9832,"ysyxSoCFull mem axi4frag_auto_out_bready", false,-1);
        tracep->declBit(c+9833,"ysyxSoCFull mem axi4frag_auto_out_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4frag_auto_out_bid", false,-1, 3,0);
        tracep->declBus(c+9834,"ysyxSoCFull mem axi4frag_auto_out_bresp", false,-1, 1,0);
        tracep->declBit(c+9835,"ysyxSoCFull mem axi4frag_auto_out_becho_real_last", false,-1);
        tracep->declBit(c+9836,"ysyxSoCFull mem axi4frag_auto_out_arready", false,-1);
        tracep->declBit(c+19298,"ysyxSoCFull mem axi4frag_auto_out_arvalid", false,-1);
        tracep->declBus(c+16942,"ysyxSoCFull mem axi4frag_auto_out_arid", false,-1, 3,0);
        tracep->declBus(c+19299,"ysyxSoCFull mem axi4frag_auto_out_araddr", false,-1, 31,0);
        tracep->declBit(c+19300,"ysyxSoCFull mem axi4frag_auto_out_arecho_real_last", false,-1);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4frag_auto_out_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4frag_auto_out_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4frag_auto_out_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4frag_auto_out_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4frag_auto_out_rresp", false,-1, 1,0);
        tracep->declBit(c+9837,"ysyxSoCFull mem axi4frag_auto_out_recho_real_last", false,-1);
        tracep->declBit(c+9838,"ysyxSoCFull mem axi4frag_auto_out_rlast", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem srams clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem srams reset", false,-1);
        tracep->declBit(c+9803,"ysyxSoCFull mem srams auto_in_awready", false,-1);
        tracep->declBit(c+9804,"ysyxSoCFull mem srams auto_in_awvalid", false,-1);
        tracep->declBus(c+9805,"ysyxSoCFull mem srams auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+9806,"ysyxSoCFull mem srams auto_in_awaddr", false,-1, 31,0);
        tracep->declBit(c+9807,"ysyxSoCFull mem srams auto_in_awecho_real_last", false,-1);
        tracep->declBit(c+9808,"ysyxSoCFull mem srams auto_in_wready", false,-1);
        tracep->declBit(c+9809,"ysyxSoCFull mem srams auto_in_wvalid", false,-1);
        tracep->declQuad(c+9810,"ysyxSoCFull mem srams auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+9812,"ysyxSoCFull mem srams auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+9813,"ysyxSoCFull mem srams auto_in_bready", false,-1);
        tracep->declBit(c+9814,"ysyxSoCFull mem srams auto_in_bvalid", false,-1);
        tracep->declBus(c+9815,"ysyxSoCFull mem srams auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+9816,"ysyxSoCFull mem srams auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+9817,"ysyxSoCFull mem srams auto_in_becho_real_last", false,-1);
        tracep->declBit(c+9818,"ysyxSoCFull mem srams auto_in_arready", false,-1);
        tracep->declBit(c+9819,"ysyxSoCFull mem srams auto_in_arvalid", false,-1);
        tracep->declBus(c+9820,"ysyxSoCFull mem srams auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+9821,"ysyxSoCFull mem srams auto_in_araddr", false,-1, 31,0);
        tracep->declBit(c+9822,"ysyxSoCFull mem srams auto_in_arecho_real_last", false,-1);
        tracep->declBit(c+9823,"ysyxSoCFull mem srams auto_in_rready", false,-1);
        tracep->declBit(c+9824,"ysyxSoCFull mem srams auto_in_rvalid", false,-1);
        tracep->declBus(c+9825,"ysyxSoCFull mem srams auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+9826,"ysyxSoCFull mem srams auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+9828,"ysyxSoCFull mem srams auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+9829,"ysyxSoCFull mem srams auto_in_recho_real_last", false,-1);
        tracep->declBus(c+9839,"ysyxSoCFull mem srams mem_R0_addr", false,-1, 27,0);
        tracep->declBit(c+9840,"ysyxSoCFull mem srams mem_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem srams mem_R0_clk", false,-1);
        tracep->declBus(c+9841,"ysyxSoCFull mem srams mem_R0_data_0", false,-1, 7,0);
        tracep->declBus(c+9842,"ysyxSoCFull mem srams mem_R0_data_1", false,-1, 7,0);
        tracep->declBus(c+9843,"ysyxSoCFull mem srams mem_R0_data_2", false,-1, 7,0);
        tracep->declBus(c+9844,"ysyxSoCFull mem srams mem_R0_data_3", false,-1, 7,0);
        tracep->declBus(c+9845,"ysyxSoCFull mem srams mem_R0_data_4", false,-1, 7,0);
        tracep->declBus(c+9846,"ysyxSoCFull mem srams mem_R0_data_5", false,-1, 7,0);
        tracep->declBus(c+9847,"ysyxSoCFull mem srams mem_R0_data_6", false,-1, 7,0);
        tracep->declBus(c+9848,"ysyxSoCFull mem srams mem_R0_data_7", false,-1, 7,0);
        tracep->declBus(c+9849,"ysyxSoCFull mem srams mem_W0_addr", false,-1, 27,0);
        tracep->declBit(c+9850,"ysyxSoCFull mem srams mem_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem srams mem_W0_clk", false,-1);
        tracep->declBus(c+9851,"ysyxSoCFull mem srams mem_W0_data_0", false,-1, 7,0);
        tracep->declBus(c+9852,"ysyxSoCFull mem srams mem_W0_data_1", false,-1, 7,0);
        tracep->declBus(c+9853,"ysyxSoCFull mem srams mem_W0_data_2", false,-1, 7,0);
        tracep->declBus(c+9854,"ysyxSoCFull mem srams mem_W0_data_3", false,-1, 7,0);
        tracep->declBus(c+9855,"ysyxSoCFull mem srams mem_W0_data_4", false,-1, 7,0);
        tracep->declBus(c+9856,"ysyxSoCFull mem srams mem_W0_data_5", false,-1, 7,0);
        tracep->declBus(c+9857,"ysyxSoCFull mem srams mem_W0_data_6", false,-1, 7,0);
        tracep->declBus(c+9858,"ysyxSoCFull mem srams mem_W0_data_7", false,-1, 7,0);
        tracep->declBit(c+9859,"ysyxSoCFull mem srams mem_W0_mask_0", false,-1);
        tracep->declBit(c+9860,"ysyxSoCFull mem srams mem_W0_mask_1", false,-1);
        tracep->declBit(c+9861,"ysyxSoCFull mem srams mem_W0_mask_2", false,-1);
        tracep->declBit(c+9862,"ysyxSoCFull mem srams mem_W0_mask_3", false,-1);
        tracep->declBit(c+9863,"ysyxSoCFull mem srams mem_W0_mask_4", false,-1);
        tracep->declBit(c+9864,"ysyxSoCFull mem srams mem_W0_mask_5", false,-1);
        tracep->declBit(c+9865,"ysyxSoCFull mem srams mem_W0_mask_6", false,-1);
        tracep->declBit(c+9866,"ysyxSoCFull mem srams mem_W0_mask_7", false,-1);
        tracep->declBit(c+9867,"ysyxSoCFull mem srams r_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+9868,"ysyxSoCFull mem srams r_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9869,"ysyxSoCFull mem srams r_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9870,"ysyxSoCFull mem srams r_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9871,"ysyxSoCFull mem srams r_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9872,"ysyxSoCFull mem srams r_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9873,"ysyxSoCFull mem srams r_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9874,"ysyxSoCFull mem srams r_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9875,"ysyxSoCFull mem srams r_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9876,"ysyxSoCFull mem srams r_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9877,"ysyxSoCFull mem srams r_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9878,"ysyxSoCFull mem srams r_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9879,"ysyxSoCFull mem srams r_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9880,"ysyxSoCFull mem srams r_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+9881,"ysyxSoCFull mem srams r_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+9882,"ysyxSoCFull mem srams r_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9883,"ysyxSoCFull mem srams r_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9884,"ysyxSoCFull mem srams r_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9885,"ysyxSoCFull mem srams r_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9886,"ysyxSoCFull mem srams r_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9887,"ysyxSoCFull mem srams r_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9888,"ysyxSoCFull mem srams r_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9889,"ysyxSoCFull mem srams r_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9890,"ysyxSoCFull mem srams r_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9891,"ysyxSoCFull mem srams r_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9892,"ysyxSoCFull mem srams r_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9893,"ysyxSoCFull mem srams r_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9894,"ysyxSoCFull mem srams r_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+9895,"ysyxSoCFull mem srams r_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+9896,"ysyxSoCFull mem srams r_addr_lo", false,-1, 13,0);
        tracep->declBus(c+9897,"ysyxSoCFull mem srams r_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+9898,"ysyxSoCFull mem srams r_addr_hi", false,-1, 13,0);
        tracep->declBit(c+9899,"ysyxSoCFull mem srams w_addr_lo_lo_lo_lo", false,-1);
        tracep->declBit(c+9900,"ysyxSoCFull mem srams w_addr_lo_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9901,"ysyxSoCFull mem srams w_addr_lo_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9902,"ysyxSoCFull mem srams w_addr_lo_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9903,"ysyxSoCFull mem srams w_addr_lo_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9904,"ysyxSoCFull mem srams w_addr_lo_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9905,"ysyxSoCFull mem srams w_addr_lo_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9906,"ysyxSoCFull mem srams w_addr_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9907,"ysyxSoCFull mem srams w_addr_lo_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9908,"ysyxSoCFull mem srams w_addr_lo_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9909,"ysyxSoCFull mem srams w_addr_lo_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9910,"ysyxSoCFull mem srams w_addr_lo_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9911,"ysyxSoCFull mem srams w_addr_lo_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9912,"ysyxSoCFull mem srams w_addr_lo_hi_hi_hi_hi", false,-1);
        tracep->declBit(c+9913,"ysyxSoCFull mem srams w_addr_hi_lo_lo_lo", false,-1);
        tracep->declBit(c+9914,"ysyxSoCFull mem srams w_addr_hi_lo_lo_hi_lo", false,-1);
        tracep->declBit(c+9915,"ysyxSoCFull mem srams w_addr_hi_lo_lo_hi_hi", false,-1);
        tracep->declBit(c+9916,"ysyxSoCFull mem srams w_addr_hi_lo_hi_lo_lo", false,-1);
        tracep->declBit(c+9917,"ysyxSoCFull mem srams w_addr_hi_lo_hi_lo_hi", false,-1);
        tracep->declBit(c+9918,"ysyxSoCFull mem srams w_addr_hi_lo_hi_hi_lo", false,-1);
        tracep->declBit(c+9919,"ysyxSoCFull mem srams w_addr_hi_lo_hi_hi_hi", false,-1);
        tracep->declBit(c+9920,"ysyxSoCFull mem srams w_addr_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9921,"ysyxSoCFull mem srams w_addr_hi_hi_lo_hi_lo", false,-1);
        tracep->declBit(c+9922,"ysyxSoCFull mem srams w_addr_hi_hi_lo_hi_hi", false,-1);
        tracep->declBit(c+9923,"ysyxSoCFull mem srams w_addr_hi_hi_hi_lo_lo", false,-1);
        tracep->declBit(c+9924,"ysyxSoCFull mem srams w_addr_hi_hi_hi_lo_hi", false,-1);
        tracep->declBit(c+9925,"ysyxSoCFull mem srams w_addr_hi_hi_hi_hi_lo", false,-1);
        tracep->declBit(c+9926,"ysyxSoCFull mem srams w_addr_hi_hi_hi_hi_hi", false,-1);
        tracep->declBus(c+9927,"ysyxSoCFull mem srams w_addr_lo_lo", false,-1, 6,0);
        tracep->declBus(c+9928,"ysyxSoCFull mem srams w_addr_lo", false,-1, 13,0);
        tracep->declBus(c+9929,"ysyxSoCFull mem srams w_addr_hi_lo", false,-1, 6,0);
        tracep->declBus(c+9930,"ysyxSoCFull mem srams w_addr_hi", false,-1, 13,0);
        tracep->declBit(c+9931,"ysyxSoCFull mem srams r_sel0", false,-1);
        tracep->declBit(c+9932,"ysyxSoCFull mem srams w_sel0", false,-1);
        tracep->declBit(c+9814,"ysyxSoCFull mem srams w_full", false,-1);
        tracep->declBus(c+9815,"ysyxSoCFull mem srams w_id", false,-1, 3,0);
        tracep->declBit(c+9817,"ysyxSoCFull mem srams w_echo_real_last", false,-1);
        tracep->declBit(c+9933,"ysyxSoCFull mem srams r_sel1", false,-1);
        tracep->declBit(c+9934,"ysyxSoCFull mem srams w_sel1", false,-1);
        tracep->declBit(c+9803,"ysyxSoCFull mem srams in_awready", false,-1);
        tracep->declBit(c+9824,"ysyxSoCFull mem srams r_full", false,-1);
        tracep->declBus(c+9825,"ysyxSoCFull mem srams r_id", false,-1, 3,0);
        tracep->declBit(c+9829,"ysyxSoCFull mem srams r_echo_real_last", false,-1);
        tracep->declBit(c+9935,"ysyxSoCFull mem srams in_arready", false,-1);
        tracep->declBit(c+9936,"ysyxSoCFull mem srams rdata_REG", false,-1);
        tracep->declBus(c+9937,"ysyxSoCFull mem srams rdata_r0", false,-1, 7,0);
        tracep->declBus(c+9938,"ysyxSoCFull mem srams rdata_r1", false,-1, 7,0);
        tracep->declBus(c+9939,"ysyxSoCFull mem srams rdata_r2", false,-1, 7,0);
        tracep->declBus(c+9940,"ysyxSoCFull mem srams rdata_r3", false,-1, 7,0);
        tracep->declBus(c+9941,"ysyxSoCFull mem srams rdata_r4", false,-1, 7,0);
        tracep->declBus(c+9942,"ysyxSoCFull mem srams rdata_r5", false,-1, 7,0);
        tracep->declBus(c+9943,"ysyxSoCFull mem srams rdata_r6", false,-1, 7,0);
        tracep->declBus(c+9944,"ysyxSoCFull mem srams rdata_r7", false,-1, 7,0);
        tracep->declBus(c+9945,"ysyxSoCFull mem srams bundleIn_0_rdata_lo", false,-1, 31,0);
        tracep->declBus(c+9946,"ysyxSoCFull mem srams bundleIn_0_rdata_hi", false,-1, 31,0);
        tracep->declBus(c+9839,"ysyxSoCFull mem srams mem R0_addr", false,-1, 27,0);
        tracep->declBit(c+9840,"ysyxSoCFull mem srams mem R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem srams mem R0_clk", false,-1);
        tracep->declBus(c+9841,"ysyxSoCFull mem srams mem R0_data_0", false,-1, 7,0);
        tracep->declBus(c+9842,"ysyxSoCFull mem srams mem R0_data_1", false,-1, 7,0);
        tracep->declBus(c+9843,"ysyxSoCFull mem srams mem R0_data_2", false,-1, 7,0);
        tracep->declBus(c+9844,"ysyxSoCFull mem srams mem R0_data_3", false,-1, 7,0);
        tracep->declBus(c+9845,"ysyxSoCFull mem srams mem R0_data_4", false,-1, 7,0);
        tracep->declBus(c+9846,"ysyxSoCFull mem srams mem R0_data_5", false,-1, 7,0);
        tracep->declBus(c+9847,"ysyxSoCFull mem srams mem R0_data_6", false,-1, 7,0);
        tracep->declBus(c+9848,"ysyxSoCFull mem srams mem R0_data_7", false,-1, 7,0);
        tracep->declBus(c+9849,"ysyxSoCFull mem srams mem W0_addr", false,-1, 27,0);
        tracep->declBit(c+9850,"ysyxSoCFull mem srams mem W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem srams mem W0_clk", false,-1);
        tracep->declBus(c+9851,"ysyxSoCFull mem srams mem W0_data_0", false,-1, 7,0);
        tracep->declBus(c+9852,"ysyxSoCFull mem srams mem W0_data_1", false,-1, 7,0);
        tracep->declBus(c+9853,"ysyxSoCFull mem srams mem W0_data_2", false,-1, 7,0);
        tracep->declBus(c+9854,"ysyxSoCFull mem srams mem W0_data_3", false,-1, 7,0);
        tracep->declBus(c+9855,"ysyxSoCFull mem srams mem W0_data_4", false,-1, 7,0);
        tracep->declBus(c+9856,"ysyxSoCFull mem srams mem W0_data_5", false,-1, 7,0);
        tracep->declBus(c+9857,"ysyxSoCFull mem srams mem W0_data_6", false,-1, 7,0);
        tracep->declBus(c+9858,"ysyxSoCFull mem srams mem W0_data_7", false,-1, 7,0);
        tracep->declBit(c+9859,"ysyxSoCFull mem srams mem W0_mask_0", false,-1);
        tracep->declBit(c+9860,"ysyxSoCFull mem srams mem W0_mask_1", false,-1);
        tracep->declBit(c+9861,"ysyxSoCFull mem srams mem W0_mask_2", false,-1);
        tracep->declBit(c+9862,"ysyxSoCFull mem srams mem W0_mask_3", false,-1);
        tracep->declBit(c+9863,"ysyxSoCFull mem srams mem W0_mask_4", false,-1);
        tracep->declBit(c+9864,"ysyxSoCFull mem srams mem W0_mask_5", false,-1);
        tracep->declBit(c+9865,"ysyxSoCFull mem srams mem W0_mask_6", false,-1);
        tracep->declBit(c+9866,"ysyxSoCFull mem srams mem W0_mask_7", false,-1);
        tracep->declBus(c+9839,"ysyxSoCFull mem srams mem mem_ext_R0_addr", false,-1, 27,0);
        tracep->declBit(c+9840,"ysyxSoCFull mem srams mem mem_ext_R0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem srams mem mem_ext_R0_clk", false,-1);
        tracep->declQuad(c+9947,"ysyxSoCFull mem srams mem mem_ext_R0_data", false,-1, 63,0);
        tracep->declBus(c+9849,"ysyxSoCFull mem srams mem mem_ext_W0_addr", false,-1, 27,0);
        tracep->declBit(c+9850,"ysyxSoCFull mem srams mem mem_ext_W0_en", false,-1);
        tracep->declBit(c+19822,"ysyxSoCFull mem srams mem mem_ext_W0_clk", false,-1);
        tracep->declQuad(c+9810,"ysyxSoCFull mem srams mem mem_ext_W0_data", false,-1, 63,0);
        tracep->declBus(c+9812,"ysyxSoCFull mem srams mem mem_ext_W0_mask", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull mem srams mem mem_ext W0_clk", false,-1);
        tracep->declBus(c+9849,"ysyxSoCFull mem srams mem mem_ext W0_addr", false,-1, 27,0);
        tracep->declBit(c+9850,"ysyxSoCFull mem srams mem mem_ext W0_en", false,-1);
        tracep->declQuad(c+9810,"ysyxSoCFull mem srams mem mem_ext W0_data", false,-1, 63,0);
        tracep->declBus(c+9812,"ysyxSoCFull mem srams mem mem_ext W0_mask", false,-1, 7,0);
        tracep->declBit(c+19822,"ysyxSoCFull mem srams mem mem_ext R0_clk", false,-1);
        tracep->declBus(c+9839,"ysyxSoCFull mem srams mem mem_ext R0_addr", false,-1, 27,0);
        tracep->declBit(c+9840,"ysyxSoCFull mem srams mem mem_ext R0_en", false,-1);
        tracep->declQuad(c+9947,"ysyxSoCFull mem srams mem mem_ext R0_data", false,-1, 63,0);
        tracep->declBit(c+9949,"ysyxSoCFull mem srams mem mem_ext reg_R0_ren", false,-1);
        tracep->declBus(c+9950,"ysyxSoCFull mem srams mem mem_ext reg_R0_addr", false,-1, 27,0);
        tracep->declBus(c+19959,"ysyxSoCFull mem srams mem mem_ext i", false,-1, 31,0);
        tracep->declBit(c+19822,"ysyxSoCFull mem axi4xbar clock", false,-1);
        tracep->declBit(c+19823,"ysyxSoCFull mem axi4xbar reset", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar auto_in_awready", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull mem axi4xbar auto_in_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem axi4xbar auto_in_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem axi4xbar auto_in_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem axi4xbar auto_in_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem axi4xbar auto_in_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_in_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar auto_in_wready", false,-1);
        tracep->declBit(c+18816,"ysyxSoCFull mem axi4xbar auto_in_wvalid", false,-1);
        tracep->declQuad(c+18817,"ysyxSoCFull mem axi4xbar auto_in_wdata", false,-1, 63,0);
        tracep->declBus(c+18819,"ysyxSoCFull mem axi4xbar auto_in_wstrb", false,-1, 7,0);
        tracep->declBit(c+16414,"ysyxSoCFull mem axi4xbar auto_in_wlast", false,-1);
        tracep->declBit(c+80,"ysyxSoCFull mem axi4xbar auto_in_bready", false,-1);
        tracep->declBit(c+81,"ysyxSoCFull mem axi4xbar auto_in_bvalid", false,-1);
        tracep->declBus(c+82,"ysyxSoCFull mem axi4xbar auto_in_bid", false,-1, 3,0);
        tracep->declBus(c+83,"ysyxSoCFull mem axi4xbar auto_in_bresp", false,-1, 1,0);
        tracep->declBit(c+84,"ysyxSoCFull mem axi4xbar auto_in_arready", false,-1);
        tracep->declBit(c+18820,"ysyxSoCFull mem axi4xbar auto_in_arvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem axi4xbar auto_in_arid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem axi4xbar auto_in_araddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem axi4xbar auto_in_arlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem axi4xbar auto_in_arsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_in_arburst", false,-1, 1,0);
        tracep->declBit(c+85,"ysyxSoCFull mem axi4xbar auto_in_rready", false,-1);
        tracep->declBit(c+86,"ysyxSoCFull mem axi4xbar auto_in_rvalid", false,-1);
        tracep->declBus(c+87,"ysyxSoCFull mem axi4xbar auto_in_rid", false,-1, 3,0);
        tracep->declQuad(c+88,"ysyxSoCFull mem axi4xbar auto_in_rdata", false,-1, 63,0);
        tracep->declBus(c+90,"ysyxSoCFull mem axi4xbar auto_in_rresp", false,-1, 1,0);
        tracep->declBit(c+91,"ysyxSoCFull mem axi4xbar auto_in_rlast", false,-1);
        tracep->declBit(c+77,"ysyxSoCFull mem axi4xbar auto_out_awready", false,-1);
        tracep->declBit(c+18811,"ysyxSoCFull mem axi4xbar auto_out_awvalid", false,-1);
        tracep->declBus(c+18812,"ysyxSoCFull mem axi4xbar auto_out_awid", false,-1, 3,0);
        tracep->declBus(c+18813,"ysyxSoCFull mem axi4xbar auto_out_awaddr", false,-1, 31,0);
        tracep->declBus(c+18814,"ysyxSoCFull mem axi4xbar auto_out_awlen", false,-1, 7,0);
        tracep->declBus(c+18815,"ysyxSoCFull mem axi4xbar auto_out_awsize", false,-1, 2,0);
        tracep->declBus(c+78,"ysyxSoCFull mem axi4xbar auto_out_awburst", false,-1, 1,0);
        tracep->declBit(c+79,"ysyxSoCFull mem axi4xbar auto_out_wready", false,-1);
    }
}
