[options]
isa rv32imc

[depth]
insn_add 20
insn_sub 20

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define SYNTHESIS

[defines liveness]
`define CV32P_VEER_FAIRNESS

[verilog-files]
@basedir@/cores/@core@/ips/common_cells/src/binary_to_gray.sv
@basedir@/cores/@core@/ips/common_cells/src/cb_filter_pkg.sv
@basedir@/cores/@core@/ips/common_cells/src/cdc_2phase.sv
@basedir@/cores/@core@/ips/common_cells/src/cf_math_pkg.sv
@basedir@/cores/@core@/ips/common_cells/src/clk_div.sv
@basedir@/cores/@core@/ips/common_cells/src/delta_counter.sv
@basedir@/cores/@core@/ips/common_cells/src/ecc_pkg.sv
@basedir@/cores/@core@/ips/common_cells/src/edge_propagator_tx.sv
@basedir@/cores/@core@/ips/common_cells/src/exp_backoff.sv
@basedir@/cores/@core@/ips/common_cells/src/fifo_v3.sv
@basedir@/cores/@core@/ips/common_cells/src/gray_to_binary.sv
@basedir@/cores/@core@/ips/common_cells/src/isochronous_spill_register.sv
@basedir@/cores/@core@/ips/common_cells/src/lfsr.sv
@basedir@/cores/@core@/ips/common_cells/src/lfsr_16bit.sv
@basedir@/cores/@core@/ips/common_cells/src/lfsr_8bit.sv
@basedir@/cores/@core@/ips/common_cells/src/mv_filter.sv
@basedir@/cores/@core@/ips/common_cells/src/onehot_to_bin.sv
@basedir@/cores/@core@/ips/common_cells/src/plru_tree.sv
@basedir@/cores/@core@/ips/common_cells/src/popcount.sv
@basedir@/cores/@core@/ips/common_cells/src/rr_arb_tree.sv
@basedir@/cores/@core@/ips/common_cells/src/rstgen_bypass.sv
@basedir@/cores/@core@/ips/common_cells/src/serial_deglitch.sv
@basedir@/cores/@core@/ips/common_cells/src/shift_reg.sv
@basedir@/cores/@core@/ips/common_cells/src/spill_register.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_demux.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_filter.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_fork.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_intf.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_join.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_mux.sv
@basedir@/cores/@core@/ips/common_cells/src/sub_per_hash.sv
@basedir@/cores/@core@/ips/common_cells/src/sync.sv
@basedir@/cores/@core@/ips/common_cells/src/sync_wedge.sv
@basedir@/cores/@core@/ips/common_cells/src/unread.sv
@basedir@/cores/@core@/ips/common_cells/src/addr_decode.sv
@basedir@/cores/@core@/ips/common_cells/src/cb_filter.sv
@basedir@/cores/@core@/ips/common_cells/src/cdc_fifo_2phase.sv
@basedir@/cores/@core@/ips/common_cells/src/cdc_fifo_gray.sv
@basedir@/cores/@core@/ips/common_cells/src/counter.sv
@basedir@/cores/@core@/ips/common_cells/src/ecc_decode.sv
@basedir@/cores/@core@/ips/common_cells/src/ecc_encode.sv
@basedir@/cores/@core@/ips/common_cells/src/edge_detect.sv
@basedir@/cores/@core@/ips/common_cells/src/lzc.sv
@basedir@/cores/@core@/ips/common_cells/src/max_counter.sv
@basedir@/cores/@core@/ips/common_cells/src/rstgen.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_delay.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_fifo.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_fork_dynamic.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_xbar.sv
@basedir@/cores/@core@/ips/common_cells/src/fall_through_register.sv
@basedir@/cores/@core@/ips/common_cells/src/id_queue.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_to_mem.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_arbiter_flushable.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_omega_net.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_register.sv
@basedir@/cores/@core@/ips/common_cells/src/stream_arbiter.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/clock_divider_counter.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/find_first_one.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/generic_LFSR_8bit.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/generic_fifo.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/generic_fifo_adv.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/pulp_sync.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/pulp_sync_wedge.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/clock_divider.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/fifo_v2.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/prioarbiter.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/rrarbiter.sv
@basedir@/cores/@core@/ips/common_cells/src/deprecated/fifo_v1.sv
@basedir@/cores/@core@/ips/common_cells/src/edge_propagator.sv
@basedir@/cores/@core@/ips/common_cells/src/edge_propagator_rx.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Req_L2.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv
@basedir@/cores/@core@/ips/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/FanInPrimitive_Req.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/ArbitrationTree.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/MUX2_REQ.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/AddressDecoder_Resp.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/TestAndSet.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/RequestBlock2CH.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/RequestBlock1CH.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/FanInPrimitive_Resp.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/ResponseTree.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/ResponseBlock.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/AddressDecoder_Req.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/XBAR_TCDM.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/XBAR_TCDM_WRAPPER.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/TCDM_PIPE_REQ.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/TCDM_PIPE_RESP.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/grant_mask.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco/priority_Flag_Req.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/ArbitrationTree_PE.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/RR_Flag_Req_PE.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/RequestBlock1CH_PE.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/RequestBlock2CH_PE.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/ResponseTree_PE.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco/XBAR_PE.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/tcdm_interconnect/addr_dec_resp_mux.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/tcdm_interconnect/amo_shim.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/tcdm_interconnect/xbar.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/tcdm_interconnect/clos_net.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/tcdm_interconnect/bfly_net.sv
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect.sv
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_axi_biu.sv
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_axi_module.sv
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_lint_biu.sv
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_lint_module.sv
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_crc32.v
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_or1k_module.sv
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_top.sv
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/bytefifo.v
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/syncflop.v
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/syncreg.v
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_tap_top.v
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adv_dbg_if.sv
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_axionly_top.sv
@basedir@/cores/@core@/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv
@basedir@/cores/@core@/ips/apb/apb2per/apb2per.sv
@basedir@/cores/@core@/ips/apb/apb_adv_timer/./rtl/adv_timer_apb_if.sv
@basedir@/cores/@core@/ips/apb/apb_adv_timer/./rtl/comparator.sv
@basedir@/cores/@core@/ips/apb/apb_adv_timer/./rtl/input_stage.sv
@basedir@/cores/@core@/ips/apb/apb_adv_timer/./rtl/lut_4x4.sv
@basedir@/cores/@core@/ips/apb/apb_adv_timer/./rtl/out_filter.sv
@basedir@/cores/@core@/ips/apb/apb_adv_timer/./rtl/timer_cntrl.sv
@basedir@/cores/@core@/ips/apb/apb_adv_timer/./rtl/up_down_counter.sv
@basedir@/cores/@core@/ips/apb/apb_adv_timer/./rtl/prescaler.sv
@basedir@/cores/@core@/ips/apb/apb_adv_timer/./rtl/timer_module.sv
@basedir@/cores/@core@/ips/apb/apb_adv_timer/./rtl/apb_adv_timer.sv
@basedir@/cores/@core@/ips/apb/apb_fll_if/src/fll_intf.sv
@basedir@/cores/@core@/ips/apb/apb_fll_if/src/apb_fll_if.sv
@basedir@/cores/@core@/ips/apb/apb_fll_if/src/apb_to_fll.sv
@basedir@/cores/@core@/ips/apb/apb_gpio/./rtl/apb_gpio.sv
@basedir@/cores/@core@/ips/apb/apb_node/src/apb_node.sv
@basedir@/cores/@core@/ips/apb/apb_node/src/apb_node_wrap.sv
@basedir@/cores/@core@/ips/apb_interrupt_cntrl/apb_interrupt_cntrl.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_pkg.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_intf.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_atop_filter.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_burst_splitter.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_cdc_dst.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_cdc_src.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_cut.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_delayer.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_demux.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_dw_downsizer.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_dw_upsizer.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_id_prepend.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_isolate.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_join.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_lite_demux.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_lite_join.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_lite_mailbox.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_lite_mux.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_lite_regs.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_lite_to_apb.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_lite_to_axi.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_modify_address.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_mux.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_serializer.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_cdc.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_err_slv.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_dw_converter.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_multicut.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_to_axi_lite.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_lite_xbar.sv
@basedir@/cores/@core@/ips/axi/axi/src/axi_xbar.sv
@basedir@/cores/@core@/ips/axi/axi_slice/src/axi_single_slice.sv
@basedir@/cores/@core@/ips/axi/axi_slice/src/axi_ar_buffer.sv
@basedir@/cores/@core@/ips/axi/axi_slice/src/axi_aw_buffer.sv
@basedir@/cores/@core@/ips/axi/axi_slice/src/axi_b_buffer.sv
@basedir@/cores/@core@/ips/axi/axi_slice/src/axi_r_buffer.sv
@basedir@/cores/@core@/ips/axi/axi_slice/src/axi_slice.sv
@basedir@/cores/@core@/ips/axi/axi_slice/src/axi_w_buffer.sv
@basedir@/cores/@core@/ips/axi/axi_slice/src/axi_slice_wrap.sv
@basedir@/cores/@core@/ips/timer_unit/./rtl/apb_timer_unit.sv
@basedir@/cores/@core@/ips/timer_unit/./rtl/timer_unit.sv
@basedir@/cores/@core@/ips/timer_unit/./rtl/timer_unit_counter.sv
@basedir@/cores/@core@/ips/timer_unit/./rtl/timer_unit_counter_presc.sv
@basedir@/cores/@core@/ips/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
@basedir@/cores/@core@/ips/fpu_div_sqrt_mvp/hdl/control_mvp.sv
@basedir@/cores/@core@/ips/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
@basedir@/cores/@core@/ips/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
@basedir@/cores/@core@/ips/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
@basedir@/cores/@core@/ips/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
@basedir@/cores/@core@/ips/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
@basedir@/cores/@core@/ips/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_pkg.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_cast_multi.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_classifier.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_divsqrt_multi.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_fma.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_fma_multi.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_noncomp.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_opgroup_block.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_opgroup_fmt_slice.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_opgroup_multifmt_slice.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_rounding.sv
@basedir@/cores/@core@/ips/fpnew/src/fpnew_top.sv
@basedir@/cores/@core@/ips/jtag_pulp/src/bscell.sv
@basedir@/cores/@core@/ips/jtag_pulp/src/jtag_axi_wrap.sv
@basedir@/cores/@core@/ips/jtag_pulp/src/jtag_enable.sv
@basedir@/cores/@core@/ips/jtag_pulp/src/jtag_enable_synch.sv
@basedir@/cores/@core@/ips/jtag_pulp/src/jtagreg.sv
@basedir@/cores/@core@/ips/jtag_pulp/src/jtag_rst_synch.sv
@basedir@/cores/@core@/ips/jtag_pulp/src/jtag_sync.sv
@basedir@/cores/@core@/ips/jtag_pulp/src/tap_top.v
@basedir@/cores/@core@/ips/cv32e40p/./rtl/register_file_test_wrap.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_register_file_latch.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/include/apu_core_package.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/include/riscv_defines.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/include/riscv_tracer_defines.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_alu.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_alu_basic.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_alu_div.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_compressed_decoder.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_controller.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_cs_registers.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_decoder.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_int_controller.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_ex_stage.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_hwloop_controller.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_hwloop_regs.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_id_stage.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_if_stage.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_load_store_unit.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_mult.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_prefetch_buffer.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_prefetch_L0_buffer.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_core.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_apu_disp.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_fetch_fifo.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_L0_buffer.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_pmp.sv
@basedir@/cores/@core@/ips/cv32e40p/./rtl/riscv_tracer.sv
@basedir@/cores/@core@/ips/cv32e40p/tb/tb_riscv/include/perturbation_defines.sv
@basedir@/cores/@core@/ips/cv32e40p/tb/tb_riscv/riscv_simchecker.sv
@basedir@/cores/@core@/ips/cv32e40p/tb/tb_riscv/tb_riscv_core.sv
@basedir@/cores/@core@/ips/cv32e40p/tb/tb_riscv/riscv_perturbation.sv
@basedir@/cores/@core@/ips/cv32e40p/tb/tb_riscv/riscv_random_interrupt_generator.sv
@basedir@/cores/@core@/ips/cv32e40p/tb/tb_riscv/riscv_random_stall.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_pkg.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_register_file_ff.sv
@basedir@/cores/@core@/ips/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_alu.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_compressed_decoder.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_controller.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_counter.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_csr.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_decoder.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_fetch_fifo.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_load_store_unit.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_multdiv_fast.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_multdiv_slow.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_pmp.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_wb_stage.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_cs_registers.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_ex_block.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_id_stage.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_prefetch_buffer.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_if_stage.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_core.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_pkg.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_tracer_pkg.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_tracer.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_core_tracing.sv
@basedir@/cores/@core@/ips/ibex/rtl/ibex_register_file_latch.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1r_1w_test_wrap.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1w_64b_multi_port_read_32b_1row.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1w_multi_port_read_1row.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1r_1w_all.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1r_1w_all_test_wrap.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1r_1w_be.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1r_1w.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1r_1w_1row.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1w_128b_multi_port_read_32b.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1w_64b_multi_port_read_32b.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1w_64b_1r_32b.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1w_multi_port_read_be.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_1w_multi_port_read.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_2r_1w_asymm.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_2r_1w_asymm_test_wrap.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_2r_2w.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_3r_2w.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_3r_2w_be.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_multi_way_1w_64b_multi_port_read_32b.sv
@basedir@/cores/@core@/ips/scm/latch_scm/register_file_multi_way_1w_multi_port_read.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/deprecated/cluster_clk_cells.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/deprecated/cluster_pwr_cells.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/deprecated/generic_memory.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/deprecated/generic_rom.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/deprecated/pad_functional.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/deprecated/pulp_buffer.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/deprecated/pulp_clk_cells.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/deprecated/pulp_pwr_cells.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/rtl/tc_clk.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/rtl/tc_sram.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/tc_pwr.sv
@basedir@/cores/@core@/ips/tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/io_clk_gen.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/io_event_counter.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/io_generic_fifo.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/io_shiftreg.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/udma_apb_if.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/udma_clk_div_cnt.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/udma_ctrl.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/udma_dc_fifo.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/core/udma_arbiter.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/core/udma_ch_addrgen.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/io_tx_fifo.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/io_tx_fifo_dc.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/io_tx_fifo_mark.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/common/udma_clkgen.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/core/udma_tx_channels.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/core/udma_stream_unit.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/core/udma_rx_channels.sv
@basedir@/cores/@core@/ips/udma/udma_core/rtl/core/udma_core.sv
@basedir@/cores/@core@/ips/udma/udma_uart/rtl/udma_uart_reg_if.sv
@basedir@/cores/@core@/ips/udma/udma_uart/rtl/udma_uart_rx.sv
@basedir@/cores/@core@/ips/udma/udma_uart/rtl/udma_uart_tx.sv
@basedir@/cores/@core@/ips/udma/udma_uart/rtl/udma_uart_top.sv
@basedir@/cores/@core@/ips/udma/udma_i2c/rtl/udma_i2c_reg_if.sv
@basedir@/cores/@core@/ips/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv
@basedir@/cores/@core@/ips/udma/udma_i2c/rtl/udma_i2c_control.sv
@basedir@/cores/@core@/ips/udma/udma_i2c/rtl/udma_i2c_top.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/cic_comb.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/cic_integrator.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/i2s_clk_gen.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/i2s_rx_channel.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/i2s_tx_channel.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/i2s_ws_gen.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/udma_i2s_reg_if.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/cic_top.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/i2s_clkws_gen.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/pdm_top.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/i2s_txrx.sv
@basedir@/cores/@core@/ips/udma/udma_i2s/rtl/udma_i2s_top.sv
@basedir@/cores/@core@/ips/udma/udma_qspi/rtl/udma_spim_reg_if.sv
@basedir@/cores/@core@/ips/udma/udma_qspi/rtl/udma_spim_ctrl.sv
@basedir@/cores/@core@/ips/udma/udma_qspi/rtl/udma_spim_txrx.sv
@basedir@/cores/@core@/ips/udma/udma_qspi/rtl/udma_spim_top.sv
@basedir@/cores/@core@/ips/udma/udma_sdio/rtl/sdio_crc7.sv
@basedir@/cores/@core@/ips/udma/udma_sdio/rtl/sdio_crc16.sv
@basedir@/cores/@core@/ips/udma/udma_sdio/rtl/udma_sdio_reg_if.sv
@basedir@/cores/@core@/ips/udma/udma_sdio/rtl/sdio_txrx_cmd.sv
@basedir@/cores/@core@/ips/udma/udma_sdio/rtl/sdio_txrx_data.sv
@basedir@/cores/@core@/ips/udma/udma_sdio/rtl/sdio_txrx.sv
@basedir@/cores/@core@/ips/udma/udma_sdio/rtl/udma_sdio_top.sv
@basedir@/cores/@core@/ips/udma/udma_camera/rtl/camera_reg_if.sv
@basedir@/cores/@core@/ips/udma/udma_camera/rtl/camera_if.sv
@basedir@/cores/@core@/ips/udma/udma_filter/rtl/udma_filter_au.sv
@basedir@/cores/@core@/ips/udma/udma_filter/rtl/udma_filter_bincu.sv
@basedir@/cores/@core@/ips/udma/udma_filter/rtl/udma_filter_reg_if.sv
@basedir@/cores/@core@/ips/udma/udma_filter/rtl/udma_filter_rx_dataout.sv
@basedir@/cores/@core@/ips/udma/udma_filter/rtl/udma_filter_tx_datafetch.sv
@basedir@/cores/@core@/ips/udma/udma_filter/rtl/udma_filter.sv
@basedir@/cores/@core@/ips/udma/udma_external_per/rtl/udma_external_per_reg_if.sv
@basedir@/cores/@core@/ips/udma/udma_external_per/rtl/udma_traffic_gen_rx.sv
@basedir@/cores/@core@/ips/udma/udma_external_per/rtl/udma_traffic_gen_tx.sv
@basedir@/cores/@core@/ips/udma/udma_external_per/rtl/udma_external_per_top.sv
@basedir@/cores/@core@/ips/udma/udma_external_per/rtl/udma_external_per_wrapper.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/cdc_fifo_gray_hyper.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/graycode_hyper.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/clock_diff_out.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/clk_gen_hyper.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/onehot_to_bin_hyper.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/ddr_out.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/hyperbus_delay_line.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/read_clk_rwds.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/hyperbus_phy.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/cmd_addr_gen.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/ddr_in.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_hyper_reg_if_common.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_hyper_reg_if_mulid.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_rxbuffer.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_txbuffer.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_hyper_ctrl.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_hyperbus_mulid.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/hyper_unpack.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_cfg_outbuff.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/hyperbus_mux_generic.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/hyper_twd_trans_spliter.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/hyper_rr_flag_req.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/hyper_arbiter.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/hyper_arb_primitive.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/io_generic_fifo_hyper.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_dc_fifo_hyper.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/dc_token_ring_fifo_din_hyper.v
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/dc_token_ring_fifo_dout_hyper.v
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/dc_token_ring_hyper.v
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/dc_data_buffer_hyper.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/dc_full_detector_hyper.v
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/dc_synchronizer_hyper.v
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_cmd_queue.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_hyper_busy.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_hyper_busy_phy.sv
@basedir@/cores/@core@/ips/udma_hyper/udma-hyperbus/src/udma_hyper_top.sv
@basedir@/cores/@core@/ips/hwpe-ctrl/rtl/hwpe_ctrl_package.sv
@basedir@/cores/@core@/ips/hwpe-ctrl/rtl/hwpe_ctrl_interfaces.sv
@basedir@/cores/@core@/ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile.sv
@basedir@/cores/@core@/ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile_latch.sv
@basedir@/cores/@core@/ips/hwpe-ctrl/rtl/hwpe_ctrl_regfile_latch_test_wrap.sv
@basedir@/cores/@core@/ips/hwpe-ctrl/rtl/hwpe_ctrl_slave.sv
@basedir@/cores/@core@/ips/hwpe-ctrl/rtl/hwpe_ctrl_seq_mult.sv
@basedir@/cores/@core@/ips/hwpe-ctrl/rtl/hwpe_ctrl_uloop.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/hwpe_stream_package.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/hwpe_stream_interfaces.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/basic/hwpe_stream_assign.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/basic/hwpe_stream_mux_static.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/basic/hwpe_stream_demux_static.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/basic/hwpe_stream_buffer.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/basic/hwpe_stream_merge.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/basic/hwpe_stream_fence.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/basic/hwpe_stream_split.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/basic/hwpe_stream_serialize.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/basic/hwpe_stream_deserialize.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_earlystall_sidech.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_earlystall.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm_test_wrap.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_sidech.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/fifo/hwpe_stream_fifo_ctrl.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/streamer/hwpe_stream_addressgen.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v2.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/streamer/hwpe_stream_addressgen_v3.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/streamer/hwpe_stream_strbgen.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/streamer/hwpe_stream_sink.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/streamer/hwpe_stream_sink_realign.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/streamer/hwpe_stream_source.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/streamer/hwpe_stream_source_realign.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/streamer/hwpe_stream_streamer_queue.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_load.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_load_sidech.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_store.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_assign.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_mux.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_mux_static.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_reorder.sv
@basedir@/cores/@core@/ips/hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_reorder_static.sv
@basedir@/cores/@core@/ips/hwpe-mac-engine/rtl/mac_package.sv
@basedir@/cores/@core@/ips/hwpe-mac-engine/rtl/mac_fsm.sv
@basedir@/cores/@core@/ips/hwpe-mac-engine/rtl/mac_ctrl.sv
@basedir@/cores/@core@/ips/hwpe-mac-engine/rtl/mac_streamer.sv
@basedir@/cores/@core@/ips/hwpe-mac-engine/rtl/mac_engine.sv
@basedir@/cores/@core@/ips/hwpe-mac-engine/rtl/mac_top.sv
@basedir@/cores/@core@/ips/hwpe-mac-engine/wrap/mac_top_wrap.sv
@basedir@/cores/@core@/ips/riscv-dbg/src/dm_pkg.sv
@basedir@/cores/@core@/ips/riscv-dbg/debug_rom/debug_rom.sv
@basedir@/cores/@core@/ips/riscv-dbg/debug_rom/debug_rom_one_scratch.sv
@basedir@/cores/@core@/ips/riscv-dbg/src/dm_csrs.sv
@basedir@/cores/@core@/ips/riscv-dbg/src/dm_mem.sv
@basedir@/cores/@core@/ips/riscv-dbg/src/dm_top.sv
@basedir@/cores/@core@/ips/riscv-dbg/src/dm_obi_top.sv
@basedir@/cores/@core@/ips/riscv-dbg/src/dmi_cdc.sv
@basedir@/cores/@core@/ips/riscv-dbg/src/dmi_jtag.sv
@basedir@/cores/@core@/ips/riscv-dbg/src/dmi_jtag_tap.sv
@basedir@/cores/@core@/ips/riscv-dbg/src/dm_sba.sv
@basedir@/cores/@core@/ips/register_interface/src/reg_intf.sv
@basedir@/cores/@core@/ips/register_interface/src/apb_to_reg.sv
@basedir@/cores/@core@/ips/register_interface/src/axi_to_reg.sv
@basedir@/cores/@core@/ips/register_interface/src/periph_to_reg.sv
@basedir@/cores/@core@/ips/register_interface/src/reg_cdc.sv
@basedir@/cores/@core@/ips/register_interface/src/reg_demux.sv
@basedir@/cores/@core@/ips/register_interface/src/reg_mux.sv
@basedir@/cores/@core@/ips/register_interface/src/reg_to_mem.sv
@basedir@/cores/@core@/ips/register_interface/src/reg_uniform.sv
@basedir@/cores/@core@/ips/register_interface/src/axi_lite_to_reg.sv
@basedir@/cores/@core@/ips/register_interface/vendor/lowrisc_opentitan/src/prim_subreg.sv
@basedir@/cores/@core@/ips/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_arb.sv
@basedir@/cores/@core@/ips/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_ext.sv
@basedir@/cores/@core@/ips/register_interface/vendor/lowrisc_opentitan/src/prim_subreg_shadow.sv
@basedir@/cores/@core@/ips/register_interface/src/reg_test.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/pkg_soc_interconnect.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/axi64_2_lint32_wrap.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/lint_2_axi_wrap.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/contiguous_crossbar.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/interleaved_crossbar.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/tcdm_demux.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/boot_rom.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/l2_ram_multi_bank.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/lint_jtag_wrap.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/periph_bus_wrap.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/soc_clk_rst_gen.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/soc_event_arbiter.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/soc_event_generator.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/soc_event_queue.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/tcdm_error_slave.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/soc_interconnect.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/soc_interconnect_wrap.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/soc_peripherals.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/pulp_soc/pulp_soc.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/udma_subsystem/udma_subsystem.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/fc/fc_demux.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/fc/fc_subsystem.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/fc/fc_hwpe.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/apb_clkdiv.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/apb_soc_ctrl.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/memory_models.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/pulp_interfaces.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/glitch_free_clk_mux.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/scm_2048x32.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/scm_512x32.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/tcdm_arbiter_2x1.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/obi_pulp_adapter.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/apb_intf.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/glitch_free_clk_mux.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/apb_dummy.sv
@basedir@/cores/@core@/ips/pulp_soc/rtl/components/freq_meter.sv
@basedir@/cores/@core@/ips/tbtools/dpi_models/dpi_models.sv
@basedir@/cores/@core@/ips/tbtools/tb_driver/tb_driver.sv
@basedir@/cores/@core@/rtl/tb/riscv_pkg.sv
@basedir@/cores/@core@/rtl/tb/jtag_pkg.sv
@basedir@/cores/@core@/rtl/tb/pulp_tap_pkg.sv
@basedir@/cores/@core@/rtl/tb/tb_clk_gen.sv
@basedir@/cores/@core@/rtl/tb/tb_fs_handler.sv
@basedir@/cores/@core@/rtl/tb/dpi_models/dpi_models.sv
@basedir@/cores/@core@/rtl/tb/tb_driver/tb_driver.sv
@basedir@/cores/@core@/rtl/tb/tb_pulp.sv
@basedir@/cores/@core@/rtl/tb/SimJTAG.sv
@basedir@/cores/@core@/rtl/tb/SimDTM.sv
@basedir@/cores/@core@/rtl/vip/spi_master_padframe.sv
@basedir@/cores/@core@/rtl/vip/uart_tb_rx.sv
@basedir@/cores/@core@/rtl/vip/camera/cam_vip.sv
@basedir@/cores/@core@/rtl/pulpissimo/jtag_tap_top.sv
@basedir@/cores/@core@/rtl/pulpissimo/pad_control.sv
@basedir@/cores/@core@/rtl/pulpissimo/pad_frame.sv
@basedir@/cores/@core@/rtl/pulpissimo/safe_domain.sv
@basedir@/cores/@core@/rtl/pulpissimo/soc_domain.sv
@basedir@/cores/@core@/rtl/pulpissimo/rtc_date.sv
@basedir@/cores/@core@/rtl/pulpissimo/rtc_clock.sv
@basedir@/cores/@core@/rtl/pulpissimo/pulpissimo.sv

[vhdl-files]
@basedir@/cores/@core@/ips/generic_FLL/fe/model/gf22_DCO_model.tc.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/model/gf22_FLL_model.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLLPkg.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_clk_divider.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_clock_gated.rtl.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_digital.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_dither_pattern_gen.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_glitchfree_clkdiv.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_mux.rtl.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_loop_filter.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_reg.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_settling_monitor.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_synchroedge.vhd
@basedir@/cores/@core@/ips/generic_FLL/fe/rtl/FLL_zerodelta.vhd

[incdirs]
@basedir@/cores/@core@/ips/common_cells/include
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/low_latency_interco
@basedir@/cores/@core@/ips/cluster_interconnect/rtl/peripheral_interco
@basedir@/cores/@core@/ips/cluster_interconnect/../../rtl/includes
@basedir@/cores/@core@/ips/adv_dbg_if/rtl
@basedir@/cores/@core@/ips/apb/apb_adv_timer/./rtl
@basedir@/cores/@core@/ips/axi/axi/include
@basedir@/cores/@core@/ips/axi/axi/../../common_cells/include
@basedir@/cores/@core@/ips/timer_unit/rtl
@basedir@/cores/@core@/ips/fpnew/../common_cells/include
@basedir@/cores/@core@/ips/jtag_pulp/../../rtl/includes
@basedir@/cores/@core@/ips/cv32e40p/./rtl/include
@basedir@/cores/@core@/ips/cv32e40p/./rtl/include
@basedir@/cores/@core@/ips/cv32e40p/../../rtl/includes
@basedir@/cores/@core@/ips/cv32e40p/./rtl/include
@basedir@/cores/@core@/ips/cv32e40p/tb/tb_riscv/include
@basedir@/cores/@core@/ips/cv32e40p/rtl/include
@basedir@/cores/@core@/ips/ibex/rtl
@basedir@/cores/@core@/ips/ibex/vendor/lowrisc_ip/ip/prim/rtl
@basedir@/cores/@core@/ips/udma/udma_core/./rtl
@basedir@/cores/@core@/ips/udma/udma_i2c/rtl
@basedir@/cores/@core@/ips/udma/udma_qspi/rtl
@basedir@/cores/@core@/ips/hwpe-ctrl/rtl
@basedir@/cores/@core@/ips/hwpe-stream/rtl
@basedir@/cores/@core@/ips/hwpe-mac-engine/rtl
@basedir@/cores/@core@/ips/register_interface/include
@basedir@/cores/@core@/ips/register_interface/../axi/axi/include
@basedir@/cores/@core@/ips/register_interface/../common_cells/include
@basedir@/cores/@core@/ips/register_interface/include
@basedir@/cores/@core@/ips/register_interface/../axi/axi/include
@basedir@/cores/@core@/ips/register_interface/../common_cells/include
@basedir@/cores/@core@/ips/register_interface/include
@basedir@/cores/@core@/ips/pulp_soc/../../rtl/includes
@basedir@/cores/@core@/ips/pulp_soc/rtl/include
@basedir@/cores/@core@/ips/pulp_soc/../axi/axi/include
@basedir@/cores/@core@/ips/pulp_soc/../../rtl/includes
@basedir@/cores/@core@/ips/pulp_soc/.
@basedir@/cores/@core@/ips/pulp_soc/../../rtl/includes
@basedir@/cores/@core@/ips/pulp_soc/.
@basedir@/cores/@core@/ips/pulp_soc/../../rtl/includes
@basedir@/cores/@core@/ips/pulp_soc/../../rtl/includes
@basedir@/cores/@core@/ips/pulp_soc/../../rtl/includes
@basedir@/cores/@core@/rtl/includes
