ARM GAS  /tmp/cca0w1Vg.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 23, 1
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.thumb
  12              		.file	"gd32f1x0_adc.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.ADC_DeInit,"ax",%progbits
  17              		.align	2
  18              		.global	ADC_DeInit
  19              		.thumb
  20              		.thumb_func
  22              	ADC_DeInit:
  23              	.LFB29:
  24              		.file 1 "Peripherals/src/gd32f1x0_adc.c"
   1:Peripherals/src/gd32f1x0_adc.c **** /**
   2:Peripherals/src/gd32f1x0_adc.c ****   ******************************************************************************
   3:Peripherals/src/gd32f1x0_adc.c ****   * @file    gd32f1x0_adc.c
   4:Peripherals/src/gd32f1x0_adc.c ****   * @author  MCU SD
   5:Peripherals/src/gd32f1x0_adc.c ****   * @version V1.0.1
   6:Peripherals/src/gd32f1x0_adc.c ****   * @date    6-Sep-2014
   7:Peripherals/src/gd32f1x0_adc.c ****   * @brief   ADC functions of the firmware library.
   8:Peripherals/src/gd32f1x0_adc.c ****   ******************************************************************************
   9:Peripherals/src/gd32f1x0_adc.c ****   */
  10:Peripherals/src/gd32f1x0_adc.c **** 
  11:Peripherals/src/gd32f1x0_adc.c **** /* Includes ------------------------------------------------------------------*/
  12:Peripherals/src/gd32f1x0_adc.c **** #include "gd32f1x0_adc.h"
  13:Peripherals/src/gd32f1x0_adc.c **** #include "gd32f1x0_rcc.h"
  14:Peripherals/src/gd32f1x0_adc.c **** 
  15:Peripherals/src/gd32f1x0_adc.c **** /** @addtogroup GD32F1x0_Firmware
  16:Peripherals/src/gd32f1x0_adc.c ****   * @{
  17:Peripherals/src/gd32f1x0_adc.c ****   */
  18:Peripherals/src/gd32f1x0_adc.c **** 
  19:Peripherals/src/gd32f1x0_adc.c **** /** @defgroup ADC 
  20:Peripherals/src/gd32f1x0_adc.c ****   * @brief ADC driver modules
  21:Peripherals/src/gd32f1x0_adc.c ****   * @{
  22:Peripherals/src/gd32f1x0_adc.c ****   */
  23:Peripherals/src/gd32f1x0_adc.c **** 
  24:Peripherals/src/gd32f1x0_adc.c **** /** @defgroup ADC_Private_Defines
  25:Peripherals/src/gd32f1x0_adc.c ****   * @{
  26:Peripherals/src/gd32f1x0_adc.c ****   */
  27:Peripherals/src/gd32f1x0_adc.c **** 
  28:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR1_DISNUM mask */
  29:Peripherals/src/gd32f1x0_adc.c **** #define CTLR1_DISNUM_RESET            ((uint32_t)0xFFFF1FFF)
  30:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR1_DISRC mask */
  31:Peripherals/src/gd32f1x0_adc.c **** #define CTLR1_DISRC_SET               ((uint32_t)0x00000800)
  32:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR1_ICA mask */
  33:Peripherals/src/gd32f1x0_adc.c **** #define CTLR1_ICA_SET                 ((uint32_t)0x00000400)
  34:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR1_DISIC mask */
ARM GAS  /tmp/cca0w1Vg.s 			page 2


  35:Peripherals/src/gd32f1x0_adc.c **** #define CTLR1_DISIC_SET               ((uint32_t)0x00001000)
  36:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR1_AWCS mask */
  37:Peripherals/src/gd32f1x0_adc.c **** #define CTLR1_AWCS_RESET              ((uint32_t)0xFFFFFFE0)
  38:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR1_AWDMode mask */
  39:Peripherals/src/gd32f1x0_adc.c **** #define CTLR1_AWDMODE_RESET           ((uint32_t)0xFF3FFDFF)
  40:Peripherals/src/gd32f1x0_adc.c **** /* CTLR1 register mask */
  41:Peripherals/src/gd32f1x0_adc.c **** #define CTLR1_BITS_CLEAR              ((uint32_t)0xFFFFFEFF)
  42:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_ADCON mask */
  43:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_ADCON_SET               ((uint32_t)0x00000001)
  44:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_DMA mask */
  45:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_DMA_SET                 ((uint32_t)0x00000100)
  46:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_RSTCLB mask */
  47:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_RSTCLB_SET              ((uint32_t)0x00000008)
  48:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_CLB mask */
  49:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_CLB_SET                 ((uint32_t)0x00000004)
  50:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_SWRCST mask */
  51:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_SWRCST_SET              ((uint32_t)0x00400000)
  52:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_ETERC mask */
  53:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_ETERC_SET               ((uint32_t)0x00100000)
  54:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_ETERC_SWRCST mask */
  55:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_ETERC_SWRCST_SET        ((uint32_t)0x00500000)
  56:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_ETSIC mask */
  57:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_ETSIC_RESET             ((uint32_t)0xFFFF8FFF)
  58:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_ETEIC mask */
  59:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_ETEIC_SET               ((uint32_t)0x00008000)
  60:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_SWICST mask */
  61:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_SWICST_SET              ((uint32_t)0x00200000)
  62:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_ETEIC_SWICST mask */
  63:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_ETEIC_SWICST_SET        ((uint32_t)0x00208000)
  64:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_TSVREN mask */
  65:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_TSVREN_SET              ((uint32_t)0x00800000)
  66:Peripherals/src/gd32f1x0_adc.c **** /* ADC CTLR2_VBATEN mask */
  67:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_VBATEN_SET              ((uint32_t)0x01000000)
  68:Peripherals/src/gd32f1x0_adc.c **** /* CTLR2 register mask */
  69:Peripherals/src/gd32f1x0_adc.c **** #define CTLR2_BITS_CLEAR              ((uint32_t)0xFFF1F7FD)
  70:Peripherals/src/gd32f1x0_adc.c **** /* ADC RSQx mask */
  71:Peripherals/src/gd32f1x0_adc.c **** #define RSQ3_RSQ_SET                  ((uint32_t)0x0000001F)
  72:Peripherals/src/gd32f1x0_adc.c **** #define RSQ2_RSQ_SET                  ((uint32_t)0x0000001F)
  73:Peripherals/src/gd32f1x0_adc.c **** #define RSQ1_RSQ_SET                  ((uint32_t)0x0000001F)
  74:Peripherals/src/gd32f1x0_adc.c **** /* RSQ1 register mask */
  75:Peripherals/src/gd32f1x0_adc.c **** #define RSQ1_BITS_CLEAR               ((uint32_t)0xFF0FFFFF)
  76:Peripherals/src/gd32f1x0_adc.c **** /* ADC ISQx mask */
  77:Peripherals/src/gd32f1x0_adc.c **** #define ISQ_ISQ_SET                   ((uint32_t)0x0000001F)
  78:Peripherals/src/gd32f1x0_adc.c **** /* ADC IL mask */
  79:Peripherals/src/gd32f1x0_adc.c **** #define ISQ_IL_SET                    ((uint32_t)0x00300000)
  80:Peripherals/src/gd32f1x0_adc.c **** /* ADC SPTx mask */
  81:Peripherals/src/gd32f1x0_adc.c **** #define SPT1_SPT_SET                  ((uint32_t)0x00000007)
  82:Peripherals/src/gd32f1x0_adc.c **** #define SPT2_SPT_SET                  ((uint32_t)0x00000007)
  83:Peripherals/src/gd32f1x0_adc.c **** /* ADC IDTRx registers offset */
  84:Peripherals/src/gd32f1x0_adc.c **** #define IDTR_OFFSET                   ((uint8_t)0x28)
  85:Peripherals/src/gd32f1x0_adc.c **** /* ADC1 RDTR register base address */
  86:Peripherals/src/gd32f1x0_adc.c **** #define RDTR_ADDRESS                  ((uint32_t)0x4001244C)
  87:Peripherals/src/gd32f1x0_adc.c **** 
  88:Peripherals/src/gd32f1x0_adc.c **** /**
  89:Peripherals/src/gd32f1x0_adc.c ****   * @}
  90:Peripherals/src/gd32f1x0_adc.c ****   */
  91:Peripherals/src/gd32f1x0_adc.c **** 
ARM GAS  /tmp/cca0w1Vg.s 			page 3


  92:Peripherals/src/gd32f1x0_adc.c **** /** @defgroup ADC_Private_Functions
  93:Peripherals/src/gd32f1x0_adc.c ****   * @{
  94:Peripherals/src/gd32f1x0_adc.c ****   */
  95:Peripherals/src/gd32f1x0_adc.c **** 
  96:Peripherals/src/gd32f1x0_adc.c **** /**
  97:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Reset the ADC interface and init the sturct ADC_InitPara .
  98:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_InitParaStruct : the sturct ADC_InitPara pointer.
  99:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 100:Peripherals/src/gd32f1x0_adc.c ****   */
 101:Peripherals/src/gd32f1x0_adc.c **** void ADC_DeInit(ADC_InitPara* ADC_InitParaStruct)
 102:Peripherals/src/gd32f1x0_adc.c **** {
  25              		.loc 1 102 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              	.LVL0:
  30 0000 10B5     		push	{r4, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
  35 0002 0446     		mov	r4, r0
 103:Peripherals/src/gd32f1x0_adc.c ****     /* Enable ADC1 reset state */
 104:Peripherals/src/gd32f1x0_adc.c ****     RCC_APB2PeriphReset_Enable(RCC_APB2PERIPH_ADC1RST, ENABLE);
  36              		.loc 1 104 0
  37 0004 4FF40070 		mov	r0, #512
  38              	.LVL1:
  39 0008 0121     		movs	r1, #1
  40 000a FFF7FEFF 		bl	RCC_APB2PeriphReset_Enable
  41              	.LVL2:
 105:Peripherals/src/gd32f1x0_adc.c ****     /* Release ADC1 from reset state */
 106:Peripherals/src/gd32f1x0_adc.c ****     RCC_APB2PeriphReset_Enable(RCC_APB2PERIPH_ADC1RST, DISABLE);
  42              		.loc 1 106 0
  43 000e 4FF40070 		mov	r0, #512
  44 0012 0021     		movs	r1, #0
  45 0014 FFF7FEFF 		bl	RCC_APB2PeriphReset_Enable
  46              	.LVL3:
 107:Peripherals/src/gd32f1x0_adc.c ****     /* Reset ADC1 init structure parameters values */
 108:Peripherals/src/gd32f1x0_adc.c ****     /* Initialize the ADC_Mode_Scan member,disable scan mode */
 109:Peripherals/src/gd32f1x0_adc.c ****     ADC_InitParaStruct->ADC_Mode_Scan = DISABLE;
  47              		.loc 1 109 0
  48 0018 0023     		movs	r3, #0
  49 001a 2373     		strb	r3, [r4, #12]
 110:Peripherals/src/gd32f1x0_adc.c ****     /* Initialize the ADC_Mode_Continuous member,disable continuous mode */
 111:Peripherals/src/gd32f1x0_adc.c ****     ADC_InitParaStruct->ADC_Mode_Continuous = DISABLE;
  50              		.loc 1 111 0
  51 001c 6373     		strb	r3, [r4, #13]
 112:Peripherals/src/gd32f1x0_adc.c ****     /* Initialize the ADC_Trig_External member,choose T1 CC1 as external trigger */
 113:Peripherals/src/gd32f1x0_adc.c ****     ADC_InitParaStruct->ADC_Trig_External = ADC_EXTERNAL_TRIGGER_MODE_T1_CC1;
  52              		.loc 1 113 0
  53 001e 2360     		str	r3, [r4]
 114:Peripherals/src/gd32f1x0_adc.c ****     /* Initialize the ADC_Data_Align member,specifies the ADC data alignment right */
 115:Peripherals/src/gd32f1x0_adc.c ****     ADC_InitParaStruct->ADC_Data_Align = ADC_DATAALIGN_RIGHT;
  54              		.loc 1 115 0
  55 0020 A360     		str	r3, [r4, #8]
 116:Peripherals/src/gd32f1x0_adc.c ****     /* Initialize the ADC_Channel_Number member,only 1 channel */
 117:Peripherals/src/gd32f1x0_adc.c ****     ADC_InitParaStruct->ADC_Channel_Number = 1;
ARM GAS  /tmp/cca0w1Vg.s 			page 4


  56              		.loc 1 117 0
  57 0022 0123     		movs	r3, #1
  58 0024 2371     		strb	r3, [r4, #4]
  59 0026 10BD     		pop	{r4, pc}
  60              		.cfi_endproc
  61              	.LFE29:
  63              		.section	.text.ADC_Init,"ax",%progbits
  64              		.align	2
  65              		.global	ADC_Init
  66              		.thumb
  67              		.thumb_func
  69              	ADC_Init:
  70              	.LFB30:
 118:Peripherals/src/gd32f1x0_adc.c **** }
 119:Peripherals/src/gd32f1x0_adc.c **** 
 120:Peripherals/src/gd32f1x0_adc.c **** /**
 121:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Initialize the ADC1 interface parameters.
 122:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_InitParaStruct: the sturct ADC_InitPara pointer.
 123:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 124:Peripherals/src/gd32f1x0_adc.c ****   */
 125:Peripherals/src/gd32f1x0_adc.c **** void ADC_Init(ADC_InitPara* ADC_InitParaStruct)
 126:Peripherals/src/gd32f1x0_adc.c **** {
  71              		.loc 1 126 0
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 0
  74              		@ frame_needed = 0, uses_anonymous_args = 0
  75              		@ link register save eliminated.
  76              	.LVL4:
  77 0000 10B4     		push	{r4}
  78              	.LCFI1:
  79              		.cfi_def_cfa_offset 4
  80              		.cfi_offset 4, -4
  81              	.LVL5:
 127:Peripherals/src/gd32f1x0_adc.c ****     uint32_t temp1 = 0;
 128:Peripherals/src/gd32f1x0_adc.c ****     uint8_t temp2 = 0;
 129:Peripherals/src/gd32f1x0_adc.c ****     /*---------------------------- ADC1 CTLR1 Configuration -----------------*/
 130:Peripherals/src/gd32f1x0_adc.c ****     /* Get the ADC1 CTLR1 previous value */
 131:Peripherals/src/gd32f1x0_adc.c ****     temp1 = ADC1->CTLR1;
  82              		.loc 1 131 0
  83 0002 0F4B     		ldr	r3, .L3
  84 0004 5A68     		ldr	r2, [r3, #4]
  85              	.LVL6:
 132:Peripherals/src/gd32f1x0_adc.c ****     /* Clear SM bits */
 133:Peripherals/src/gd32f1x0_adc.c ****     temp1 &= CTLR1_BITS_CLEAR;
  86              		.loc 1 133 0
  87 0006 22F48072 		bic	r2, r2, #256
  88              	.LVL7:
 134:Peripherals/src/gd32f1x0_adc.c ****     /* Configure ADC1: scan conversion mode */
 135:Peripherals/src/gd32f1x0_adc.c ****     /* Configure SCAN bit according to ADC_Mode_Scan value */
 136:Peripherals/src/gd32f1x0_adc.c ****     temp1 |= ((uint32_t)ADC_InitParaStruct->ADC_Mode_Scan << 8);
  89              		.loc 1 136 0
  90 000a 017B     		ldrb	r1, [r0, #12]	@ zero_extendqisi2
  91 000c 42EA0122 		orr	r2, r2, r1, lsl #8
  92              	.LVL8:
 137:Peripherals/src/gd32f1x0_adc.c ****     /* Write new value to ADC1 CTLR1 */
 138:Peripherals/src/gd32f1x0_adc.c ****     ADC1->CTLR1 = temp1;
  93              		.loc 1 138 0
ARM GAS  /tmp/cca0w1Vg.s 			page 5


  94 0010 5A60     		str	r2, [r3, #4]
 139:Peripherals/src/gd32f1x0_adc.c **** 
 140:Peripherals/src/gd32f1x0_adc.c ****     /*---------------------------- ADC1 CTLR2 Configuration -----------------*/
 141:Peripherals/src/gd32f1x0_adc.c ****     /* Get the ADC1 CTLR2 previous value */
 142:Peripherals/src/gd32f1x0_adc.c ****     temp1 = ADC1->CTLR2;
  95              		.loc 1 142 0
  96 0012 9968     		ldr	r1, [r3, #8]
  97              	.LVL9:
 143:Peripherals/src/gd32f1x0_adc.c ****     /* Clear CTN, DAL and ETSRC bits */
 144:Peripherals/src/gd32f1x0_adc.c ****     temp1 &= CTLR2_BITS_CLEAR;
  98              		.loc 1 144 0
  99 0014 0B4A     		ldr	r2, .L3+4
 100 0016 0A40     		ands	r2, r2, r1
 101              	.LVL10:
 145:Peripherals/src/gd32f1x0_adc.c ****     /* Configure ADC1: external trigger mode select and continuous conversion mode */
 146:Peripherals/src/gd32f1x0_adc.c ****     /* Configure DAL bit according to ADC_Data_Align value */
 147:Peripherals/src/gd32f1x0_adc.c ****     /* Configure ETSRC bits according to ADC_Trig_External value */
 148:Peripherals/src/gd32f1x0_adc.c ****     /* Configure CTN bit according to ADC_Mode_Continuous value */
 149:Peripherals/src/gd32f1x0_adc.c ****     temp1 |= (uint32_t)(ADC_InitParaStruct->ADC_Data_Align | ADC_InitParaStruct->ADC_Trig_External 
 102              		.loc 1 149 0
 103 0018 8468     		ldr	r4, [r0, #8]
 104 001a 0168     		ldr	r1, [r0]
 105 001c 2143     		orrs	r1, r1, r4
 150:Peripherals/src/gd32f1x0_adc.c ****             ((uint32_t)ADC_InitParaStruct->ADC_Mode_Continuous << 1));
 106              		.loc 1 150 0
 107 001e 447B     		ldrb	r4, [r0, #13]	@ zero_extendqisi2
 149:Peripherals/src/gd32f1x0_adc.c ****     temp1 |= (uint32_t)(ADC_InitParaStruct->ADC_Data_Align | ADC_InitParaStruct->ADC_Trig_External 
 108              		.loc 1 149 0
 109 0020 41EA4401 		orr	r1, r1, r4, lsl #1
 110 0024 0A43     		orrs	r2, r2, r1
 111              	.LVL11:
 151:Peripherals/src/gd32f1x0_adc.c ****     /* Write new value to ADC1 CTLR2 */
 152:Peripherals/src/gd32f1x0_adc.c ****     ADC1->CTLR2 = temp1;
 112              		.loc 1 152 0
 113 0026 9A60     		str	r2, [r3, #8]
 153:Peripherals/src/gd32f1x0_adc.c **** 
 154:Peripherals/src/gd32f1x0_adc.c ****     /*---------------------------- ADC1 RSQ1 Configuration -----------------*/
 155:Peripherals/src/gd32f1x0_adc.c ****     /* Get the ADC1 RSQ1 previous value */
 156:Peripherals/src/gd32f1x0_adc.c ****     temp1 = ADC1->RSQ1;
 114              		.loc 1 156 0
 115 0028 D96A     		ldr	r1, [r3, #44]
 116              	.LVL12:
 157:Peripherals/src/gd32f1x0_adc.c ****     /* Clear RL bits */
 158:Peripherals/src/gd32f1x0_adc.c ****     temp1 &= RSQ1_BITS_CLEAR;
 117              		.loc 1 158 0
 118 002a 21F47001 		bic	r1, r1, #15728640
 119              	.LVL13:
 159:Peripherals/src/gd32f1x0_adc.c ****     /* Configure ADC1: regular channel sequence length */
 160:Peripherals/src/gd32f1x0_adc.c ****     /* Configure RL bits according to ADC_Channel_Number value */
 161:Peripherals/src/gd32f1x0_adc.c ****     temp2 |= (uint8_t) (ADC_InitParaStruct->ADC_Channel_Number - (uint8_t)1);
 120              		.loc 1 161 0
 121 002e 0279     		ldrb	r2, [r0, #4]	@ zero_extendqisi2
 122 0030 013A     		subs	r2, r2, #1
 123 0032 D2B2     		uxtb	r2, r2
 124              	.LVL14:
 162:Peripherals/src/gd32f1x0_adc.c ****     temp1 |= (uint32_t)temp2 << 20;
 125              		.loc 1 162 0
ARM GAS  /tmp/cca0w1Vg.s 			page 6


 126 0034 41EA0252 		orr	r2, r1, r2, lsl #20
 127              	.LVL15:
 163:Peripherals/src/gd32f1x0_adc.c ****     /* Write new value to ADC1 RSQ1 */
 164:Peripherals/src/gd32f1x0_adc.c ****     ADC1->RSQ1 = temp1;
 128              		.loc 1 164 0
 129 0038 DA62     		str	r2, [r3, #44]
 130              	.LVL16:
 165:Peripherals/src/gd32f1x0_adc.c **** }
 131              		.loc 1 165 0
 132 003a 5DF8044B 		ldr	r4, [sp], #4
 133 003e 7047     		bx	lr
 134              	.L4:
 135              		.align	2
 136              	.L3:
 137 0040 00240140 		.word	1073816576
 138 0044 FDF7F1FF 		.word	-919555
 139              		.cfi_endproc
 140              	.LFE30:
 142              		.section	.text.ADC_Enable,"ax",%progbits
 143              		.align	2
 144              		.global	ADC_Enable
 145              		.thumb
 146              		.thumb_func
 148              	ADC_Enable:
 149              	.LFB31:
 166:Peripherals/src/gd32f1x0_adc.c **** 
 167:Peripherals/src/gd32f1x0_adc.c **** /**
 168:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable the ADC1 interface.
 169:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: New state of the ADC1 interface.
 170:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
 171:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 172:Peripherals/src/gd32f1x0_adc.c ****   */
 173:Peripherals/src/gd32f1x0_adc.c **** void ADC_Enable(TypeState NewValue)
 174:Peripherals/src/gd32f1x0_adc.c **** {
 150              		.loc 1 174 0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		@ link register save eliminated.
 155              	.LVL17:
 175:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 156              		.loc 1 175 0
 157 0000 28B1     		cbz	r0, .L6
 176:Peripherals/src/gd32f1x0_adc.c ****     {
 177:Peripherals/src/gd32f1x0_adc.c ****         /* Enable the ADC1 interface */
 178:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 |= CTLR2_ADCON_SET;
 158              		.loc 1 178 0
 159 0002 064B     		ldr	r3, .L8
 160 0004 9A68     		ldr	r2, [r3, #8]
 161 0006 42F00102 		orr	r2, r2, #1
 162 000a 9A60     		str	r2, [r3, #8]
 163 000c 7047     		bx	lr
 164              	.L6:
 179:Peripherals/src/gd32f1x0_adc.c ****     }
 180:Peripherals/src/gd32f1x0_adc.c ****     else
 181:Peripherals/src/gd32f1x0_adc.c ****     {
 182:Peripherals/src/gd32f1x0_adc.c ****         /* Disable the ADC1 interface */
ARM GAS  /tmp/cca0w1Vg.s 			page 7


 183:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 &= ~CTLR2_ADCON_SET;
 165              		.loc 1 183 0
 166 000e 034B     		ldr	r3, .L8
 167 0010 9A68     		ldr	r2, [r3, #8]
 168 0012 22F00102 		bic	r2, r2, #1
 169 0016 9A60     		str	r2, [r3, #8]
 170 0018 7047     		bx	lr
 171              	.L9:
 172 001a 00BF     		.align	2
 173              	.L8:
 174 001c 00240140 		.word	1073816576
 175              		.cfi_endproc
 176              	.LFE31:
 178              		.section	.text.ADC_DMA_Enable,"ax",%progbits
 179              		.align	2
 180              		.global	ADC_DMA_Enable
 181              		.thumb
 182              		.thumb_func
 184              	ADC_DMA_Enable:
 185              	.LFB32:
 184:Peripherals/src/gd32f1x0_adc.c ****     }
 185:Peripherals/src/gd32f1x0_adc.c **** }
 186:Peripherals/src/gd32f1x0_adc.c **** 
 187:Peripherals/src/gd32f1x0_adc.c **** /**
 188:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable the ADC1 DMA request.
 189:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: New state of ADC1 DMA transfer.
 190:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
 191:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 192:Peripherals/src/gd32f1x0_adc.c ****   */
 193:Peripherals/src/gd32f1x0_adc.c **** void ADC_DMA_Enable(TypeState NewValue)
 194:Peripherals/src/gd32f1x0_adc.c **** {
 186              		.loc 1 194 0
 187              		.cfi_startproc
 188              		@ args = 0, pretend = 0, frame = 0
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		@ link register save eliminated.
 191              	.LVL18:
 195:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 192              		.loc 1 195 0
 193 0000 28B1     		cbz	r0, .L11
 196:Peripherals/src/gd32f1x0_adc.c ****     {
 197:Peripherals/src/gd32f1x0_adc.c ****         /* Enable ADC1 DMA request */
 198:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 |= CTLR2_DMA_SET;
 194              		.loc 1 198 0
 195 0002 064B     		ldr	r3, .L13
 196 0004 9A68     		ldr	r2, [r3, #8]
 197 0006 42F48072 		orr	r2, r2, #256
 198 000a 9A60     		str	r2, [r3, #8]
 199 000c 7047     		bx	lr
 200              	.L11:
 199:Peripherals/src/gd32f1x0_adc.c ****     }
 200:Peripherals/src/gd32f1x0_adc.c ****     else
 201:Peripherals/src/gd32f1x0_adc.c ****     {
 202:Peripherals/src/gd32f1x0_adc.c ****         /* Disable ADC1 DMA request */
 203:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 &= ~CTLR2_DMA_SET;
 201              		.loc 1 203 0
 202 000e 034B     		ldr	r3, .L13
ARM GAS  /tmp/cca0w1Vg.s 			page 8


 203 0010 9A68     		ldr	r2, [r3, #8]
 204 0012 22F48072 		bic	r2, r2, #256
 205 0016 9A60     		str	r2, [r3, #8]
 206 0018 7047     		bx	lr
 207              	.L14:
 208 001a 00BF     		.align	2
 209              	.L13:
 210 001c 00240140 		.word	1073816576
 211              		.cfi_endproc
 212              	.LFE32:
 214              		.section	.text.ADC_INTConfig,"ax",%progbits
 215              		.align	2
 216              		.global	ADC_INTConfig
 217              		.thumb
 218              		.thumb_func
 220              	ADC_INTConfig:
 221              	.LFB33:
 204:Peripherals/src/gd32f1x0_adc.c ****     }
 205:Peripherals/src/gd32f1x0_adc.c **** }
 206:Peripherals/src/gd32f1x0_adc.c **** 
 207:Peripherals/src/gd32f1x0_adc.c **** /**
 208:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable the specified ADC1 interrupts.
 209:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_INT: Specifies ADC1 interrupt sources.
 210:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be any combination of the following values:
 211:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INT_EOC: Conversion over interrupt mask
 212:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INT_AWD: Analog watchdog interrupt mask
 213:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INT_IEOC: Inserted conversion over interrupt mask
 214:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: ADC1 interrupts state.
 215:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
 216:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 217:Peripherals/src/gd32f1x0_adc.c ****   */
 218:Peripherals/src/gd32f1x0_adc.c **** void ADC_INTConfig(uint16_t ADC_INT, TypeState NewValue)
 219:Peripherals/src/gd32f1x0_adc.c **** {
 222              		.loc 1 219 0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              		@ link register save eliminated.
 227              	.LVL19:
 220:Peripherals/src/gd32f1x0_adc.c ****     uint8_t temp_it = 0;
 221:Peripherals/src/gd32f1x0_adc.c **** 
 222:Peripherals/src/gd32f1x0_adc.c ****     /* ADC1 INT old state */
 223:Peripherals/src/gd32f1x0_adc.c ****     temp_it = (uint8_t)ADC_INT;
 228              		.loc 1 223 0
 229 0000 C0B2     		uxtb	r0, r0
 230              	.LVL20:
 224:Peripherals/src/gd32f1x0_adc.c **** 
 225:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 231              		.loc 1 225 0
 232 0002 21B1     		cbz	r1, .L16
 226:Peripherals/src/gd32f1x0_adc.c ****     {
 227:Peripherals/src/gd32f1x0_adc.c ****         /* Enable the selected ADC1 interrupts */
 228:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR1 |= temp_it;
 233              		.loc 1 228 0
 234 0004 054B     		ldr	r3, .L18
 235 0006 5A68     		ldr	r2, [r3, #4]
 236 0008 1043     		orrs	r0, r0, r2
ARM GAS  /tmp/cca0w1Vg.s 			page 9


 237              	.LVL21:
 238 000a 5860     		str	r0, [r3, #4]
 239 000c 7047     		bx	lr
 240              	.L16:
 229:Peripherals/src/gd32f1x0_adc.c ****     }
 230:Peripherals/src/gd32f1x0_adc.c ****     else
 231:Peripherals/src/gd32f1x0_adc.c ****     {
 232:Peripherals/src/gd32f1x0_adc.c ****         /* Disable the selected ADC1 interrupts */
 233:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR1 &= (~(uint32_t)temp_it);
 241              		.loc 1 233 0
 242 000e 034B     		ldr	r3, .L18
 243 0010 5A68     		ldr	r2, [r3, #4]
 244 0012 22EA0000 		bic	r0, r2, r0
 245 0016 5860     		str	r0, [r3, #4]
 246 0018 7047     		bx	lr
 247              	.L19:
 248 001a 00BF     		.align	2
 249              	.L18:
 250 001c 00240140 		.word	1073816576
 251              		.cfi_endproc
 252              	.LFE33:
 254              		.section	.text.ADC_Calibration,"ax",%progbits
 255              		.align	2
 256              		.global	ADC_Calibration
 257              		.thumb
 258              		.thumb_func
 260              	ADC_Calibration:
 261              	.LFB34:
 234:Peripherals/src/gd32f1x0_adc.c ****     }
 235:Peripherals/src/gd32f1x0_adc.c **** }
 236:Peripherals/src/gd32f1x0_adc.c **** 
 237:Peripherals/src/gd32f1x0_adc.c **** /**
 238:Peripherals/src/gd32f1x0_adc.c ****   * @brief  ADC1 calibration.
 239:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 240:Peripherals/src/gd32f1x0_adc.c ****   */
 241:Peripherals/src/gd32f1x0_adc.c **** void ADC_Calibration(void)
 242:Peripherals/src/gd32f1x0_adc.c **** {
 262              		.loc 1 242 0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 0
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266              		@ link register save eliminated.
 243:Peripherals/src/gd32f1x0_adc.c ****     /* Reset the selected ADC1 calibration registers */
 244:Peripherals/src/gd32f1x0_adc.c ****     ADC1->CTLR2 |= CTLR2_RSTCLB_SET;
 267              		.loc 1 244 0
 268 0000 0A4B     		ldr	r3, .L25
 269 0002 9A68     		ldr	r2, [r3, #8]
 270 0004 42F00802 		orr	r2, r2, #8
 271 0008 9A60     		str	r2, [r3, #8]
 245:Peripherals/src/gd32f1x0_adc.c ****     /* Check the RSTCLB bit state */
 246:Peripherals/src/gd32f1x0_adc.c ****     while((ADC1->CTLR2 & CTLR2_RSTCLB_SET));
 272              		.loc 1 246 0
 273 000a 1A46     		mov	r2, r3
 274              	.L21:
 275              		.loc 1 246 0 is_stmt 0 discriminator 1
 276 000c 9368     		ldr	r3, [r2, #8]
 277 000e 13F0080F 		tst	r3, #8
ARM GAS  /tmp/cca0w1Vg.s 			page 10


 278 0012 FBD1     		bne	.L21
 247:Peripherals/src/gd32f1x0_adc.c ****     /* Enable ADC1 calibration process */
 248:Peripherals/src/gd32f1x0_adc.c ****     ADC1->CTLR2 |= CTLR2_CLB_SET;
 279              		.loc 1 248 0 is_stmt 1
 280 0014 054B     		ldr	r3, .L25
 281 0016 9A68     		ldr	r2, [r3, #8]
 282 0018 42F00402 		orr	r2, r2, #4
 283 001c 9A60     		str	r2, [r3, #8]
 249:Peripherals/src/gd32f1x0_adc.c ****     /* Check the CLB bit state */
 250:Peripherals/src/gd32f1x0_adc.c ****     while((ADC1->CTLR2 & CTLR2_CLB_SET) != (uint32_t)RESET);
 284              		.loc 1 250 0
 285 001e 1A46     		mov	r2, r3
 286              	.L22:
 287              		.loc 1 250 0 is_stmt 0 discriminator 1
 288 0020 9368     		ldr	r3, [r2, #8]
 289 0022 13F0040F 		tst	r3, #4
 290 0026 FBD1     		bne	.L22
 251:Peripherals/src/gd32f1x0_adc.c **** }
 291              		.loc 1 251 0 is_stmt 1
 292 0028 7047     		bx	lr
 293              	.L26:
 294 002a 00BF     		.align	2
 295              	.L25:
 296 002c 00240140 		.word	1073816576
 297              		.cfi_endproc
 298              	.LFE34:
 300              		.section	.text.ADC_SoftwareStartConv_Enable,"ax",%progbits
 301              		.align	2
 302              		.global	ADC_SoftwareStartConv_Enable
 303              		.thumb
 304              		.thumb_func
 306              	ADC_SoftwareStartConv_Enable:
 307              	.LFB35:
 252:Peripherals/src/gd32f1x0_adc.c **** 
 253:Peripherals/src/gd32f1x0_adc.c **** /**
 254:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable ADC1 software start conversion .
 255:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: ADC1 software start conversion state.
 256:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
 257:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 258:Peripherals/src/gd32f1x0_adc.c ****   */
 259:Peripherals/src/gd32f1x0_adc.c **** void ADC_SoftwareStartConv_Enable(TypeState NewValue)
 260:Peripherals/src/gd32f1x0_adc.c **** {
 308              		.loc 1 260 0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              		@ link register save eliminated.
 313              	.LVL22:
 261:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 314              		.loc 1 261 0
 315 0000 28B1     		cbz	r0, .L28
 262:Peripherals/src/gd32f1x0_adc.c ****     {
 263:Peripherals/src/gd32f1x0_adc.c ****         /* ADC1 software conversion start */
 264:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 |= CTLR2_ETERC_SWRCST_SET;
 316              		.loc 1 264 0
 317 0002 064B     		ldr	r3, .L30
 318 0004 9A68     		ldr	r2, [r3, #8]
ARM GAS  /tmp/cca0w1Vg.s 			page 11


 319 0006 42F4A002 		orr	r2, r2, #5242880
 320 000a 9A60     		str	r2, [r3, #8]
 321 000c 7047     		bx	lr
 322              	.L28:
 265:Peripherals/src/gd32f1x0_adc.c ****     }
 266:Peripherals/src/gd32f1x0_adc.c ****     else
 267:Peripherals/src/gd32f1x0_adc.c ****     {
 268:Peripherals/src/gd32f1x0_adc.c ****         /* ADC1 software conversion stop */
 269:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 &= ~CTLR2_ETERC_SWRCST_SET;
 323              		.loc 1 269 0
 324 000e 034B     		ldr	r3, .L30
 325 0010 9A68     		ldr	r2, [r3, #8]
 326 0012 22F4A002 		bic	r2, r2, #5242880
 327 0016 9A60     		str	r2, [r3, #8]
 328 0018 7047     		bx	lr
 329              	.L31:
 330 001a 00BF     		.align	2
 331              	.L30:
 332 001c 00240140 		.word	1073816576
 333              		.cfi_endproc
 334              	.LFE35:
 336              		.section	.text.ADC_GetSoftwareStartConvBitState,"ax",%progbits
 337              		.align	2
 338              		.global	ADC_GetSoftwareStartConvBitState
 339              		.thumb
 340              		.thumb_func
 342              	ADC_GetSoftwareStartConvBitState:
 343              	.LFB36:
 270:Peripherals/src/gd32f1x0_adc.c ****     }
 271:Peripherals/src/gd32f1x0_adc.c **** }
 272:Peripherals/src/gd32f1x0_adc.c **** 
 273:Peripherals/src/gd32f1x0_adc.c **** /**
 274:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Get the status of ADC1 Software start conversion.
 275:Peripherals/src/gd32f1x0_adc.c ****   * @retval ADC1 software start conversion state(SET or RESET).
 276:Peripherals/src/gd32f1x0_adc.c ****   */
 277:Peripherals/src/gd32f1x0_adc.c **** TypeState ADC_GetSoftwareStartConvBitState(void)
 278:Peripherals/src/gd32f1x0_adc.c **** {
 344              		.loc 1 278 0
 345              		.cfi_startproc
 346              		@ args = 0, pretend = 0, frame = 0
 347              		@ frame_needed = 0, uses_anonymous_args = 0
 348              		@ link register save eliminated.
 279:Peripherals/src/gd32f1x0_adc.c ****     /* Check SWRCST bit state*/
 280:Peripherals/src/gd32f1x0_adc.c ****     if ((ADC1->CTLR2 & CTLR2_SWRCST_SET) != (uint32_t)RESET)
 349              		.loc 1 280 0
 350 0000 044B     		ldr	r3, .L35
 351 0002 9B68     		ldr	r3, [r3, #8]
 352 0004 13F4800F 		tst	r3, #4194304
 353 0008 01D0     		beq	.L34
 281:Peripherals/src/gd32f1x0_adc.c ****     {
 282:Peripherals/src/gd32f1x0_adc.c ****         return SET;
 354              		.loc 1 282 0
 355 000a 0120     		movs	r0, #1
 356 000c 7047     		bx	lr
 357              	.L34:
 283:Peripherals/src/gd32f1x0_adc.c ****     }
 284:Peripherals/src/gd32f1x0_adc.c ****     else
ARM GAS  /tmp/cca0w1Vg.s 			page 12


 285:Peripherals/src/gd32f1x0_adc.c ****     {
 286:Peripherals/src/gd32f1x0_adc.c ****         return RESET;
 358              		.loc 1 286 0
 359 000e 0020     		movs	r0, #0
 287:Peripherals/src/gd32f1x0_adc.c ****     }
 288:Peripherals/src/gd32f1x0_adc.c **** }
 360              		.loc 1 288 0
 361 0010 7047     		bx	lr
 362              	.L36:
 363 0012 00BF     		.align	2
 364              	.L35:
 365 0014 00240140 		.word	1073816576
 366              		.cfi_endproc
 367              	.LFE36:
 369              		.section	.text.ADC_DiscModeChannelCount_Config,"ax",%progbits
 370              		.align	2
 371              		.global	ADC_DiscModeChannelCount_Config
 372              		.thumb
 373              		.thumb_func
 375              	ADC_DiscModeChannelCount_Config:
 376              	.LFB37:
 289:Peripherals/src/gd32f1x0_adc.c **** 
 290:Peripherals/src/gd32f1x0_adc.c **** /**
 291:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Configure the ADC1 channel discontinuous mode.
 292:Peripherals/src/gd32f1x0_adc.c ****   * @param  Number: the count value of discontinuous mode regular channel
 293:Peripherals/src/gd32f1x0_adc.c ****   *   This number must be 1~8.
 294:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 295:Peripherals/src/gd32f1x0_adc.c ****   */
 296:Peripherals/src/gd32f1x0_adc.c **** void ADC_DiscModeChannelCount_Config(uint8_t Number)
 297:Peripherals/src/gd32f1x0_adc.c **** {
 377              		.loc 1 297 0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 0
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381              		@ link register save eliminated.
 382              	.LVL23:
 298:Peripherals/src/gd32f1x0_adc.c ****     uint32_t temp1 = 0;
 299:Peripherals/src/gd32f1x0_adc.c ****     uint32_t temp2 = 0;
 300:Peripherals/src/gd32f1x0_adc.c ****     /* Get the old value of CTLR1 */
 301:Peripherals/src/gd32f1x0_adc.c ****     temp1 = ADC1->CTLR1;
 383              		.loc 1 301 0
 384 0000 044B     		ldr	r3, .L38
 385 0002 5A68     		ldr	r2, [r3, #4]
 386              	.LVL24:
 302:Peripherals/src/gd32f1x0_adc.c ****     /* Clear discontinuous mode channel count */
 303:Peripherals/src/gd32f1x0_adc.c ****     temp1 &= CTLR1_DISNUM_RESET;
 387              		.loc 1 303 0
 388 0004 22F46042 		bic	r2, r2, #57344
 389              	.LVL25:
 304:Peripherals/src/gd32f1x0_adc.c ****     /* Set the discontinuous mode channel count */
 305:Peripherals/src/gd32f1x0_adc.c ****     temp2 = Number - 1;
 390              		.loc 1 305 0
 391 0008 0138     		subs	r0, r0, #1
 392              	.LVL26:
 306:Peripherals/src/gd32f1x0_adc.c ****     temp1 |= temp2 << 13;
 393              		.loc 1 306 0
 394 000a 42EA4032 		orr	r2, r2, r0, lsl #13
ARM GAS  /tmp/cca0w1Vg.s 			page 13


 395              	.LVL27:
 307:Peripherals/src/gd32f1x0_adc.c ****     /* Write to CTLR1 */
 308:Peripherals/src/gd32f1x0_adc.c ****     ADC1->CTLR1 = temp1;
 396              		.loc 1 308 0
 397 000e 5A60     		str	r2, [r3, #4]
 398 0010 7047     		bx	lr
 399              	.L39:
 400 0012 00BF     		.align	2
 401              	.L38:
 402 0014 00240140 		.word	1073816576
 403              		.cfi_endproc
 404              	.LFE37:
 406              		.section	.text.ADC_DiscMode_Enable,"ax",%progbits
 407              		.align	2
 408              		.global	ADC_DiscMode_Enable
 409              		.thumb
 410              		.thumb_func
 412              	ADC_DiscMode_Enable:
 413              	.LFB38:
 309:Peripherals/src/gd32f1x0_adc.c **** }
 310:Peripherals/src/gd32f1x0_adc.c **** 
 311:Peripherals/src/gd32f1x0_adc.c **** /**
 312:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable the discontinuous mode.
 313:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: ADC1 discontinuous mode state.
 314:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
 315:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 316:Peripherals/src/gd32f1x0_adc.c ****   */
 317:Peripherals/src/gd32f1x0_adc.c **** void ADC_DiscMode_Enable(TypeState NewValue)
 318:Peripherals/src/gd32f1x0_adc.c **** {
 414              		.loc 1 318 0
 415              		.cfi_startproc
 416              		@ args = 0, pretend = 0, frame = 0
 417              		@ frame_needed = 0, uses_anonymous_args = 0
 418              		@ link register save eliminated.
 419              	.LVL28:
 319:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 420              		.loc 1 319 0
 421 0000 28B1     		cbz	r0, .L41
 320:Peripherals/src/gd32f1x0_adc.c ****     {
 321:Peripherals/src/gd32f1x0_adc.c ****         /* Enable ADC1 regular discontinuous mode */
 322:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR1 |= CTLR1_DISRC_SET;
 422              		.loc 1 322 0
 423 0002 064B     		ldr	r3, .L43
 424 0004 5A68     		ldr	r2, [r3, #4]
 425 0006 42F40062 		orr	r2, r2, #2048
 426 000a 5A60     		str	r2, [r3, #4]
 427 000c 7047     		bx	lr
 428              	.L41:
 323:Peripherals/src/gd32f1x0_adc.c ****     }
 324:Peripherals/src/gd32f1x0_adc.c ****     else
 325:Peripherals/src/gd32f1x0_adc.c ****     {
 326:Peripherals/src/gd32f1x0_adc.c ****         /* Disable ADC1 regular discontinuous mode */
 327:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR1 &= ~CTLR1_DISRC_SET;
 429              		.loc 1 327 0
 430 000e 034B     		ldr	r3, .L43
 431 0010 5A68     		ldr	r2, [r3, #4]
 432 0012 22F40062 		bic	r2, r2, #2048
ARM GAS  /tmp/cca0w1Vg.s 			page 14


 433 0016 5A60     		str	r2, [r3, #4]
 434 0018 7047     		bx	lr
 435              	.L44:
 436 001a 00BF     		.align	2
 437              	.L43:
 438 001c 00240140 		.word	1073816576
 439              		.cfi_endproc
 440              	.LFE38:
 442              		.section	.text.ADC_RegularChannel_Config,"ax",%progbits
 443              		.align	2
 444              		.global	ADC_RegularChannel_Config
 445              		.thumb
 446              		.thumb_func
 448              	ADC_RegularChannel_Config:
 449              	.LFB39:
 328:Peripherals/src/gd32f1x0_adc.c ****     }
 329:Peripherals/src/gd32f1x0_adc.c **** }
 330:Peripherals/src/gd32f1x0_adc.c **** 
 331:Peripherals/src/gd32f1x0_adc.c **** /**
 332:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Configure array and sample time.
 333:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_Channel: the selected ADC channel.
 334:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be as follows:
 335:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_0: ADC Channel0
 336:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_1: ADC Channel1
 337:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_2: ADC Channel2
 338:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_3: ADC Channel3
 339:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_4: ADC Channel4
 340:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_5: ADC Channel5
 341:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_6: ADC Channel6
 342:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_7: ADC Channel7
 343:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_8: ADC Channel8
 344:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_9: ADC Channel9
 345:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_10: ADC Channel10
 346:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_11: ADC Channel11
 347:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_12: ADC Channel12
 348:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_13: ADC Channel13
 349:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_14: ADC Channel14
 350:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_15: ADC Channel15
 351:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_16: ADC Channel16
 352:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_17: ADC Channel17
 353:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_18: ADC Channel18
 354:Peripherals/src/gd32f1x0_adc.c ****   * @param  Array: The regular group sequencer rank. This parameter must be between 1 to 16.
 355:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_SampleTime: The sample time value.
 356:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be one of the following values:
 357:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_1POINT5: 1.5 cycles
 358:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_7POINT5: 7.5 cycles
 359:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_13POINT5: 13.5 cycles
 360:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_28POINT5: 28.5 cycles
 361:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_41POINT5: 41.5 cycles
 362:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_55POINT5: 55.5 cycles
 363:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_71POINT5: 71.5 cycles
 364:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_239POINT5: 239.5 cycles
 365:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 366:Peripherals/src/gd32f1x0_adc.c ****   */
 367:Peripherals/src/gd32f1x0_adc.c **** void ADC_RegularChannel_Config(uint8_t ADC_Channel, uint8_t Array, uint8_t ADC_SampleTime)
 368:Peripherals/src/gd32f1x0_adc.c **** {
 450              		.loc 1 368 0
ARM GAS  /tmp/cca0w1Vg.s 			page 15


 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 455              	.LVL29:
 456 0000 70B4     		push	{r4, r5, r6}
 457              	.LCFI2:
 458              		.cfi_def_cfa_offset 12
 459              		.cfi_offset 4, -12
 460              		.cfi_offset 5, -8
 461              		.cfi_offset 6, -4
 462              	.LVL30:
 369:Peripherals/src/gd32f1x0_adc.c ****     uint32_t temp1 = 0, temp2 = 0;
 370:Peripherals/src/gd32f1x0_adc.c **** 
 371:Peripherals/src/gd32f1x0_adc.c ****     /* if ADC_Channel is between 10 to 18 */
 372:Peripherals/src/gd32f1x0_adc.c ****     if (ADC_Channel > ADC_CHANNEL_9)
 463              		.loc 1 372 0
 464 0002 0928     		cmp	r0, #9
 465 0004 0FD9     		bls	.L46
 373:Peripherals/src/gd32f1x0_adc.c ****     {
 374:Peripherals/src/gd32f1x0_adc.c ****         /* Get SPT1 value */
 375:Peripherals/src/gd32f1x0_adc.c ****         temp1 = ADC1->SPT1;
 466              		.loc 1 375 0
 467 0006 264B     		ldr	r3, .L51
 468 0008 DE68     		ldr	r6, [r3, #12]
 469              	.LVL31:
 376:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the mask to clear */
 377:Peripherals/src/gd32f1x0_adc.c ****         temp2 = SPT1_SPT_SET << (3 * (ADC_Channel - 10));
 470              		.loc 1 377 0
 471 000a A0F10A04 		sub	r4, r0, #10
 472 000e 04EB4404 		add	r4, r4, r4, lsl #1
 473 0012 0725     		movs	r5, #7
 474 0014 A540     		lsls	r5, r5, r4
 475              	.LVL32:
 378:Peripherals/src/gd32f1x0_adc.c ****         /* Clear sample time */
 379:Peripherals/src/gd32f1x0_adc.c ****         temp1 &= ~temp2;
 476              		.loc 1 379 0
 477 0016 26EA0505 		bic	r5, r6, r5
 478              	.LVL33:
 380:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the mask to set */
 381:Peripherals/src/gd32f1x0_adc.c ****         temp2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 479              		.loc 1 381 0
 480 001a 02FA04F4 		lsl	r4, r2, r4
 481              	.LVL34:
 382:Peripherals/src/gd32f1x0_adc.c ****         /* Configure sample time */
 383:Peripherals/src/gd32f1x0_adc.c ****         temp1 |= temp2;
 482              		.loc 1 383 0
 483 001e 45EA0402 		orr	r2, r5, r4
 484              	.LVL35:
 384:Peripherals/src/gd32f1x0_adc.c ****         /* Write to SPT1 */
 385:Peripherals/src/gd32f1x0_adc.c ****         ADC1->SPT1 = temp1;
 485              		.loc 1 385 0
 486 0022 DA60     		str	r2, [r3, #12]
 487 0024 0CE0     		b	.L47
 488              	.LVL36:
 489              	.L46:
 386:Peripherals/src/gd32f1x0_adc.c ****     }
ARM GAS  /tmp/cca0w1Vg.s 			page 16


 387:Peripherals/src/gd32f1x0_adc.c ****     else /* ADC_Channel is between 0 to 9 */
 388:Peripherals/src/gd32f1x0_adc.c ****     {
 389:Peripherals/src/gd32f1x0_adc.c ****         /* Get SPT2 value */
 390:Peripherals/src/gd32f1x0_adc.c ****         temp1 = ADC1->SPT2;
 490              		.loc 1 390 0
 491 0026 1E4B     		ldr	r3, .L51
 492 0028 1E69     		ldr	r6, [r3, #16]
 493              	.LVL37:
 391:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the mask to clear */
 392:Peripherals/src/gd32f1x0_adc.c ****         temp2 = SPT2_SPT_SET << (3 * ADC_Channel);
 494              		.loc 1 392 0
 495 002a 00EB4004 		add	r4, r0, r0, lsl #1
 496 002e 0725     		movs	r5, #7
 497 0030 A540     		lsls	r5, r5, r4
 498              	.LVL38:
 393:Peripherals/src/gd32f1x0_adc.c ****         /* Clear sample time */
 394:Peripherals/src/gd32f1x0_adc.c ****         temp1 &= ~temp2;
 499              		.loc 1 394 0
 500 0032 26EA0505 		bic	r5, r6, r5
 501              	.LVL39:
 395:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the mask to set */
 396:Peripherals/src/gd32f1x0_adc.c ****         temp2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 502              		.loc 1 396 0
 503 0036 02FA04F4 		lsl	r4, r2, r4
 504              	.LVL40:
 397:Peripherals/src/gd32f1x0_adc.c ****         /* Set sample time */
 398:Peripherals/src/gd32f1x0_adc.c ****         temp1 |= temp2;
 505              		.loc 1 398 0
 506 003a 45EA0402 		orr	r2, r5, r4
 507              	.LVL41:
 399:Peripherals/src/gd32f1x0_adc.c ****         /* Write to SPT2 */
 400:Peripherals/src/gd32f1x0_adc.c ****         ADC1->SPT2 = temp1;
 508              		.loc 1 400 0
 509 003e 1A61     		str	r2, [r3, #16]
 510              	.L47:
 401:Peripherals/src/gd32f1x0_adc.c ****     }
 402:Peripherals/src/gd32f1x0_adc.c ****     /* For Array 1 to 6 */
 403:Peripherals/src/gd32f1x0_adc.c ****     if (Array < 7)
 511              		.loc 1 403 0
 512 0040 0629     		cmp	r1, #6
 513 0042 0DD8     		bhi	.L48
 404:Peripherals/src/gd32f1x0_adc.c ****     {
 405:Peripherals/src/gd32f1x0_adc.c ****         /* Get RSQ3 value */
 406:Peripherals/src/gd32f1x0_adc.c ****         temp1 = ADC1->RSQ3;
 514              		.loc 1 406 0
 515 0044 164B     		ldr	r3, .L51
 516 0046 5C6B     		ldr	r4, [r3, #52]
 517              	.LVL42:
 407:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the mask to clear */
 408:Peripherals/src/gd32f1x0_adc.c ****         temp2 = RSQ3_RSQ_SET << (5 * (Array - 1));
 518              		.loc 1 408 0
 519 0048 0139     		subs	r1, r1, #1
 520              	.LVL43:
 521 004a 01EB8101 		add	r1, r1, r1, lsl #2
 522 004e 1F22     		movs	r2, #31
 523 0050 8A40     		lsls	r2, r2, r1
 524              	.LVL44:
ARM GAS  /tmp/cca0w1Vg.s 			page 17


 409:Peripherals/src/gd32f1x0_adc.c ****         /* Clear RSQ3 bits */
 410:Peripherals/src/gd32f1x0_adc.c ****         temp1 &= ~temp2;
 525              		.loc 1 410 0
 526 0052 24EA0202 		bic	r2, r4, r2
 527              	.LVL45:
 411:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the mask to set */
 412:Peripherals/src/gd32f1x0_adc.c ****         temp2 = (uint32_t)ADC_Channel << (5 * (Array - 1));
 528              		.loc 1 412 0
 529 0056 8840     		lsls	r0, r0, r1
 530              	.LVL46:
 413:Peripherals/src/gd32f1x0_adc.c ****         /* Configure the RSQ3 bits */
 414:Peripherals/src/gd32f1x0_adc.c ****         temp1 |= temp2;
 531              		.loc 1 414 0
 532 0058 42EA0001 		orr	r1, r2, r0
 533              	.LVL47:
 415:Peripherals/src/gd32f1x0_adc.c ****         /* Write to RSQ3 */
 416:Peripherals/src/gd32f1x0_adc.c ****         ADC1->RSQ3 = temp1;
 534              		.loc 1 416 0
 535 005c 5963     		str	r1, [r3, #52]
 536 005e 1CE0     		b	.L45
 537              	.LVL48:
 538              	.L48:
 417:Peripherals/src/gd32f1x0_adc.c ****     }
 418:Peripherals/src/gd32f1x0_adc.c ****     /* For Array 7 to 12 */
 419:Peripherals/src/gd32f1x0_adc.c ****     else if (Array < 13)
 539              		.loc 1 419 0
 540 0060 0C29     		cmp	r1, #12
 541 0062 0DD8     		bhi	.L50
 420:Peripherals/src/gd32f1x0_adc.c ****     {
 421:Peripherals/src/gd32f1x0_adc.c ****         /* Get RSQ2 value */
 422:Peripherals/src/gd32f1x0_adc.c ****         temp1 = ADC1->RSQ2;
 542              		.loc 1 422 0
 543 0064 0E4B     		ldr	r3, .L51
 544 0066 1C6B     		ldr	r4, [r3, #48]
 545              	.LVL49:
 423:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the mask to clear */
 424:Peripherals/src/gd32f1x0_adc.c ****         temp2 = RSQ2_RSQ_SET << (5 * (Array - 7));
 546              		.loc 1 424 0
 547 0068 0739     		subs	r1, r1, #7
 548              	.LVL50:
 549 006a 01EB8101 		add	r1, r1, r1, lsl #2
 550 006e 1F22     		movs	r2, #31
 551 0070 8A40     		lsls	r2, r2, r1
 552              	.LVL51:
 425:Peripherals/src/gd32f1x0_adc.c ****         /* Clear the old RSQ2 bits */
 426:Peripherals/src/gd32f1x0_adc.c ****         temp1 &= ~temp2;
 553              		.loc 1 426 0
 554 0072 24EA0202 		bic	r2, r4, r2
 555              	.LVL52:
 427:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the mask to set */
 428:Peripherals/src/gd32f1x0_adc.c ****         temp2 = (uint32_t)ADC_Channel << (5 * (Array - 7));
 556              		.loc 1 428 0
 557 0076 8840     		lsls	r0, r0, r1
 558              	.LVL53:
 429:Peripherals/src/gd32f1x0_adc.c ****         /* Set the RSQ2 bits  */
 430:Peripherals/src/gd32f1x0_adc.c ****         temp1 |= temp2;
 559              		.loc 1 430 0
ARM GAS  /tmp/cca0w1Vg.s 			page 18


 560 0078 42EA0001 		orr	r1, r2, r0
 561              	.LVL54:
 431:Peripherals/src/gd32f1x0_adc.c ****         /* Write to RSQ2 */
 432:Peripherals/src/gd32f1x0_adc.c ****         ADC1->RSQ2 = temp1;
 562              		.loc 1 432 0
 563 007c 1963     		str	r1, [r3, #48]
 564 007e 0CE0     		b	.L45
 565              	.LVL55:
 566              	.L50:
 433:Peripherals/src/gd32f1x0_adc.c ****     }
 434:Peripherals/src/gd32f1x0_adc.c ****     /* For Array 13 to 16 */
 435:Peripherals/src/gd32f1x0_adc.c ****     else
 436:Peripherals/src/gd32f1x0_adc.c ****     {
 437:Peripherals/src/gd32f1x0_adc.c ****         /* Get RSQ1 value */
 438:Peripherals/src/gd32f1x0_adc.c ****         temp1 = ADC1->RSQ1;
 567              		.loc 1 438 0
 568 0080 074B     		ldr	r3, .L51
 569 0082 DC6A     		ldr	r4, [r3, #44]
 570              	.LVL56:
 439:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the mask to clear */
 440:Peripherals/src/gd32f1x0_adc.c ****         temp2 = RSQ1_RSQ_SET << (5 * (Array - 13));
 571              		.loc 1 440 0
 572 0084 0D39     		subs	r1, r1, #13
 573              	.LVL57:
 574 0086 01EB8101 		add	r1, r1, r1, lsl #2
 575 008a 1F22     		movs	r2, #31
 576 008c 8A40     		lsls	r2, r2, r1
 577              	.LVL58:
 441:Peripherals/src/gd32f1x0_adc.c ****         /* Clear the old RSQ1 bits */
 442:Peripherals/src/gd32f1x0_adc.c ****         temp1 &= ~temp2;
 578              		.loc 1 442 0
 579 008e 24EA0202 		bic	r2, r4, r2
 580              	.LVL59:
 443:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the mask to set */
 444:Peripherals/src/gd32f1x0_adc.c ****         temp2 = (uint32_t)ADC_Channel << (5 * (Array - 13));
 581              		.loc 1 444 0
 582 0092 8840     		lsls	r0, r0, r1
 583              	.LVL60:
 445:Peripherals/src/gd32f1x0_adc.c ****         /* Set the RSQ1 bits */
 446:Peripherals/src/gd32f1x0_adc.c ****         temp1 |= temp2;
 584              		.loc 1 446 0
 585 0094 42EA0001 		orr	r1, r2, r0
 586              	.LVL61:
 447:Peripherals/src/gd32f1x0_adc.c ****         /* Write to RSQ1 */
 448:Peripherals/src/gd32f1x0_adc.c ****         ADC1->RSQ1 = temp1;
 587              		.loc 1 448 0
 588 0098 D962     		str	r1, [r3, #44]
 589              	.L45:
 449:Peripherals/src/gd32f1x0_adc.c ****     }
 450:Peripherals/src/gd32f1x0_adc.c **** }
 590              		.loc 1 450 0
 591 009a 70BC     		pop	{r4, r5, r6}
 592 009c 7047     		bx	lr
 593              	.L52:
 594 009e 00BF     		.align	2
 595              	.L51:
 596 00a0 00240140 		.word	1073816576
ARM GAS  /tmp/cca0w1Vg.s 			page 19


 597              		.cfi_endproc
 598              	.LFE39:
 600              		.section	.text.ADC_ExternalTrigConv_Enable,"ax",%progbits
 601              		.align	2
 602              		.global	ADC_ExternalTrigConv_Enable
 603              		.thumb
 604              		.thumb_func
 606              	ADC_ExternalTrigConv_Enable:
 607              	.LFB40:
 451:Peripherals/src/gd32f1x0_adc.c **** 
 452:Peripherals/src/gd32f1x0_adc.c **** /**
 453:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable the ADC1 external conversion .
 454:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: ADC1 external trigger state.
 455:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
 456:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 457:Peripherals/src/gd32f1x0_adc.c ****   */
 458:Peripherals/src/gd32f1x0_adc.c **** void ADC_ExternalTrigConv_Enable(TypeState NewValue)
 459:Peripherals/src/gd32f1x0_adc.c **** {
 608              		.loc 1 459 0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612              		@ link register save eliminated.
 613              	.LVL62:
 460:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 614              		.loc 1 460 0
 615 0000 28B1     		cbz	r0, .L54
 461:Peripherals/src/gd32f1x0_adc.c ****     {
 462:Peripherals/src/gd32f1x0_adc.c ****         /* Enable external trigger conversion */
 463:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 |= CTLR2_ETERC_SET;
 616              		.loc 1 463 0
 617 0002 064B     		ldr	r3, .L56
 618 0004 9A68     		ldr	r2, [r3, #8]
 619 0006 42F48012 		orr	r2, r2, #1048576
 620 000a 9A60     		str	r2, [r3, #8]
 621 000c 7047     		bx	lr
 622              	.L54:
 464:Peripherals/src/gd32f1x0_adc.c ****     }
 465:Peripherals/src/gd32f1x0_adc.c ****     else
 466:Peripherals/src/gd32f1x0_adc.c ****     {
 467:Peripherals/src/gd32f1x0_adc.c ****         /* Disable external trigger conversion */
 468:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 &= ~CTLR2_ETERC_SET;
 623              		.loc 1 468 0
 624 000e 034B     		ldr	r3, .L56
 625 0010 9A68     		ldr	r2, [r3, #8]
 626 0012 22F48012 		bic	r2, r2, #1048576
 627 0016 9A60     		str	r2, [r3, #8]
 628 0018 7047     		bx	lr
 629              	.L57:
 630 001a 00BF     		.align	2
 631              	.L56:
 632 001c 00240140 		.word	1073816576
 633              		.cfi_endproc
 634              	.LFE40:
 636              		.section	.text.ADC_GetConversionValue,"ax",%progbits
 637              		.align	2
 638              		.global	ADC_GetConversionValue
ARM GAS  /tmp/cca0w1Vg.s 			page 20


 639              		.thumb
 640              		.thumb_func
 642              	ADC_GetConversionValue:
 643              	.LFB41:
 469:Peripherals/src/gd32f1x0_adc.c ****     }
 470:Peripherals/src/gd32f1x0_adc.c **** }
 471:Peripherals/src/gd32f1x0_adc.c **** 
 472:Peripherals/src/gd32f1x0_adc.c **** /**
 473:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Return the ADC1 regular channel conversion data.
 474:Peripherals/src/gd32f1x0_adc.c ****   * @retval conversion data.
 475:Peripherals/src/gd32f1x0_adc.c ****   */
 476:Peripherals/src/gd32f1x0_adc.c **** uint16_t ADC_GetConversionValue(void)
 477:Peripherals/src/gd32f1x0_adc.c **** {
 644              		.loc 1 477 0
 645              		.cfi_startproc
 646              		@ args = 0, pretend = 0, frame = 0
 647              		@ frame_needed = 0, uses_anonymous_args = 0
 648              		@ link register save eliminated.
 478:Peripherals/src/gd32f1x0_adc.c ****     /* Return ADC1 conversion data */
 479:Peripherals/src/gd32f1x0_adc.c ****     return (uint16_t) ADC1->RDTR;
 649              		.loc 1 479 0
 650 0000 014B     		ldr	r3, .L59
 651 0002 D86C     		ldr	r0, [r3, #76]
 480:Peripherals/src/gd32f1x0_adc.c **** }
 652              		.loc 1 480 0
 653 0004 80B2     		uxth	r0, r0
 654 0006 7047     		bx	lr
 655              	.L60:
 656              		.align	2
 657              	.L59:
 658 0008 00240140 		.word	1073816576
 659              		.cfi_endproc
 660              	.LFE41:
 662              		.section	.text.ADC_AutoInsertedConv_Enable,"ax",%progbits
 663              		.align	2
 664              		.global	ADC_AutoInsertedConv_Enable
 665              		.thumb
 666              		.thumb_func
 668              	ADC_AutoInsertedConv_Enable:
 669              	.LFB42:
 481:Peripherals/src/gd32f1x0_adc.c **** 
 482:Peripherals/src/gd32f1x0_adc.c **** /**
 483:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable ADC1 automatic inserted conversion.
 484:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: ADC1 auto inserted conversion state.
 485:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
 486:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 487:Peripherals/src/gd32f1x0_adc.c ****   */
 488:Peripherals/src/gd32f1x0_adc.c **** void ADC_AutoInsertedConv_Enable(TypeState NewValue)
 489:Peripherals/src/gd32f1x0_adc.c **** {
 670              		.loc 1 489 0
 671              		.cfi_startproc
 672              		@ args = 0, pretend = 0, frame = 0
 673              		@ frame_needed = 0, uses_anonymous_args = 0
 674              		@ link register save eliminated.
 675              	.LVL63:
 490:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 676              		.loc 1 490 0
ARM GAS  /tmp/cca0w1Vg.s 			page 21


 677 0000 28B1     		cbz	r0, .L62
 491:Peripherals/src/gd32f1x0_adc.c ****     {
 492:Peripherals/src/gd32f1x0_adc.c ****         /* Enable ADC1 automatic inserted conversion */
 493:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR1 |= CTLR1_ICA_SET;
 678              		.loc 1 493 0
 679 0002 064B     		ldr	r3, .L64
 680 0004 5A68     		ldr	r2, [r3, #4]
 681 0006 42F48062 		orr	r2, r2, #1024
 682 000a 5A60     		str	r2, [r3, #4]
 683 000c 7047     		bx	lr
 684              	.L62:
 494:Peripherals/src/gd32f1x0_adc.c ****     }
 495:Peripherals/src/gd32f1x0_adc.c ****     else
 496:Peripherals/src/gd32f1x0_adc.c ****     {
 497:Peripherals/src/gd32f1x0_adc.c ****         /* Disable ADC1 automatic inserted conversion */
 498:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR1 &= ~CTLR1_ICA_SET;
 685              		.loc 1 498 0
 686 000e 034B     		ldr	r3, .L64
 687 0010 5A68     		ldr	r2, [r3, #4]
 688 0012 22F48062 		bic	r2, r2, #1024
 689 0016 5A60     		str	r2, [r3, #4]
 690 0018 7047     		bx	lr
 691              	.L65:
 692 001a 00BF     		.align	2
 693              	.L64:
 694 001c 00240140 		.word	1073816576
 695              		.cfi_endproc
 696              	.LFE42:
 698              		.section	.text.ADC_InsertedDiscMode_Enable,"ax",%progbits
 699              		.align	2
 700              		.global	ADC_InsertedDiscMode_Enable
 701              		.thumb
 702              		.thumb_func
 704              	ADC_InsertedDiscMode_Enable:
 705              	.LFB43:
 499:Peripherals/src/gd32f1x0_adc.c ****     }
 500:Peripherals/src/gd32f1x0_adc.c **** }
 501:Peripherals/src/gd32f1x0_adc.c **** 
 502:Peripherals/src/gd32f1x0_adc.c **** /**
 503:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable the discontinuous mode for ADC1 inserted group channel. 
 504:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: ADC1 discontinuous mode state.
 505:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
 506:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 507:Peripherals/src/gd32f1x0_adc.c ****   */
 508:Peripherals/src/gd32f1x0_adc.c **** void ADC_InsertedDiscMode_Enable(TypeState NewValue)
 509:Peripherals/src/gd32f1x0_adc.c **** {
 706              		.loc 1 509 0
 707              		.cfi_startproc
 708              		@ args = 0, pretend = 0, frame = 0
 709              		@ frame_needed = 0, uses_anonymous_args = 0
 710              		@ link register save eliminated.
 711              	.LVL64:
 510:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 712              		.loc 1 510 0
 713 0000 28B1     		cbz	r0, .L67
 511:Peripherals/src/gd32f1x0_adc.c ****     {
 512:Peripherals/src/gd32f1x0_adc.c ****         /* Enable the inserted discontinuous mode of the selected ADC channel */
ARM GAS  /tmp/cca0w1Vg.s 			page 22


 513:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR1 |= CTLR1_DISIC_SET;
 714              		.loc 1 513 0
 715 0002 064B     		ldr	r3, .L69
 716 0004 5A68     		ldr	r2, [r3, #4]
 717 0006 42F48052 		orr	r2, r2, #4096
 718 000a 5A60     		str	r2, [r3, #4]
 719 000c 7047     		bx	lr
 720              	.L67:
 514:Peripherals/src/gd32f1x0_adc.c ****     }
 515:Peripherals/src/gd32f1x0_adc.c ****     else
 516:Peripherals/src/gd32f1x0_adc.c ****     {
 517:Peripherals/src/gd32f1x0_adc.c ****         /* Disable the inserted discontinuous mode of the selected ADC channel */
 518:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR1 &= ~CTLR1_DISIC_SET;
 721              		.loc 1 518 0
 722 000e 034B     		ldr	r3, .L69
 723 0010 5A68     		ldr	r2, [r3, #4]
 724 0012 22F48052 		bic	r2, r2, #4096
 725 0016 5A60     		str	r2, [r3, #4]
 726 0018 7047     		bx	lr
 727              	.L70:
 728 001a 00BF     		.align	2
 729              	.L69:
 730 001c 00240140 		.word	1073816576
 731              		.cfi_endproc
 732              	.LFE43:
 734              		.section	.text.ADC_ExternalTrigInsertedConv_Config,"ax",%progbits
 735              		.align	2
 736              		.global	ADC_ExternalTrigInsertedConv_Config
 737              		.thumb
 738              		.thumb_func
 740              	ADC_ExternalTrigInsertedConv_Config:
 741              	.LFB44:
 519:Peripherals/src/gd32f1x0_adc.c ****     }
 520:Peripherals/src/gd32f1x0_adc.c **** }
 521:Peripherals/src/gd32f1x0_adc.c **** 
 522:Peripherals/src/gd32f1x0_adc.c **** /**
 523:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Configure the ADC1 inserted channels external trigger conversion.
 524:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_ExternalTrigInsertConv: ADC inserted conversion trigger.
 525:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be as follows:
 526:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_EXTERNAL_TRIG_INSERTCONV_T1_TRGO: Timer1 TRGO event
 527:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_EXTERNAL_TRIG_INSERTCONV_T1_CC4: Timer1 capture compare4
 528:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_EXTERNAL_TRIG_INSERTCONV_T2_TRGO: Timer2 TRGO event
 529:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_EXTERNAL_TRIG_INSERTCONV_T2_CC1: Timer2 capture compare1
 530:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_EXTERNAL_TRIG_INSERTCONV_T3_CC4: Timer3 capture compare4
 531:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_EXTERNAL_TRIG_INSERTCONV_T4_TRGO: Timer4 TRGO event
 532:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_EXTERNAL_TRIG_INSERTCONV_EXT_IT15_TIM8_CC4: External interrupt line 15 or Timer8
 533:Peripherals/src/gd32f1x0_adc.c ****   *                                                         capture compare4
 534:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_ExternalTrigInsertConv_None: Inserted conversion started by software 
 535:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 536:Peripherals/src/gd32f1x0_adc.c ****   */
 537:Peripherals/src/gd32f1x0_adc.c **** void ADC_ExternalTrigInsertedConv_Config(uint32_t ADC_ExternalTrigInsertConv)
 538:Peripherals/src/gd32f1x0_adc.c **** {
 742              		.loc 1 538 0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746              		@ link register save eliminated.
ARM GAS  /tmp/cca0w1Vg.s 			page 23


 747              	.LVL65:
 539:Peripherals/src/gd32f1x0_adc.c ****     uint32_t temp = 0;
 540:Peripherals/src/gd32f1x0_adc.c ****     /* Get CRLR2 value */
 541:Peripherals/src/gd32f1x0_adc.c ****     temp = ADC1->CTLR2;
 748              		.loc 1 541 0
 749 0000 034B     		ldr	r3, .L72
 750 0002 9A68     		ldr	r2, [r3, #8]
 751              	.LVL66:
 542:Peripherals/src/gd32f1x0_adc.c ****     /* Clear inserted external event */
 543:Peripherals/src/gd32f1x0_adc.c ****     temp &= CTLR2_ETSIC_RESET;
 752              		.loc 1 543 0
 753 0004 22F4E042 		bic	r2, r2, #28672
 754              	.LVL67:
 544:Peripherals/src/gd32f1x0_adc.c ****     /* Configure inserted external event */
 545:Peripherals/src/gd32f1x0_adc.c ****     temp |= ADC_ExternalTrigInsertConv;
 755              		.loc 1 545 0
 756 0008 1043     		orrs	r0, r0, r2
 757              	.LVL68:
 546:Peripherals/src/gd32f1x0_adc.c ****     /* Write to CTLR2 */
 547:Peripherals/src/gd32f1x0_adc.c ****     ADC1->CTLR2 = temp;
 758              		.loc 1 547 0
 759 000a 9860     		str	r0, [r3, #8]
 760 000c 7047     		bx	lr
 761              	.L73:
 762 000e 00BF     		.align	2
 763              	.L72:
 764 0010 00240140 		.word	1073816576
 765              		.cfi_endproc
 766              	.LFE44:
 768              		.section	.text.ADC_ExternalTrigInsertedConv_Enable,"ax",%progbits
 769              		.align	2
 770              		.global	ADC_ExternalTrigInsertedConv_Enable
 771              		.thumb
 772              		.thumb_func
 774              	ADC_ExternalTrigInsertedConv_Enable:
 775              	.LFB45:
 548:Peripherals/src/gd32f1x0_adc.c **** }
 549:Peripherals/src/gd32f1x0_adc.c **** 
 550:Peripherals/src/gd32f1x0_adc.c **** /**
 551:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable the ADC1 inserted channels conversion through
 552:Peripherals/src/gd32f1x0_adc.c ****   *         external trigger
 553:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: ADC1 external trigger start of inserted conversion state.
 554:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
 555:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 556:Peripherals/src/gd32f1x0_adc.c ****   */
 557:Peripherals/src/gd32f1x0_adc.c **** void ADC_ExternalTrigInsertedConv_Enable(TypeState NewValue)
 558:Peripherals/src/gd32f1x0_adc.c **** {
 776              		.loc 1 558 0
 777              		.cfi_startproc
 778              		@ args = 0, pretend = 0, frame = 0
 779              		@ frame_needed = 0, uses_anonymous_args = 0
 780              		@ link register save eliminated.
 781              	.LVL69:
 559:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 782              		.loc 1 559 0
 783 0000 28B1     		cbz	r0, .L75
 560:Peripherals/src/gd32f1x0_adc.c ****     {
ARM GAS  /tmp/cca0w1Vg.s 			page 24


 561:Peripherals/src/gd32f1x0_adc.c ****         /* Enable external event */
 562:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 |= CTLR2_ETEIC_SET;
 784              		.loc 1 562 0
 785 0002 064B     		ldr	r3, .L77
 786 0004 9A68     		ldr	r2, [r3, #8]
 787 0006 42F40042 		orr	r2, r2, #32768
 788 000a 9A60     		str	r2, [r3, #8]
 789 000c 7047     		bx	lr
 790              	.L75:
 563:Peripherals/src/gd32f1x0_adc.c ****     }
 564:Peripherals/src/gd32f1x0_adc.c ****     else
 565:Peripherals/src/gd32f1x0_adc.c ****     {
 566:Peripherals/src/gd32f1x0_adc.c ****         /* Disable external event */
 567:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 &= ~CTLR2_ETEIC_SET;
 791              		.loc 1 567 0
 792 000e 034B     		ldr	r3, .L77
 793 0010 9A68     		ldr	r2, [r3, #8]
 794 0012 22F40042 		bic	r2, r2, #32768
 795 0016 9A60     		str	r2, [r3, #8]
 796 0018 7047     		bx	lr
 797              	.L78:
 798 001a 00BF     		.align	2
 799              	.L77:
 800 001c 00240140 		.word	1073816576
 801              		.cfi_endproc
 802              	.LFE45:
 804              		.section	.text.ADC_SoftwareStartInsertedConv_Enable,"ax",%progbits
 805              		.align	2
 806              		.global	ADC_SoftwareStartInsertedConv_Enable
 807              		.thumb
 808              		.thumb_func
 810              	ADC_SoftwareStartInsertedConv_Enable:
 811              	.LFB46:
 568:Peripherals/src/gd32f1x0_adc.c ****     }
 569:Peripherals/src/gd32f1x0_adc.c **** }
 570:Peripherals/src/gd32f1x0_adc.c **** 
 571:Peripherals/src/gd32f1x0_adc.c **** /**
 572:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable ADC1 inserted channels conversion start.
 573:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: ADC software start inserted conversion state.
 574:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
 575:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 576:Peripherals/src/gd32f1x0_adc.c ****   */
 577:Peripherals/src/gd32f1x0_adc.c **** void ADC_SoftwareStartInsertedConv_Enable(TypeState NewValue)
 578:Peripherals/src/gd32f1x0_adc.c **** {
 812              		.loc 1 578 0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 0
 815              		@ frame_needed = 0, uses_anonymous_args = 0
 816              		@ link register save eliminated.
 817              	.LVL70:
 579:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 818              		.loc 1 579 0
 819 0000 28B1     		cbz	r0, .L80
 580:Peripherals/src/gd32f1x0_adc.c ****     {
 581:Peripherals/src/gd32f1x0_adc.c ****         /* Start ADC1 inserted conversion */
 582:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 |= CTLR2_ETEIC_SWICST_SET;
 820              		.loc 1 582 0
ARM GAS  /tmp/cca0w1Vg.s 			page 25


 821 0002 064B     		ldr	r3, .L82
 822 0004 9A68     		ldr	r2, [r3, #8]
 823 0006 42F40212 		orr	r2, r2, #2129920
 824 000a 9A60     		str	r2, [r3, #8]
 825 000c 7047     		bx	lr
 826              	.L80:
 583:Peripherals/src/gd32f1x0_adc.c ****     }
 584:Peripherals/src/gd32f1x0_adc.c ****     else
 585:Peripherals/src/gd32f1x0_adc.c ****     {
 586:Peripherals/src/gd32f1x0_adc.c ****         /* Stop ADC1 inserted conversion */
 587:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 &= ~CTLR2_ETEIC_SWICST_SET;
 827              		.loc 1 587 0
 828 000e 034B     		ldr	r3, .L82
 829 0010 9A68     		ldr	r2, [r3, #8]
 830 0012 22F40212 		bic	r2, r2, #2129920
 831 0016 9A60     		str	r2, [r3, #8]
 832 0018 7047     		bx	lr
 833              	.L83:
 834 001a 00BF     		.align	2
 835              	.L82:
 836 001c 00240140 		.word	1073816576
 837              		.cfi_endproc
 838              	.LFE46:
 840              		.section	.text.ADC_GetSoftwareStartInsertedConvCmdBitState,"ax",%progbits
 841              		.align	2
 842              		.global	ADC_GetSoftwareStartInsertedConvCmdBitState
 843              		.thumb
 844              		.thumb_func
 846              	ADC_GetSoftwareStartInsertedConvCmdBitState:
 847              	.LFB47:
 588:Peripherals/src/gd32f1x0_adc.c ****     }
 589:Peripherals/src/gd32f1x0_adc.c **** }
 590:Peripherals/src/gd32f1x0_adc.c **** 
 591:Peripherals/src/gd32f1x0_adc.c **** /**
 592:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Get ADC Software start inserted conversion State.
 593:Peripherals/src/gd32f1x0_adc.c ****   * @retval ADC software start inserted conversion state(SET or RESET).
 594:Peripherals/src/gd32f1x0_adc.c ****   */
 595:Peripherals/src/gd32f1x0_adc.c **** TypeState ADC_GetSoftwareStartInsertedConvCmdBitState(void)
 596:Peripherals/src/gd32f1x0_adc.c **** {
 848              		.loc 1 596 0
 849              		.cfi_startproc
 850              		@ args = 0, pretend = 0, frame = 0
 851              		@ frame_needed = 0, uses_anonymous_args = 0
 852              		@ link register save eliminated.
 597:Peripherals/src/gd32f1x0_adc.c ****     /* Check SWICST bit */
 598:Peripherals/src/gd32f1x0_adc.c ****     if ((ADC1->CTLR2 & CTLR2_SWICST_SET) != (uint32_t)RESET)
 853              		.loc 1 598 0
 854 0000 044B     		ldr	r3, .L87
 855 0002 9B68     		ldr	r3, [r3, #8]
 856 0004 13F4001F 		tst	r3, #2097152
 857 0008 01D0     		beq	.L86
 599:Peripherals/src/gd32f1x0_adc.c ****     {
 600:Peripherals/src/gd32f1x0_adc.c ****         /* Set SWICST bit */
 601:Peripherals/src/gd32f1x0_adc.c ****         return SET;
 858              		.loc 1 601 0
 859 000a 0120     		movs	r0, #1
 860 000c 7047     		bx	lr
ARM GAS  /tmp/cca0w1Vg.s 			page 26


 861              	.L86:
 602:Peripherals/src/gd32f1x0_adc.c ****     }
 603:Peripherals/src/gd32f1x0_adc.c ****     else
 604:Peripherals/src/gd32f1x0_adc.c ****     {
 605:Peripherals/src/gd32f1x0_adc.c ****         /* Reset SWICST bit */
 606:Peripherals/src/gd32f1x0_adc.c ****         return RESET;
 862              		.loc 1 606 0
 863 000e 0020     		movs	r0, #0
 607:Peripherals/src/gd32f1x0_adc.c ****     }
 608:Peripherals/src/gd32f1x0_adc.c **** }
 864              		.loc 1 608 0
 865 0010 7047     		bx	lr
 866              	.L88:
 867 0012 00BF     		.align	2
 868              	.L87:
 869 0014 00240140 		.word	1073816576
 870              		.cfi_endproc
 871              	.LFE47:
 873              		.section	.text.ADC_InsertedChannel_Config,"ax",%progbits
 874              		.align	2
 875              		.global	ADC_InsertedChannel_Config
 876              		.thumb
 877              		.thumb_func
 879              	ADC_InsertedChannel_Config:
 880              	.LFB48:
 609:Peripherals/src/gd32f1x0_adc.c **** 
 610:Peripherals/src/gd32f1x0_adc.c **** /**
 611:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Configure Array and sample time for the selected ADC inserted channel.
 612:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_Channel: the selected ADC channel. 
 613:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be as follows:
 614:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_0: ADC Channel0
 615:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_1: ADC Channel1
 616:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_2: ADC Channel2
 617:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_3: ADC Channel3
 618:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_4: ADC Channel4
 619:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_5: ADC Channel5
 620:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_6: ADC Channel6
 621:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_7: ADC Channel7
 622:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_8: ADC Channel8
 623:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_9: ADC Channel9
 624:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_10: ADC Channel10
 625:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_11: ADC Channel11
 626:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_12: ADC Channel12
 627:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_13: ADC Channel13
 628:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_14: ADC Channel14
 629:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_15: ADC Channel15
 630:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_16: ADC Channel16
 631:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_17: ADC Channel17
 632:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_18: ADC Channel18
 633:Peripherals/src/gd32f1x0_adc.c ****   * @param  Array: The inserted group sequencer Array. This parameter must be between 1 and 4.
 634:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_SampleTime: The sample time of the selected channel. 
 635:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be as follows:
 636:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_1POINT5: 1.5 cycles
 637:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_7POINT5: 7.5 cycles
 638:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_13POINT5: 13.5 cycles
 639:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_28POINT5: 28.5 cycles
 640:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_41POINT5: 41.5 cycles
ARM GAS  /tmp/cca0w1Vg.s 			page 27


 641:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_55POINT5: 55.5 cycles
 642:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_71POINT5: 71.5 cycles
 643:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_SAMPLETIME_239POINT5: 239.5 cycles
 644:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 645:Peripherals/src/gd32f1x0_adc.c ****   */
 646:Peripherals/src/gd32f1x0_adc.c **** void ADC_InsertedChannel_Config(uint8_t ADC_Channel, uint8_t Array, uint8_t ADC_SampleTime)
 647:Peripherals/src/gd32f1x0_adc.c **** {
 881              		.loc 1 647 0
 882              		.cfi_startproc
 883              		@ args = 0, pretend = 0, frame = 0
 884              		@ frame_needed = 0, uses_anonymous_args = 0
 885              		@ link register save eliminated.
 886              	.LVL71:
 887 0000 70B4     		push	{r4, r5, r6}
 888              	.LCFI3:
 889              		.cfi_def_cfa_offset 12
 890              		.cfi_offset 4, -12
 891              		.cfi_offset 5, -8
 892              		.cfi_offset 6, -4
 893              	.LVL72:
 648:Peripherals/src/gd32f1x0_adc.c ****     uint32_t temp1 = 0, temp2 = 0, temp3 = 0;
 649:Peripherals/src/gd32f1x0_adc.c ****     
 650:Peripherals/src/gd32f1x0_adc.c ****     /* if ADC_Channel is between 10 to 17 */
 651:Peripherals/src/gd32f1x0_adc.c ****     if (ADC_Channel > ADC_CHANNEL_9)
 894              		.loc 1 651 0
 895 0002 0928     		cmp	r0, #9
 896 0004 0FD9     		bls	.L90
 652:Peripherals/src/gd32f1x0_adc.c ****     {
 653:Peripherals/src/gd32f1x0_adc.c ****         /* Get SPT1 value */
 654:Peripherals/src/gd32f1x0_adc.c ****         temp1 = ADC1->SPT1;
 897              		.loc 1 654 0
 898 0006 184B     		ldr	r3, .L92
 899 0008 DE68     		ldr	r6, [r3, #12]
 900              	.LVL73:
 655:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the sample time mask */
 656:Peripherals/src/gd32f1x0_adc.c ****         temp2 = SPT1_SPT_SET << (3*(ADC_Channel - 10));
 901              		.loc 1 656 0
 902 000a A0F10A04 		sub	r4, r0, #10
 903 000e 04EB4404 		add	r4, r4, r4, lsl #1
 904 0012 0725     		movs	r5, #7
 905 0014 A540     		lsls	r5, r5, r4
 906              	.LVL74:
 657:Peripherals/src/gd32f1x0_adc.c ****         /* Clear sample time */
 658:Peripherals/src/gd32f1x0_adc.c ****         temp1 &= ~temp2;
 907              		.loc 1 658 0
 908 0016 26EA0505 		bic	r5, r6, r5
 909              	.LVL75:
 659:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the sample time mask */
 660:Peripherals/src/gd32f1x0_adc.c ****         temp2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 910              		.loc 1 660 0
 911 001a 02FA04F4 		lsl	r4, r2, r4
 912              	.LVL76:
 661:Peripherals/src/gd32f1x0_adc.c ****         /* Set sample time */
 662:Peripherals/src/gd32f1x0_adc.c ****         temp1 |= temp2;
 913              		.loc 1 662 0
 914 001e 45EA0402 		orr	r2, r5, r4
 915              	.LVL77:
ARM GAS  /tmp/cca0w1Vg.s 			page 28


 663:Peripherals/src/gd32f1x0_adc.c ****         /* Write to SPT1 */
 664:Peripherals/src/gd32f1x0_adc.c ****         ADC1->SPT1 = temp1;
 916              		.loc 1 664 0
 917 0022 DA60     		str	r2, [r3, #12]
 918 0024 0CE0     		b	.L91
 919              	.LVL78:
 920              	.L90:
 665:Peripherals/src/gd32f1x0_adc.c ****     }
 666:Peripherals/src/gd32f1x0_adc.c ****     else /* ADC_Channel is between 0 to 9 */
 667:Peripherals/src/gd32f1x0_adc.c ****     {
 668:Peripherals/src/gd32f1x0_adc.c ****         /* Get SPT2 value */
 669:Peripherals/src/gd32f1x0_adc.c ****         temp1 = ADC1->SPT2;
 921              		.loc 1 669 0
 922 0026 104B     		ldr	r3, .L92
 923 0028 1E69     		ldr	r6, [r3, #16]
 924              	.LVL79:
 670:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the sample time mask */
 671:Peripherals/src/gd32f1x0_adc.c ****         temp2 = SPT2_SPT_SET << (3 * ADC_Channel);
 925              		.loc 1 671 0
 926 002a 00EB4004 		add	r4, r0, r0, lsl #1
 927 002e 0725     		movs	r5, #7
 928 0030 A540     		lsls	r5, r5, r4
 929              	.LVL80:
 672:Peripherals/src/gd32f1x0_adc.c ****         /* Clear sample time */
 673:Peripherals/src/gd32f1x0_adc.c ****         temp1 &= ~temp2;
 930              		.loc 1 673 0
 931 0032 26EA0505 		bic	r5, r6, r5
 932              	.LVL81:
 674:Peripherals/src/gd32f1x0_adc.c ****         /* Calculate the sample time mask */
 675:Peripherals/src/gd32f1x0_adc.c ****         temp2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 933              		.loc 1 675 0
 934 0036 02FA04F4 		lsl	r4, r2, r4
 935              	.LVL82:
 676:Peripherals/src/gd32f1x0_adc.c ****         /* Set sample time */
 677:Peripherals/src/gd32f1x0_adc.c ****         temp1 |= temp2;
 936              		.loc 1 677 0
 937 003a 45EA0402 		orr	r2, r5, r4
 938              	.LVL83:
 678:Peripherals/src/gd32f1x0_adc.c ****         /* Write to SPT2 */
 679:Peripherals/src/gd32f1x0_adc.c ****         ADC1->SPT2 = temp1;
 939              		.loc 1 679 0
 940 003e 1A61     		str	r2, [r3, #16]
 941              	.L91:
 680:Peripherals/src/gd32f1x0_adc.c ****     }
 681:Peripherals/src/gd32f1x0_adc.c ****     /* Array configuration */
 682:Peripherals/src/gd32f1x0_adc.c ****     /* Get ISQ value */
 683:Peripherals/src/gd32f1x0_adc.c ****     temp1 = ADC1->ISQ;
 942              		.loc 1 683 0
 943 0040 094B     		ldr	r3, .L92
 944 0042 9C6B     		ldr	r4, [r3, #56]
 945              	.LVL84:
 684:Peripherals/src/gd32f1x0_adc.c ****     /* Get IL value: Number = IL+1 */
 685:Peripherals/src/gd32f1x0_adc.c ****     temp3 =  (temp1 & ISQ_IL_SET)>> 20;
 946              		.loc 1 685 0
 947 0044 C4F30152 		ubfx	r2, r4, #20, #2
 948              	.LVL85:
 686:Peripherals/src/gd32f1x0_adc.c ****     /* Calculate the ISQ mask : ((Array-1)+(4-IL-1)) */
ARM GAS  /tmp/cca0w1Vg.s 			page 29


 687:Peripherals/src/gd32f1x0_adc.c ****     temp2 = ISQ_ISQ_SET << (5 * (uint8_t)((Array + 3) - (temp3 + 1)));
 949              		.loc 1 687 0
 950 0048 8A1A     		subs	r2, r1, r2
 951              	.LVL86:
 952 004a 0232     		adds	r2, r2, #2
 953 004c D2B2     		uxtb	r2, r2
 954 004e 02EB8202 		add	r2, r2, r2, lsl #2
 955 0052 1F21     		movs	r1, #31
 956              	.LVL87:
 957 0054 9140     		lsls	r1, r1, r2
 958              	.LVL88:
 688:Peripherals/src/gd32f1x0_adc.c ****     /* Clear ISQx bits */
 689:Peripherals/src/gd32f1x0_adc.c ****     temp1 &= ~temp2;
 959              		.loc 1 689 0
 960 0056 24EA0104 		bic	r4, r4, r1
 961              	.LVL89:
 690:Peripherals/src/gd32f1x0_adc.c ****     /* Calculate the ISQ mask: ((Array-1)+(4-IL-1)) */
 691:Peripherals/src/gd32f1x0_adc.c ****     temp2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Array + 3) - (temp3 + 1)));
 962              		.loc 1 691 0
 963 005a 9040     		lsls	r0, r0, r2
 964              	.LVL90:
 692:Peripherals/src/gd32f1x0_adc.c ****     /* Set ISQx bits  */
 693:Peripherals/src/gd32f1x0_adc.c ****     temp1 |= temp2;
 965              		.loc 1 693 0
 966 005c 44EA0002 		orr	r2, r4, r0
 967              	.LVL91:
 694:Peripherals/src/gd32f1x0_adc.c ****     /* Write to ISQ */
 695:Peripherals/src/gd32f1x0_adc.c ****     ADC1->ISQ = temp1;
 968              		.loc 1 695 0
 969 0060 9A63     		str	r2, [r3, #56]
 696:Peripherals/src/gd32f1x0_adc.c **** }
 970              		.loc 1 696 0
 971 0062 70BC     		pop	{r4, r5, r6}
 972 0064 7047     		bx	lr
 973              	.L93:
 974 0066 00BF     		.align	2
 975              	.L92:
 976 0068 00240140 		.word	1073816576
 977              		.cfi_endproc
 978              	.LFE48:
 980              		.section	.text.ADC_InsertedSequencerLength_Config,"ax",%progbits
 981              		.align	2
 982              		.global	ADC_InsertedSequencerLength_Config
 983              		.thumb
 984              		.thumb_func
 986              	ADC_InsertedSequencerLength_Config:
 987              	.LFB49:
 697:Peripherals/src/gd32f1x0_adc.c **** 
 698:Peripherals/src/gd32f1x0_adc.c **** /**
 699:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Configure the sequencer length of inserted channels
 700:Peripherals/src/gd32f1x0_adc.c ****   * @param  Length: The sequencer length. 
 701:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter must be a number between 1 to 4.
 702:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 703:Peripherals/src/gd32f1x0_adc.c ****   */
 704:Peripherals/src/gd32f1x0_adc.c **** void ADC_InsertedSequencerLength_Config(uint8_t Length)
 705:Peripherals/src/gd32f1x0_adc.c **** {
 988              		.loc 1 705 0
ARM GAS  /tmp/cca0w1Vg.s 			page 30


 989              		.cfi_startproc
 990              		@ args = 0, pretend = 0, frame = 0
 991              		@ frame_needed = 0, uses_anonymous_args = 0
 992              		@ link register save eliminated.
 993              	.LVL92:
 706:Peripherals/src/gd32f1x0_adc.c ****     uint32_t temp1 = 0;
 707:Peripherals/src/gd32f1x0_adc.c ****     uint32_t temp2 = 0;  
 708:Peripherals/src/gd32f1x0_adc.c ****     /* Get ISQ value */
 709:Peripherals/src/gd32f1x0_adc.c ****     temp1 = ADC1->ISQ;
 994              		.loc 1 709 0
 995 0000 044B     		ldr	r3, .L95
 996 0002 9A6B     		ldr	r2, [r3, #56]
 997              	.LVL93:
 710:Peripherals/src/gd32f1x0_adc.c ****     /* Clear IL bits */
 711:Peripherals/src/gd32f1x0_adc.c ****     temp1 &= ~ISQ_IL_SET;
 998              		.loc 1 711 0
 999 0004 22F44012 		bic	r2, r2, #3145728
 1000              	.LVL94:
 712:Peripherals/src/gd32f1x0_adc.c ****     /* Set IL bits */
 713:Peripherals/src/gd32f1x0_adc.c ****     temp2 = Length - 1; 
 1001              		.loc 1 713 0
 1002 0008 0138     		subs	r0, r0, #1
 1003              	.LVL95:
 714:Peripherals/src/gd32f1x0_adc.c ****     temp1 |= temp2 << 20;
 1004              		.loc 1 714 0
 1005 000a 42EA0052 		orr	r2, r2, r0, lsl #20
 1006              	.LVL96:
 715:Peripherals/src/gd32f1x0_adc.c ****     /* Write to ISQ */
 716:Peripherals/src/gd32f1x0_adc.c ****     ADC1->ISQ = temp1;
 1007              		.loc 1 716 0
 1008 000e 9A63     		str	r2, [r3, #56]
 1009 0010 7047     		bx	lr
 1010              	.L96:
 1011 0012 00BF     		.align	2
 1012              	.L95:
 1013 0014 00240140 		.word	1073816576
 1014              		.cfi_endproc
 1015              	.LFE49:
 1017              		.section	.text.ADC_SetInsertedOffset,"ax",%progbits
 1018              		.align	2
 1019              		.global	ADC_SetInsertedOffset
 1020              		.thumb
 1021              		.thumb_func
 1023              	ADC_SetInsertedOffset:
 1024              	.LFB50:
 717:Peripherals/src/gd32f1x0_adc.c **** }
 718:Peripherals/src/gd32f1x0_adc.c **** 
 719:Peripherals/src/gd32f1x0_adc.c **** /**
 720:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Set the offset of the inserted channels conversion value.
 721:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_InsertedChannel: one of the four inserted channels to set its offset.
 722:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be one of the following values:
 723:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INSERTEDCHANNEL_1: Inserted Channel1
 724:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INSERTEDCHANNEL_2: Inserted Channel2
 725:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INSERTEDCHANNEL_3: Inserted Channel3
 726:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INSERTEDCHANNEL_4: Inserted Channel4
 727:Peripherals/src/gd32f1x0_adc.c ****   * @param  Offset: the offset value of the selected ADC inserted channel
 728:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter must be a 12bit value.
ARM GAS  /tmp/cca0w1Vg.s 			page 31


 729:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 730:Peripherals/src/gd32f1x0_adc.c ****   */
 731:Peripherals/src/gd32f1x0_adc.c **** void ADC_SetInsertedOffset(uint8_t ADC_InsertedChannel, uint16_t Offset)
 732:Peripherals/src/gd32f1x0_adc.c **** {
 1025              		.loc 1 732 0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 8
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 1029              		@ link register save eliminated.
 1030              	.LVL97:
 1031 0000 82B0     		sub	sp, sp, #8
 1032              	.LCFI4:
 1033              		.cfi_def_cfa_offset 8
 733:Peripherals/src/gd32f1x0_adc.c ****     __IO uint32_t temp = 0;
 1034              		.loc 1 733 0
 1035 0002 0023     		movs	r3, #0
 1036 0004 0193     		str	r3, [sp, #4]
 734:Peripherals/src/gd32f1x0_adc.c ****     temp = (uint32_t)ADC1;
 1037              		.loc 1 734 0
 1038 0006 044B     		ldr	r3, .L98
 1039 0008 0193     		str	r3, [sp, #4]
 735:Peripherals/src/gd32f1x0_adc.c ****     temp += ADC_InsertedChannel;
 1040              		.loc 1 735 0
 1041 000a 019B     		ldr	r3, [sp, #4]
 1042 000c 1844     		add	r0, r0, r3
 1043              	.LVL98:
 1044 000e 0190     		str	r0, [sp, #4]
 736:Peripherals/src/gd32f1x0_adc.c **** 
 737:Peripherals/src/gd32f1x0_adc.c ****     /* Set the offset of the selected inserted channel */
 738:Peripherals/src/gd32f1x0_adc.c ****     *(__IO uint32_t *) temp = (uint32_t)Offset;
 1045              		.loc 1 738 0
 1046 0010 019B     		ldr	r3, [sp, #4]
 1047 0012 1960     		str	r1, [r3]
 739:Peripherals/src/gd32f1x0_adc.c **** }
 1048              		.loc 1 739 0
 1049 0014 02B0     		add	sp, sp, #8
 1050              		@ sp needed
 1051 0016 7047     		bx	lr
 1052              	.L99:
 1053              		.align	2
 1054              	.L98:
 1055 0018 00240140 		.word	1073816576
 1056              		.cfi_endproc
 1057              	.LFE50:
 1059              		.section	.text.ADC_GetInsertedConversionValue,"ax",%progbits
 1060              		.align	2
 1061              		.global	ADC_GetInsertedConversionValue
 1062              		.thumb
 1063              		.thumb_func
 1065              	ADC_GetInsertedConversionValue:
 1066              	.LFB51:
 740:Peripherals/src/gd32f1x0_adc.c **** 
 741:Peripherals/src/gd32f1x0_adc.c **** /**
 742:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Get the ADC inserted channel conversion result
 743:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_InsertedChannel: ADC inserted channel.
 744:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be one of the following values:
 745:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INSERTEDCHANNEL_1: Inserted Channel1
ARM GAS  /tmp/cca0w1Vg.s 			page 32


 746:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INSERTEDCHANNEL_2: Inserted Channel2
 747:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INSERTEDCHANNEL_3: Inserted Channel3
 748:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INSERTEDCHANNEL_4: Inserted Channel4
 749:Peripherals/src/gd32f1x0_adc.c ****   * @retval The conversion value.
 750:Peripherals/src/gd32f1x0_adc.c ****   */
 751:Peripherals/src/gd32f1x0_adc.c **** uint16_t ADC_GetInsertedConversionValue(uint8_t ADC_InsertedChannel)
 752:Peripherals/src/gd32f1x0_adc.c **** {
 1067              		.loc 1 752 0
 1068              		.cfi_startproc
 1069              		@ args = 0, pretend = 0, frame = 8
 1070              		@ frame_needed = 0, uses_anonymous_args = 0
 1071              		@ link register save eliminated.
 1072              	.LVL99:
 1073 0000 82B0     		sub	sp, sp, #8
 1074              	.LCFI5:
 1075              		.cfi_def_cfa_offset 8
 753:Peripherals/src/gd32f1x0_adc.c ****     __IO uint32_t temp = 0;
 1076              		.loc 1 753 0
 1077 0002 0023     		movs	r3, #0
 1078 0004 0193     		str	r3, [sp, #4]
 754:Peripherals/src/gd32f1x0_adc.c ****     temp = (uint32_t)ADC1;
 1079              		.loc 1 754 0
 1080 0006 064B     		ldr	r3, .L101
 1081 0008 0193     		str	r3, [sp, #4]
 755:Peripherals/src/gd32f1x0_adc.c ****     temp += ADC_InsertedChannel + IDTR_OFFSET;
 1082              		.loc 1 755 0
 1083 000a 019B     		ldr	r3, [sp, #4]
 1084 000c 1844     		add	r0, r0, r3
 1085              	.LVL100:
 1086 000e 00F12803 		add	r3, r0, #40
 1087 0012 0193     		str	r3, [sp, #4]
 756:Peripherals/src/gd32f1x0_adc.c ****     
 757:Peripherals/src/gd32f1x0_adc.c ****     /* Return the result of the selected inserted channel conversion */
 758:Peripherals/src/gd32f1x0_adc.c ****     return (uint16_t) (*(__IO uint32_t*)  temp);
 1088              		.loc 1 758 0
 1089 0014 019B     		ldr	r3, [sp, #4]
 1090 0016 1868     		ldr	r0, [r3]
 759:Peripherals/src/gd32f1x0_adc.c **** }
 1091              		.loc 1 759 0
 1092 0018 80B2     		uxth	r0, r0
 1093 001a 02B0     		add	sp, sp, #8
 1094              		@ sp needed
 1095 001c 7047     		bx	lr
 1096              	.L102:
 1097 001e 00BF     		.align	2
 1098              	.L101:
 1099 0020 00240140 		.word	1073816576
 1100              		.cfi_endproc
 1101              	.LFE51:
 1103              		.section	.text.ADC_AnalogWatchdog_Enable,"ax",%progbits
 1104              		.align	2
 1105              		.global	ADC_AnalogWatchdog_Enable
 1106              		.thumb
 1107              		.thumb_func
 1109              	ADC_AnalogWatchdog_Enable:
 1110              	.LFB52:
 760:Peripherals/src/gd32f1x0_adc.c **** 
ARM GAS  /tmp/cca0w1Vg.s 			page 33


 761:Peripherals/src/gd32f1x0_adc.c **** /**
 762:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable the analog watchdog.
 763:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_AnalogWatchdog: the ADC analog watchdog configuration.
 764:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be one of the following values:
 765:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_ANALOGWATCHDOG_SINGLEREGENABLE: single regular channel
 766:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_ANALOGWATCHDOG_SINGLEINSERTENABLE: single inserted channel
 767:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_ANALOGWATCHDOG_SINGLEREGORINSERTENABLE: single regular or inserted channel
 768:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_ANALOGWATCHDOG_ALLREGENABLE: all regular channel
 769:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_ANALOGWATCHDOG_ALLINSERTENABLE: all inserted channel
 770:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_ANALOGWATCHDOG_ALLREGALLINSERTENABLE: all regular and inserted channels
 771:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_ANALOGWATCHDOG_NONE: No channel 
 772:Peripherals/src/gd32f1x0_adc.c ****   * @retval None      
 773:Peripherals/src/gd32f1x0_adc.c ****   */
 774:Peripherals/src/gd32f1x0_adc.c **** void ADC_AnalogWatchdog_Enable(uint32_t ADC_AnalogWatchdog)
 775:Peripherals/src/gd32f1x0_adc.c **** {
 1111              		.loc 1 775 0
 1112              		.cfi_startproc
 1113              		@ args = 0, pretend = 0, frame = 0
 1114              		@ frame_needed = 0, uses_anonymous_args = 0
 1115              		@ link register save eliminated.
 1116              	.LVL101:
 776:Peripherals/src/gd32f1x0_adc.c ****     uint32_t temp = 0;
 777:Peripherals/src/gd32f1x0_adc.c ****     /* Get CTLR1 value */
 778:Peripherals/src/gd32f1x0_adc.c ****     temp = ADC1->CTLR1;
 1117              		.loc 1 778 0
 1118 0000 044A     		ldr	r2, .L104
 1119 0002 5368     		ldr	r3, [r2, #4]
 1120              	.LVL102:
 779:Peripherals/src/gd32f1x0_adc.c ****     /* Clear AWDEN, AWDENJ and AWDSGL bits */
 780:Peripherals/src/gd32f1x0_adc.c ****     temp &= CTLR1_AWDMODE_RESET;
 1121              		.loc 1 780 0
 1122 0004 23F44003 		bic	r3, r3, #12582912
 1123              	.LVL103:
 1124 0008 23F40073 		bic	r3, r3, #512
 1125              	.LVL104:
 781:Peripherals/src/gd32f1x0_adc.c ****     /* Set the analog watchdog mode */
 782:Peripherals/src/gd32f1x0_adc.c ****     temp |= ADC_AnalogWatchdog;
 1126              		.loc 1 782 0
 1127 000c 1843     		orrs	r0, r0, r3
 1128              	.LVL105:
 783:Peripherals/src/gd32f1x0_adc.c ****     /* Write to CTLR1 */
 784:Peripherals/src/gd32f1x0_adc.c ****     ADC1->CTLR1 = temp;
 1129              		.loc 1 784 0
 1130 000e 5060     		str	r0, [r2, #4]
 1131 0010 7047     		bx	lr
 1132              	.L105:
 1133 0012 00BF     		.align	2
 1134              	.L104:
 1135 0014 00240140 		.word	1073816576
 1136              		.cfi_endproc
 1137              	.LFE52:
 1139              		.section	.text.ADC_AnalogWatchdogThresholds_Config,"ax",%progbits
 1140              		.align	2
 1141              		.global	ADC_AnalogWatchdogThresholds_Config
 1142              		.thumb
 1143              		.thumb_func
 1145              	ADC_AnalogWatchdogThresholds_Config:
ARM GAS  /tmp/cca0w1Vg.s 			page 34


 1146              	.LFB53:
 785:Peripherals/src/gd32f1x0_adc.c **** }
 786:Peripherals/src/gd32f1x0_adc.c **** 
 787:Peripherals/src/gd32f1x0_adc.c **** /**
 788:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Configure the high and low thresholds of the analog watchdog.
 789:Peripherals/src/gd32f1x0_adc.c ****   * @param  HighThreshold: the ADC analog watchdog High threshold value.
 790:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter must be a 12bit value.
 791:Peripherals/src/gd32f1x0_adc.c ****   * @param  LowThreshold: the ADC analog watchdog Low threshold value.
 792:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter must be a 12bit value.
 793:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 794:Peripherals/src/gd32f1x0_adc.c ****   */
 795:Peripherals/src/gd32f1x0_adc.c **** void ADC_AnalogWatchdogThresholds_Config(uint16_t HighThreshold,uint16_t LowThreshold)
 796:Peripherals/src/gd32f1x0_adc.c **** {
 1147              		.loc 1 796 0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 0
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151              		@ link register save eliminated.
 1152              	.LVL106:
 797:Peripherals/src/gd32f1x0_adc.c ****     /* Set the ADC1 high threshold */
 798:Peripherals/src/gd32f1x0_adc.c ****     ADC1->AWHT = HighThreshold;
 1153              		.loc 1 798 0
 1154 0000 014B     		ldr	r3, .L107
 1155 0002 5862     		str	r0, [r3, #36]
 799:Peripherals/src/gd32f1x0_adc.c ****     /* Set the ADC1 low threshold */
 800:Peripherals/src/gd32f1x0_adc.c ****     ADC1->AWLT = LowThreshold;
 1156              		.loc 1 800 0
 1157 0004 9962     		str	r1, [r3, #40]
 1158 0006 7047     		bx	lr
 1159              	.L108:
 1160              		.align	2
 1161              	.L107:
 1162 0008 00240140 		.word	1073816576
 1163              		.cfi_endproc
 1164              	.LFE53:
 1166              		.section	.text.ADC_AnalogWatchdogSingleChannel_Config,"ax",%progbits
 1167              		.align	2
 1168              		.global	ADC_AnalogWatchdogSingleChannel_Config
 1169              		.thumb
 1170              		.thumb_func
 1172              	ADC_AnalogWatchdogSingleChannel_Config:
 1173              	.LFB54:
 801:Peripherals/src/gd32f1x0_adc.c **** }
 802:Peripherals/src/gd32f1x0_adc.c **** 
 803:Peripherals/src/gd32f1x0_adc.c **** /**
 804:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Configure the analog watchdog on single channel mode.
 805:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_Channel: ADC channel. 
 806:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be as follows:
 807:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_0: ADC Channel0
 808:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_1: ADC Channel1
 809:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_2: ADC Channel2
 810:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_3: ADC Channel3
 811:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_4: ADC Channel4
 812:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_5: ADC Channel5
 813:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_6: ADC Channel6
 814:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_7: ADC Channel7
 815:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_8: ADC Channel8
ARM GAS  /tmp/cca0w1Vg.s 			page 35


 816:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_9: ADC Channel9
 817:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_10: ADC Channel10
 818:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_11: ADC Channel11
 819:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_12: ADC Channel12
 820:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_13: ADC Channel13
 821:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_14: ADC Channel14
 822:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_15: ADC Channel15
 823:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_16: ADC Channel16
 824:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_CHANNEL_17: ADC Channel17
 825:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 826:Peripherals/src/gd32f1x0_adc.c ****   */
 827:Peripherals/src/gd32f1x0_adc.c **** void ADC_AnalogWatchdogSingleChannel_Config(uint8_t ADC_Channel)
 828:Peripherals/src/gd32f1x0_adc.c **** {
 1174              		.loc 1 828 0
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 0
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 1178              		@ link register save eliminated.
 1179              	.LVL107:
 829:Peripherals/src/gd32f1x0_adc.c ****     uint32_t temp = 0;
 830:Peripherals/src/gd32f1x0_adc.c ****     /* Get CTLR1 value */
 831:Peripherals/src/gd32f1x0_adc.c ****     temp = ADC1->CTLR1;
 1180              		.loc 1 831 0
 1181 0000 034B     		ldr	r3, .L110
 1182 0002 5A68     		ldr	r2, [r3, #4]
 1183              	.LVL108:
 832:Peripherals/src/gd32f1x0_adc.c ****     /* Clear AWCS */
 833:Peripherals/src/gd32f1x0_adc.c ****     temp &= CTLR1_AWCS_RESET;
 1184              		.loc 1 833 0
 1185 0004 22F01F02 		bic	r2, r2, #31
 1186              	.LVL109:
 834:Peripherals/src/gd32f1x0_adc.c ****     /* Set the Analog watchdog channel */
 835:Peripherals/src/gd32f1x0_adc.c ****     temp |= ADC_Channel;
 1187              		.loc 1 835 0
 1188 0008 1043     		orrs	r0, r0, r2
 1189              	.LVL110:
 836:Peripherals/src/gd32f1x0_adc.c ****     /* Write to CTLR1 */
 837:Peripherals/src/gd32f1x0_adc.c ****     ADC1->CTLR1 = temp;
 1190              		.loc 1 837 0
 1191 000a 5860     		str	r0, [r3, #4]
 1192 000c 7047     		bx	lr
 1193              	.L111:
 1194 000e 00BF     		.align	2
 1195              	.L110:
 1196 0010 00240140 		.word	1073816576
 1197              		.cfi_endproc
 1198              	.LFE54:
 1200              		.section	.text.ADC_TempSensorVrefint_Enable,"ax",%progbits
 1201              		.align	2
 1202              		.global	ADC_TempSensorVrefint_Enable
 1203              		.thumb
 1204              		.thumb_func
 1206              	ADC_TempSensorVrefint_Enable:
 1207              	.LFB55:
 838:Peripherals/src/gd32f1x0_adc.c **** }
 839:Peripherals/src/gd32f1x0_adc.c **** 
 840:Peripherals/src/gd32f1x0_adc.c **** /**
ARM GAS  /tmp/cca0w1Vg.s 			page 36


 841:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable the temperature sensor and Vrefint channel.
 842:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: temperature sensor state.
 843:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
 844:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 845:Peripherals/src/gd32f1x0_adc.c ****   */
 846:Peripherals/src/gd32f1x0_adc.c **** void ADC_TempSensorVrefint_Enable(TypeState NewValue)
 847:Peripherals/src/gd32f1x0_adc.c **** {
 1208              		.loc 1 847 0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 0
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
 1212              		@ link register save eliminated.
 1213              	.LVL111:
 848:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 1214              		.loc 1 848 0
 1215 0000 28B1     		cbz	r0, .L113
 849:Peripherals/src/gd32f1x0_adc.c ****     {
 850:Peripherals/src/gd32f1x0_adc.c ****         /* Enable the temperature sensor and Vrefint channel*/
 851:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 |= CTLR2_TSVREN_SET;
 1216              		.loc 1 851 0
 1217 0002 064B     		ldr	r3, .L115
 1218 0004 9A68     		ldr	r2, [r3, #8]
 1219 0006 42F40002 		orr	r2, r2, #8388608
 1220 000a 9A60     		str	r2, [r3, #8]
 1221 000c 7047     		bx	lr
 1222              	.L113:
 852:Peripherals/src/gd32f1x0_adc.c ****     }
 853:Peripherals/src/gd32f1x0_adc.c ****     else
 854:Peripherals/src/gd32f1x0_adc.c ****     {
 855:Peripherals/src/gd32f1x0_adc.c ****         /* Disable the temperature sensor and Vrefint channel*/
 856:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 &= ~CTLR2_TSVREN_SET;
 1223              		.loc 1 856 0
 1224 000e 034B     		ldr	r3, .L115
 1225 0010 9A68     		ldr	r2, [r3, #8]
 1226 0012 22F40002 		bic	r2, r2, #8388608
 1227 0016 9A60     		str	r2, [r3, #8]
 1228 0018 7047     		bx	lr
 1229              	.L116:
 1230 001a 00BF     		.align	2
 1231              	.L115:
 1232 001c 00240140 		.word	1073816576
 1233              		.cfi_endproc
 1234              	.LFE55:
 1236              		.section	.text.ADC_VBat_Enable,"ax",%progbits
 1237              		.align	2
 1238              		.global	ADC_VBat_Enable
 1239              		.thumb
 1240              		.thumb_func
 1242              	ADC_VBat_Enable:
 1243              	.LFB56:
 857:Peripherals/src/gd32f1x0_adc.c ****     }
 858:Peripherals/src/gd32f1x0_adc.c **** }
 859:Peripherals/src/gd32f1x0_adc.c **** 
 860:Peripherals/src/gd32f1x0_adc.c **** /**
 861:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Enable or disable the VBat channel.
 862:Peripherals/src/gd32f1x0_adc.c ****   * @param  NewValue: temperature sensor state.
 863:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be: ENABLE or DISABLE.
ARM GAS  /tmp/cca0w1Vg.s 			page 37


 864:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 865:Peripherals/src/gd32f1x0_adc.c ****   */
 866:Peripherals/src/gd32f1x0_adc.c **** void ADC_VBat_Enable(TypeState NewValue)
 867:Peripherals/src/gd32f1x0_adc.c **** {
 1244              		.loc 1 867 0
 1245              		.cfi_startproc
 1246              		@ args = 0, pretend = 0, frame = 0
 1247              		@ frame_needed = 0, uses_anonymous_args = 0
 1248              		@ link register save eliminated.
 1249              	.LVL112:
 868:Peripherals/src/gd32f1x0_adc.c ****     if (NewValue != DISABLE)
 1250              		.loc 1 868 0
 1251 0000 28B1     		cbz	r0, .L118
 869:Peripherals/src/gd32f1x0_adc.c ****     {
 870:Peripherals/src/gd32f1x0_adc.c ****         /* Enable the VBat channel*/
 871:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 |= CTLR2_VBATEN_SET;
 1252              		.loc 1 871 0
 1253 0002 064B     		ldr	r3, .L120
 1254 0004 9A68     		ldr	r2, [r3, #8]
 1255 0006 42F08072 		orr	r2, r2, #16777216
 1256 000a 9A60     		str	r2, [r3, #8]
 1257 000c 7047     		bx	lr
 1258              	.L118:
 872:Peripherals/src/gd32f1x0_adc.c ****     }
 873:Peripherals/src/gd32f1x0_adc.c ****     else
 874:Peripherals/src/gd32f1x0_adc.c ****     {
 875:Peripherals/src/gd32f1x0_adc.c ****         /* Disable the VBat channel*/
 876:Peripherals/src/gd32f1x0_adc.c ****         ADC1->CTLR2 &= ~CTLR2_VBATEN_SET;
 1259              		.loc 1 876 0
 1260 000e 034B     		ldr	r3, .L120
 1261 0010 9A68     		ldr	r2, [r3, #8]
 1262 0012 22F08072 		bic	r2, r2, #16777216
 1263 0016 9A60     		str	r2, [r3, #8]
 1264 0018 7047     		bx	lr
 1265              	.L121:
 1266 001a 00BF     		.align	2
 1267              	.L120:
 1268 001c 00240140 		.word	1073816576
 1269              		.cfi_endproc
 1270              	.LFE56:
 1272              		.section	.text.ADC_GetBitState,"ax",%progbits
 1273              		.align	2
 1274              		.global	ADC_GetBitState
 1275              		.thumb
 1276              		.thumb_func
 1278              	ADC_GetBitState:
 1279              	.LFB57:
 877:Peripherals/src/gd32f1x0_adc.c ****     }
 878:Peripherals/src/gd32f1x0_adc.c **** }
 879:Peripherals/src/gd32f1x0_adc.c **** 
 880:Peripherals/src/gd32f1x0_adc.c **** /**
 881:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Check the ADC flag.
 882:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_FLAG: the flag to check.
 883:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be as follows:
 884:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_FLAG_AWD: Analog watchdog flag
 885:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_FLAG_EOC: End of conversion flag
 886:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_FLAG_IEOC: End of inserted group conversion flag
ARM GAS  /tmp/cca0w1Vg.s 			page 38


 887:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_FLAG_ISTRT: Start of inserted group conversion flag
 888:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
 889:Peripherals/src/gd32f1x0_adc.c ****   * @retval ADC_FLAG state(SET or RESET).
 890:Peripherals/src/gd32f1x0_adc.c ****   */
 891:Peripherals/src/gd32f1x0_adc.c **** TypeState ADC_GetBitState(uint8_t ADC_FLAG)
 892:Peripherals/src/gd32f1x0_adc.c **** {
 1280              		.loc 1 892 0
 1281              		.cfi_startproc
 1282              		@ args = 0, pretend = 0, frame = 0
 1283              		@ frame_needed = 0, uses_anonymous_args = 0
 1284              		@ link register save eliminated.
 1285              	.LVL113:
 893:Peripherals/src/gd32f1x0_adc.c ****     /* Check the specified ADC flag state */
 894:Peripherals/src/gd32f1x0_adc.c ****     if ((ADC1->STR & ADC_FLAG) != (uint8_t)RESET)
 1286              		.loc 1 894 0
 1287 0000 034B     		ldr	r3, .L125
 1288 0002 1B68     		ldr	r3, [r3]
 1289 0004 0342     		tst	r3, r0
 1290 0006 01D0     		beq	.L124
 895:Peripherals/src/gd32f1x0_adc.c ****     {
 896:Peripherals/src/gd32f1x0_adc.c ****         /* ADC_FLAG is set */
 897:Peripherals/src/gd32f1x0_adc.c ****         return SET;
 1291              		.loc 1 897 0
 1292 0008 0120     		movs	r0, #1
 1293              	.LVL114:
 1294 000a 7047     		bx	lr
 1295              	.LVL115:
 1296              	.L124:
 898:Peripherals/src/gd32f1x0_adc.c ****     }
 899:Peripherals/src/gd32f1x0_adc.c ****     else
 900:Peripherals/src/gd32f1x0_adc.c ****     {
 901:Peripherals/src/gd32f1x0_adc.c ****         /* ADC_FLAG is reset */
 902:Peripherals/src/gd32f1x0_adc.c ****         return RESET;
 1297              		.loc 1 902 0
 1298 000c 0020     		movs	r0, #0
 1299              	.LVL116:
 903:Peripherals/src/gd32f1x0_adc.c ****     }
 904:Peripherals/src/gd32f1x0_adc.c **** }
 1300              		.loc 1 904 0
 1301 000e 7047     		bx	lr
 1302              	.L126:
 1303              		.align	2
 1304              	.L125:
 1305 0010 00240140 		.word	1073816576
 1306              		.cfi_endproc
 1307              	.LFE57:
 1309              		.section	.text.ADC_ClearBitState,"ax",%progbits
 1310              		.align	2
 1311              		.global	ADC_ClearBitState
 1312              		.thumb
 1313              		.thumb_func
 1315              	ADC_ClearBitState:
 1316              	.LFB58:
 905:Peripherals/src/gd32f1x0_adc.c **** 
 906:Peripherals/src/gd32f1x0_adc.c **** /**
 907:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Clear the ADC1's pending flags.
 908:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_FLAG: the flag to clear. 
ARM GAS  /tmp/cca0w1Vg.s 			page 39


 909:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be any combination of the following values:
 910:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_FLAG_AWD: Analog watchdog flag
 911:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_FLAG_EOC: End of conversion flag
 912:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_FLAG_IEOC: End of inserted group conversion flag
 913:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_FLAG_ISTRT: Start of inserted group conversion flag
 914:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
 915:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 916:Peripherals/src/gd32f1x0_adc.c ****   */
 917:Peripherals/src/gd32f1x0_adc.c **** void ADC_ClearBitState(uint8_t ADC_FLAG)
 918:Peripherals/src/gd32f1x0_adc.c **** {
 1317              		.loc 1 918 0
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 0
 1320              		@ frame_needed = 0, uses_anonymous_args = 0
 1321              		@ link register save eliminated.
 1322              	.LVL117:
 919:Peripherals/src/gd32f1x0_adc.c ****     /* Clear the selected ADC flags */
 920:Peripherals/src/gd32f1x0_adc.c ****     ADC1->STR = ~(uint32_t)ADC_FLAG;
 1323              		.loc 1 920 0
 1324 0000 C043     		mvns	r0, r0
 1325              	.LVL118:
 1326 0002 014B     		ldr	r3, .L128
 1327 0004 1860     		str	r0, [r3]
 1328 0006 7047     		bx	lr
 1329              	.L129:
 1330              		.align	2
 1331              	.L128:
 1332 0008 00240140 		.word	1073816576
 1333              		.cfi_endproc
 1334              	.LFE58:
 1336              		.section	.text.ADC_GetINTState,"ax",%progbits
 1337              		.align	2
 1338              		.global	ADC_GetINTState
 1339              		.thumb
 1340              		.thumb_func
 1342              	ADC_GetINTState:
 1343              	.LFB59:
 921:Peripherals/src/gd32f1x0_adc.c **** }
 922:Peripherals/src/gd32f1x0_adc.c **** 
 923:Peripherals/src/gd32f1x0_adc.c **** /**
 924:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Check whether the specified ADC interrupt has occurred or not.
 925:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_IT: ADC interrupt source. 
 926:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be one of the following values:
 927:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INT_EOC: End of conversion interrupt mask
 928:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INT_AWD: Analog watchdog interrupt mask
 929:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INT_IEOC: End of inserted conversion interrupt mask
 930:Peripherals/src/gd32f1x0_adc.c ****   * @retval The new state of ADC_IT (SET or RESET).
 931:Peripherals/src/gd32f1x0_adc.c ****   */
 932:Peripherals/src/gd32f1x0_adc.c **** TypeState ADC_GetINTState(uint16_t ADC_INT)
 933:Peripherals/src/gd32f1x0_adc.c **** {
 1344              		.loc 1 933 0
 1345              		.cfi_startproc
 1346              		@ args = 0, pretend = 0, frame = 0
 1347              		@ frame_needed = 0, uses_anonymous_args = 0
 1348              		@ link register save eliminated.
 1349              	.LVL119:
 934:Peripherals/src/gd32f1x0_adc.c ****     uint32_t temp_it = 0, enablestatus = 0;
ARM GAS  /tmp/cca0w1Vg.s 			page 40


 935:Peripherals/src/gd32f1x0_adc.c ****     /* Get the ADC INT index */
 936:Peripherals/src/gd32f1x0_adc.c ****     temp_it = ADC_INT >> 8;
 937:Peripherals/src/gd32f1x0_adc.c ****     /* Get the ADC_INT enable bit status */
 938:Peripherals/src/gd32f1x0_adc.c ****     enablestatus = (ADC1->CTLR1 & (uint8_t)ADC_INT) ;
 1350              		.loc 1 938 0
 1351 0000 074B     		ldr	r3, .L134
 1352 0002 5968     		ldr	r1, [r3, #4]
 1353 0004 C2B2     		uxtb	r2, r0
 1354 0006 0A40     		ands	r2, r2, r1
 1355              	.LVL120:
 939:Peripherals/src/gd32f1x0_adc.c ****     /* Check the status of the specified ADC interrupt */
 940:Peripherals/src/gd32f1x0_adc.c ****     if (((ADC1->STR & temp_it) != (uint32_t)RESET) && enablestatus)
 1356              		.loc 1 940 0
 1357 0008 1B68     		ldr	r3, [r3]
 1358 000a 13EA1020 		ands	r0, r3, r0, lsr #8
 1359              	.LVL121:
 1360 000e 02D0     		beq	.L132
 1361              		.loc 1 940 0 is_stmt 0 discriminator 1
 1362 0010 1AB9     		cbnz	r2, .L133
 941:Peripherals/src/gd32f1x0_adc.c ****     {
 942:Peripherals/src/gd32f1x0_adc.c ****         /* ADC_INT is set */
 943:Peripherals/src/gd32f1x0_adc.c ****         return SET;
 944:Peripherals/src/gd32f1x0_adc.c ****     }
 945:Peripherals/src/gd32f1x0_adc.c ****     else
 946:Peripherals/src/gd32f1x0_adc.c ****     {
 947:Peripherals/src/gd32f1x0_adc.c ****         /* ADC_INT is reset */
 948:Peripherals/src/gd32f1x0_adc.c ****         return RESET;
 1363              		.loc 1 948 0 is_stmt 1
 1364 0012 0020     		movs	r0, #0
 1365 0014 7047     		bx	lr
 1366              	.L132:
 1367 0016 0020     		movs	r0, #0
 1368 0018 7047     		bx	lr
 1369              	.L133:
 943:Peripherals/src/gd32f1x0_adc.c ****         return SET;
 1370              		.loc 1 943 0
 1371 001a 0120     		movs	r0, #1
 949:Peripherals/src/gd32f1x0_adc.c ****     }
 950:Peripherals/src/gd32f1x0_adc.c **** }
 1372              		.loc 1 950 0
 1373 001c 7047     		bx	lr
 1374              	.L135:
 1375 001e 00BF     		.align	2
 1376              	.L134:
 1377 0020 00240140 		.word	1073816576
 1378              		.cfi_endproc
 1379              	.LFE59:
 1381              		.section	.text.ADC_ClearINTBitState,"ax",%progbits
 1382              		.align	2
 1383              		.global	ADC_ClearINTBitState
 1384              		.thumb
 1385              		.thumb_func
 1387              	ADC_ClearINTBitState:
 1388              	.LFB60:
 951:Peripherals/src/gd32f1x0_adc.c **** 
 952:Peripherals/src/gd32f1x0_adc.c **** /**
 953:Peripherals/src/gd32f1x0_adc.c ****   * @brief  Clear the ADC1's interrupt pending bits.
ARM GAS  /tmp/cca0w1Vg.s 			page 41


 954:Peripherals/src/gd32f1x0_adc.c ****   * @param  ADC_INT: specifies the ADC interrupt pending bit to clear.
 955:Peripherals/src/gd32f1x0_adc.c ****   *   This parameter can be any combination of the following values:
 956:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INT_EOC: End of conversion interrupt mask
 957:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INT_AWD: Analog watchdog interrupt mask
 958:Peripherals/src/gd32f1x0_adc.c ****   *     @arg ADC_INT_IEOC: End of inserted conversion interrupt mask
 959:Peripherals/src/gd32f1x0_adc.c ****   * @retval None
 960:Peripherals/src/gd32f1x0_adc.c ****   */
 961:Peripherals/src/gd32f1x0_adc.c **** void ADC_ClearINTBitState(uint16_t ADC_INT)
 962:Peripherals/src/gd32f1x0_adc.c **** {
 1389              		.loc 1 962 0
 1390              		.cfi_startproc
 1391              		@ args = 0, pretend = 0, frame = 0
 1392              		@ frame_needed = 0, uses_anonymous_args = 0
 1393              		@ link register save eliminated.
 1394              	.LVL122:
 963:Peripherals/src/gd32f1x0_adc.c ****     uint8_t temp_it = 0;
 964:Peripherals/src/gd32f1x0_adc.c ****     /* Get the ADC INT index */
 965:Peripherals/src/gd32f1x0_adc.c ****     temp_it = (uint8_t)(ADC_INT >> 8);
 966:Peripherals/src/gd32f1x0_adc.c ****     /* Clear ADC1 interrupt pending bits */
 967:Peripherals/src/gd32f1x0_adc.c ****     ADC1->STR = ~(uint32_t)temp_it;
 1395              		.loc 1 967 0
 1396 0000 6FEA1020 		mvn	r0, r0, lsr #8
 1397              	.LVL123:
 1398 0004 014B     		ldr	r3, .L137
 1399 0006 1860     		str	r0, [r3]
 1400 0008 7047     		bx	lr
 1401              	.L138:
 1402 000a 00BF     		.align	2
 1403              	.L137:
 1404 000c 00240140 		.word	1073816576
 1405              		.cfi_endproc
 1406              	.LFE60:
 1408              		.text
 1409              	.Letext0:
 1410              		.file 2 "/home/niklas/Downloads/gcc-arm-none-eabi-4_8-2014q3/arm-none-eabi/include/machine/_defaul
 1411              		.file 3 "/home/niklas/Downloads/gcc-arm-none-eabi-4_8-2014q3/arm-none-eabi/include/stdint.h"
 1412              		.file 4 "CMSIS/gd32f1x0.h"
 1413              		.file 5 "Peripherals/inc/gd32f1x0_adc.h"
 1414              		.file 6 "CMSIS/core_cm3.h"
 1415              		.file 7 "Peripherals/inc/gd32f1x0_rcc.h"
ARM GAS  /tmp/cca0w1Vg.s 			page 42


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f1x0_adc.c
     /tmp/cca0w1Vg.s:17     .text.ADC_DeInit:00000000 $t
     /tmp/cca0w1Vg.s:22     .text.ADC_DeInit:00000000 ADC_DeInit
     /tmp/cca0w1Vg.s:64     .text.ADC_Init:00000000 $t
     /tmp/cca0w1Vg.s:69     .text.ADC_Init:00000000 ADC_Init
     /tmp/cca0w1Vg.s:137    .text.ADC_Init:00000040 $d
     /tmp/cca0w1Vg.s:143    .text.ADC_Enable:00000000 $t
     /tmp/cca0w1Vg.s:148    .text.ADC_Enable:00000000 ADC_Enable
     /tmp/cca0w1Vg.s:174    .text.ADC_Enable:0000001c $d
     /tmp/cca0w1Vg.s:179    .text.ADC_DMA_Enable:00000000 $t
     /tmp/cca0w1Vg.s:184    .text.ADC_DMA_Enable:00000000 ADC_DMA_Enable
     /tmp/cca0w1Vg.s:210    .text.ADC_DMA_Enable:0000001c $d
     /tmp/cca0w1Vg.s:215    .text.ADC_INTConfig:00000000 $t
     /tmp/cca0w1Vg.s:220    .text.ADC_INTConfig:00000000 ADC_INTConfig
     /tmp/cca0w1Vg.s:250    .text.ADC_INTConfig:0000001c $d
     /tmp/cca0w1Vg.s:255    .text.ADC_Calibration:00000000 $t
     /tmp/cca0w1Vg.s:260    .text.ADC_Calibration:00000000 ADC_Calibration
     /tmp/cca0w1Vg.s:296    .text.ADC_Calibration:0000002c $d
     /tmp/cca0w1Vg.s:301    .text.ADC_SoftwareStartConv_Enable:00000000 $t
     /tmp/cca0w1Vg.s:306    .text.ADC_SoftwareStartConv_Enable:00000000 ADC_SoftwareStartConv_Enable
     /tmp/cca0w1Vg.s:332    .text.ADC_SoftwareStartConv_Enable:0000001c $d
     /tmp/cca0w1Vg.s:337    .text.ADC_GetSoftwareStartConvBitState:00000000 $t
     /tmp/cca0w1Vg.s:342    .text.ADC_GetSoftwareStartConvBitState:00000000 ADC_GetSoftwareStartConvBitState
     /tmp/cca0w1Vg.s:365    .text.ADC_GetSoftwareStartConvBitState:00000014 $d
     /tmp/cca0w1Vg.s:370    .text.ADC_DiscModeChannelCount_Config:00000000 $t
     /tmp/cca0w1Vg.s:375    .text.ADC_DiscModeChannelCount_Config:00000000 ADC_DiscModeChannelCount_Config
     /tmp/cca0w1Vg.s:402    .text.ADC_DiscModeChannelCount_Config:00000014 $d
     /tmp/cca0w1Vg.s:407    .text.ADC_DiscMode_Enable:00000000 $t
     /tmp/cca0w1Vg.s:412    .text.ADC_DiscMode_Enable:00000000 ADC_DiscMode_Enable
     /tmp/cca0w1Vg.s:438    .text.ADC_DiscMode_Enable:0000001c $d
     /tmp/cca0w1Vg.s:443    .text.ADC_RegularChannel_Config:00000000 $t
     /tmp/cca0w1Vg.s:448    .text.ADC_RegularChannel_Config:00000000 ADC_RegularChannel_Config
     /tmp/cca0w1Vg.s:596    .text.ADC_RegularChannel_Config:000000a0 $d
     /tmp/cca0w1Vg.s:601    .text.ADC_ExternalTrigConv_Enable:00000000 $t
     /tmp/cca0w1Vg.s:606    .text.ADC_ExternalTrigConv_Enable:00000000 ADC_ExternalTrigConv_Enable
     /tmp/cca0w1Vg.s:632    .text.ADC_ExternalTrigConv_Enable:0000001c $d
     /tmp/cca0w1Vg.s:637    .text.ADC_GetConversionValue:00000000 $t
     /tmp/cca0w1Vg.s:642    .text.ADC_GetConversionValue:00000000 ADC_GetConversionValue
     /tmp/cca0w1Vg.s:658    .text.ADC_GetConversionValue:00000008 $d
     /tmp/cca0w1Vg.s:663    .text.ADC_AutoInsertedConv_Enable:00000000 $t
     /tmp/cca0w1Vg.s:668    .text.ADC_AutoInsertedConv_Enable:00000000 ADC_AutoInsertedConv_Enable
     /tmp/cca0w1Vg.s:694    .text.ADC_AutoInsertedConv_Enable:0000001c $d
     /tmp/cca0w1Vg.s:699    .text.ADC_InsertedDiscMode_Enable:00000000 $t
     /tmp/cca0w1Vg.s:704    .text.ADC_InsertedDiscMode_Enable:00000000 ADC_InsertedDiscMode_Enable
     /tmp/cca0w1Vg.s:730    .text.ADC_InsertedDiscMode_Enable:0000001c $d
     /tmp/cca0w1Vg.s:735    .text.ADC_ExternalTrigInsertedConv_Config:00000000 $t
     /tmp/cca0w1Vg.s:740    .text.ADC_ExternalTrigInsertedConv_Config:00000000 ADC_ExternalTrigInsertedConv_Config
     /tmp/cca0w1Vg.s:764    .text.ADC_ExternalTrigInsertedConv_Config:00000010 $d
     /tmp/cca0w1Vg.s:769    .text.ADC_ExternalTrigInsertedConv_Enable:00000000 $t
     /tmp/cca0w1Vg.s:774    .text.ADC_ExternalTrigInsertedConv_Enable:00000000 ADC_ExternalTrigInsertedConv_Enable
     /tmp/cca0w1Vg.s:800    .text.ADC_ExternalTrigInsertedConv_Enable:0000001c $d
     /tmp/cca0w1Vg.s:805    .text.ADC_SoftwareStartInsertedConv_Enable:00000000 $t
     /tmp/cca0w1Vg.s:810    .text.ADC_SoftwareStartInsertedConv_Enable:00000000 ADC_SoftwareStartInsertedConv_Enable
     /tmp/cca0w1Vg.s:836    .text.ADC_SoftwareStartInsertedConv_Enable:0000001c $d
     /tmp/cca0w1Vg.s:841    .text.ADC_GetSoftwareStartInsertedConvCmdBitState:00000000 $t
     /tmp/cca0w1Vg.s:846    .text.ADC_GetSoftwareStartInsertedConvCmdBitState:00000000 ADC_GetSoftwareStartInsertedConvCmdBitState
ARM GAS  /tmp/cca0w1Vg.s 			page 43


     /tmp/cca0w1Vg.s:869    .text.ADC_GetSoftwareStartInsertedConvCmdBitState:00000014 $d
     /tmp/cca0w1Vg.s:874    .text.ADC_InsertedChannel_Config:00000000 $t
     /tmp/cca0w1Vg.s:879    .text.ADC_InsertedChannel_Config:00000000 ADC_InsertedChannel_Config
     /tmp/cca0w1Vg.s:976    .text.ADC_InsertedChannel_Config:00000068 $d
     /tmp/cca0w1Vg.s:981    .text.ADC_InsertedSequencerLength_Config:00000000 $t
     /tmp/cca0w1Vg.s:986    .text.ADC_InsertedSequencerLength_Config:00000000 ADC_InsertedSequencerLength_Config
     /tmp/cca0w1Vg.s:1013   .text.ADC_InsertedSequencerLength_Config:00000014 $d
     /tmp/cca0w1Vg.s:1018   .text.ADC_SetInsertedOffset:00000000 $t
     /tmp/cca0w1Vg.s:1023   .text.ADC_SetInsertedOffset:00000000 ADC_SetInsertedOffset
     /tmp/cca0w1Vg.s:1055   .text.ADC_SetInsertedOffset:00000018 $d
     /tmp/cca0w1Vg.s:1060   .text.ADC_GetInsertedConversionValue:00000000 $t
     /tmp/cca0w1Vg.s:1065   .text.ADC_GetInsertedConversionValue:00000000 ADC_GetInsertedConversionValue
     /tmp/cca0w1Vg.s:1099   .text.ADC_GetInsertedConversionValue:00000020 $d
     /tmp/cca0w1Vg.s:1104   .text.ADC_AnalogWatchdog_Enable:00000000 $t
     /tmp/cca0w1Vg.s:1109   .text.ADC_AnalogWatchdog_Enable:00000000 ADC_AnalogWatchdog_Enable
     /tmp/cca0w1Vg.s:1135   .text.ADC_AnalogWatchdog_Enable:00000014 $d
     /tmp/cca0w1Vg.s:1140   .text.ADC_AnalogWatchdogThresholds_Config:00000000 $t
     /tmp/cca0w1Vg.s:1145   .text.ADC_AnalogWatchdogThresholds_Config:00000000 ADC_AnalogWatchdogThresholds_Config
     /tmp/cca0w1Vg.s:1162   .text.ADC_AnalogWatchdogThresholds_Config:00000008 $d
     /tmp/cca0w1Vg.s:1167   .text.ADC_AnalogWatchdogSingleChannel_Config:00000000 $t
     /tmp/cca0w1Vg.s:1172   .text.ADC_AnalogWatchdogSingleChannel_Config:00000000 ADC_AnalogWatchdogSingleChannel_Config
     /tmp/cca0w1Vg.s:1196   .text.ADC_AnalogWatchdogSingleChannel_Config:00000010 $d
     /tmp/cca0w1Vg.s:1201   .text.ADC_TempSensorVrefint_Enable:00000000 $t
     /tmp/cca0w1Vg.s:1206   .text.ADC_TempSensorVrefint_Enable:00000000 ADC_TempSensorVrefint_Enable
     /tmp/cca0w1Vg.s:1232   .text.ADC_TempSensorVrefint_Enable:0000001c $d
     /tmp/cca0w1Vg.s:1237   .text.ADC_VBat_Enable:00000000 $t
     /tmp/cca0w1Vg.s:1242   .text.ADC_VBat_Enable:00000000 ADC_VBat_Enable
     /tmp/cca0w1Vg.s:1268   .text.ADC_VBat_Enable:0000001c $d
     /tmp/cca0w1Vg.s:1273   .text.ADC_GetBitState:00000000 $t
     /tmp/cca0w1Vg.s:1278   .text.ADC_GetBitState:00000000 ADC_GetBitState
     /tmp/cca0w1Vg.s:1305   .text.ADC_GetBitState:00000010 $d
     /tmp/cca0w1Vg.s:1310   .text.ADC_ClearBitState:00000000 $t
     /tmp/cca0w1Vg.s:1315   .text.ADC_ClearBitState:00000000 ADC_ClearBitState
     /tmp/cca0w1Vg.s:1332   .text.ADC_ClearBitState:00000008 $d
     /tmp/cca0w1Vg.s:1337   .text.ADC_GetINTState:00000000 $t
     /tmp/cca0w1Vg.s:1342   .text.ADC_GetINTState:00000000 ADC_GetINTState
     /tmp/cca0w1Vg.s:1377   .text.ADC_GetINTState:00000020 $d
     /tmp/cca0w1Vg.s:1382   .text.ADC_ClearINTBitState:00000000 $t
     /tmp/cca0w1Vg.s:1387   .text.ADC_ClearINTBitState:00000000 ADC_ClearINTBitState
     /tmp/cca0w1Vg.s:1404   .text.ADC_ClearINTBitState:0000000c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphReset_Enable
