# UP-DOWN_Counter

This Github Repository contains the Verilog implementation of a **3-bit UP/DOWN counter**. The counter can be configured to either increment or decrement based on the control signal.
<br/> *Design Language: **Verilog***
<br/> *Design Tool: **Xilinx Vivado***
