verilog xil_defaultlib --include "../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" --include "../../../../Lab_5_SW.srcs/sources_1/bd/system/ipshared/70fd/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_ZedboardOLED_0_0/src/charLib/sim/charLib.v" \
"../../../bd/system/ipshared/a375/src/SpiCtrl.v" \
"../../../bd/system/ipshared/a375/src/Delay.v" \
"../../../bd/system/ipshared/a375/hdl/ZedboardOLED_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/a375/hdl/ZedboardOLED_v1_0.v" \
"../../../bd/system/ip/system_ZedboardOLED_0_0/sim/system_ZedboardOLED_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
