<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="matrix_vector" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="M_0" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="M_0" hw_bitwidth="32" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="M_1" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="M_1" hw_bitwidth="32" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="M_2" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="M_2" hw_bitwidth="32" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="M_3" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="M_3" hw_bitwidth="32" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="M_4" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="M_4" hw_bitwidth="32" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="M_5" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="M_5" hw_bitwidth="32" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="M_6" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="M_6" hw_bitwidth="32" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="M_7" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="M_7" hw_bitwidth="32" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="8" access_type="r" src_name="V_In_0" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="V_In_0" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="9" access_type="r" src_name="V_In_1" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="V_In_1" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="10" access_type="r" src_name="V_In_2" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="V_In_2" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="11" access_type="r" src_name="V_In_3" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="V_In_3" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="12" access_type="r" src_name="V_In_4" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="V_In_4" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="13" access_type="r" src_name="V_In_5" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="V_In_5" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="14" access_type="r" src_name="V_In_6" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="V_In_6" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="15" access_type="r" src_name="V_In_7" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="V_In_7" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="16" access_type="w" src_name="V_Out" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="8">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="V_Out" hw_bitwidth="32" hw_size_or_depth="8">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
