Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top_ml605_extphy.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_ml605_extphy.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_ml605_extphy"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : top_ml605_extphy
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
CASE Implementation Style          : Full-Parallel
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Upper
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mlite_pack.vhd" into library work
Parsing package <mlite_pack>.
Parsing package body <mlite_pack>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\cam\cam_pkg.vhd" into library work
Parsing package <cam_pkg>.
Parsing package body <cam_pkg>.
WARNING:HDLCompiler:797 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\cam\cam_pkg.vhd" Line 16: Subprogram <divide> does not conform with its declaration.
INFO:HDLCompiler:1408 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\cam\cam_pkg.vhd" Line 7. divide is declared here
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\Shared.vhd" into library work
Parsing package <CONSTANTS>.
Parsing package <FUNCTIONS>.
Parsing package body <FUNCTIONS>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_9.vhd" into library work
Parsing entity <function_9>.
Parsing architecture <logic> of entity <function_9>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_8.vhd" into library work
Parsing entity <function_8>.
Parsing architecture <logic> of entity <function_8>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_7.vhd" into library work
Parsing entity <function_7>.
Parsing architecture <logic> of entity <function_7>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_6.vhd" into library work
Parsing entity <function_6>.
Parsing architecture <logic> of entity <function_6>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_5.vhd" into library work
Parsing entity <function_5>.
Parsing architecture <logic> of entity <function_5>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_18.vhd" into library work
Parsing entity <function_18>.
Parsing architecture <logic> of entity <function_18>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_17.vhd" into library work
Parsing entity <function_17>.
Parsing architecture <logic> of entity <function_17>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_16.vhd" into library work
Parsing entity <function_16>.
Parsing architecture <logic> of entity <function_16>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_15.vhd" into library work
Parsing entity <function_15>.
Parsing architecture <logic> of entity <function_15>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_14.vhd" into library work
Parsing entity <function_14>.
Parsing architecture <logic> of entity <function_14>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_13.vhd" into library work
Parsing entity <function_13>.
Parsing architecture <logic> of entity <function_13>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_12.vhd" into library work
Parsing entity <function_12>.
Parsing architecture <logic> of entity <function_12>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_11.vhd" into library work
Parsing entity <function_11>.
Parsing architecture <logic> of entity <function_11>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_10.vhd" into library work
Parsing entity <function_10>.
Parsing architecture <logic> of entity <function_10>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_4.vhd" into library work
Parsing entity <function_4>.
Parsing architecture <logic> of entity <function_4>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_3.vhd" into library work
Parsing entity <function_3>.
Parsing architecture <logic> of entity <function_3>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_2.vhd" into library work
Parsing entity <function_2>.
Parsing architecture <logic> of entity <function_2>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_1.vhd" into library work
Parsing entity <function_1>.
Parsing architecture <logic> of entity <function_1>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\shifter.vhd" into library work
Parsing entity <shifter>.
Parsing architecture <logic> of entity <shifter>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\reg_bank.vhd" into library work
Parsing entity <reg_bank>.
Parsing architecture <ram_block> of entity <reg_bank>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pipeline.vhd" into library work
Parsing entity <pipeline>.
Parsing architecture <logic> of entity <pipeline>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pc_next.vhd" into library work
Parsing entity <pc_next>.
Parsing architecture <logic> of entity <pc_next>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mult.vhd" into library work
Parsing entity <mult>.
Parsing architecture <logic> of entity <mult>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mem_ctrl.vhd" into library work
Parsing entity <mem_ctrl>.
Parsing architecture <logic> of entity <mem_ctrl>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ims\sequ_alu_1.vhd" into library work
Parsing entity <sequ_alu_1>.
Parsing architecture <logic> of entity <sequ_alu_1>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ims\conversion.vhd" into library work
Parsing package <conversion>.
Parsing package body <conversion>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ims\comb_alu_1.vhd" into library work
Parsing entity <comb_alu_1>.
Parsing architecture <logic> of entity <comb_alu_1>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\control.vhd" into library work
Parsing entity <control>.
Parsing architecture <logic> of entity <control>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\bus_mux.vhd" into library work
Parsing entity <bus_mux>.
Parsing architecture <logic> of entity <bus_mux>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <logic> of entity <alu>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\vga_bitmap_640x480.vhd" into library work
Parsing entity <VGA_bitmap_640x480>.
Parsing architecture <Behavioral> of entity <vga_bitmap_640x480>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\uart.vhd" into library work
Parsing entity <uart>.
Parsing architecture <logic> of entity <uart>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ram_boot.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <logic> of entity <ram>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mlite_cpu.vhd" into library work
Parsing entity <mlite_cpu>.
Parsing architecture <logic> of entity <mlite_cpu>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\memory_64k.vhd" into library work
Parsing entity <memory_64k>.
Parsing architecture <Behavioral> of entity <memory_64k>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\dma_engine.vhd" into library work
Parsing entity <dma_engine>.
Parsing architecture <logic> of entity <dma_engine>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_4.vhd" into library work
Parsing entity <coproc_4>.
Parsing architecture <logic> of entity <coproc_4>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_3.vhd" into library work
Parsing entity <coproc_3>.
Parsing architecture <logic> of entity <coproc_3>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_2.vhd" into library work
Parsing entity <coproc_2>.
Parsing architecture <logic> of entity <coproc_2>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_1.vhd" into library work
Parsing entity <coproc_1>.
Parsing architecture <logic> of entity <coproc_1>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" into library work
Parsing entity <plasma>.
Parsing architecture <logic> of entity <plasma>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\Colorgen.vhd" into library work
Parsing entity <Colorgen>.
Parsing architecture <Behavioral> of entity <colorgen>.
Parsing VHDL file "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" into library work
Parsing entity <top_ml605_extphy>.
Parsing architecture <rtl> of entity <top_ml605_extphy>.
WARNING:HDLCompiler:946 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" Line 134: Actual for formal port gpioa_in is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_ml605_extphy> (architecture <rtl>) from library <work>.

Elaborating entity <plasma> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 189: Assignment to cache_hit ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 207: Assignment to enable_eth ignored, since the identifier is never used

Elaborating entity <memory_64k> (architecture <Behavioral>) from library <work>.

Elaborating entity <mlite_cpu> (architecture <logic>) with generics from library <work>.

Elaborating entity <pc_next> (architecture <logic>) from library <work>.
INFO:HDLCompiler:679 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pc_next.vhd" Line 64. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1853 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pc_next.vhd" Line 35: Variable pc_next does not hold its value under NOT(clock-edge) condition

Elaborating entity <mem_ctrl> (architecture <logic>) from library <work>.

Elaborating entity <control> (architecture <logic>) from library <work>.

Elaborating entity <reg_bank> (architecture <ram_block>) with generics from library <work>.

Elaborating entity <bus_mux> (architecture <logic>) from library <work>.
INFO:HDLCompiler:679 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\bus_mux.vhd" Line 123. Case statement is complete. others clause is never selected

Elaborating entity <alu> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\alu.vhd" Line 34: Assignment to do_add ignored, since the identifier is never used

Elaborating entity <comb_alu_1> (architecture <logic>) from library <work>.

Elaborating entity <function_1> (architecture <logic>) from library <work>.

Elaborating entity <function_2> (architecture <logic>) from library <work>.

Elaborating entity <function_3> (architecture <logic>) from library <work>.

Elaborating entity <function_4> (architecture <logic>) from library <work>.

Elaborating entity <function_5> (architecture <logic>) from library <work>.

Elaborating entity <function_6> (architecture <logic>) from library <work>.

Elaborating entity <function_7> (architecture <logic>) from library <work>.

Elaborating entity <function_8> (architecture <logic>) from library <work>.

Elaborating entity <function_9> (architecture <logic>) from library <work>.

Elaborating entity <function_10> (architecture <logic>) from library <work>.

Elaborating entity <function_11> (architecture <logic>) from library <work>.

Elaborating entity <function_12> (architecture <logic>) from library <work>.

Elaborating entity <function_13> (architecture <logic>) from library <work>.

Elaborating entity <function_14> (architecture <logic>) from library <work>.

Elaborating entity <function_15> (architecture <logic>) from library <work>.

Elaborating entity <function_16> (architecture <logic>) from library <work>.

Elaborating entity <function_17> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_17.vhd" Line 31: Net <computation.vTemp2[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_17.vhd" Line 32: Net <computation.vTemp3[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_17.vhd" Line 33: Net <computation.vTemp4[7]> does not have a driver.

Elaborating entity <function_18> (architecture <logic>) from library <work>.

Elaborating entity <sequ_alu_1> (architecture <logic>) from library <work>.

Elaborating entity <shifter> (architecture <logic>) with generics from library <work>.

Elaborating entity <mult> (architecture <logic>) with generics from library <work>.

Elaborating entity <pipeline> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 281: Assignment to cache_access ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 309: Assignment to eth_pause_in ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 378: cop_1_output should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 379: cop_2_output should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 380: cop_3_output should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 381: cop_4_output should be on the sensitivity list of the process

Elaborating entity <RAM> (architecture <logic>) with generics from library <work>.

Elaborating entity <uart> (architecture <logic>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\uart.vhd" Line 50: Assignment to reg_debug ignored, since the identifier is never used

Elaborating entity <dma_engine> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\dma_engine.vhd" Line 77: Assignment to ptr_src_2 ignored, since the identifier is never used

Elaborating entity <coproc_1> (architecture <logic>) from library <work>.

Elaborating entity <coproc_2> (architecture <logic>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_2.vhd" Line 66: Assignment to b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_2.vhd" Line 67: Assignment to a ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_2.vhd" Line 35: Net <OUTPUT_1_tmp[31]> does not have a driver.

Elaborating entity <coproc_3> (architecture <logic>) from library <work>.

Elaborating entity <coproc_4> (architecture <logic>) from library <work>.

Elaborating entity <VGA_bitmap_640x480> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 140: Net <irq_eth_rec> does not have a driver.
WARNING:HDLCompiler:634 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd" Line 141: Net <irq_eth_send> does not have a driver.

Elaborating entity <Colorgen> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_ml605_extphy>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd".
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 99: Output port <address> of the instance <Inst_plasma> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 99: Output port <byte_we> of the instance <Inst_plasma> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 99: Output port <fifo_2_in_data> of the instance <Inst_plasma> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 99: Output port <gpio0_out> of the instance <Inst_plasma> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 99: Output port <no_ddr_start> of the instance <Inst_plasma> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 99: Output port <no_ddr_stop> of the instance <Inst_plasma> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 99: Output port <fifo_1_read_en> of the instance <Inst_plasma> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\top_sp605.vhd" line 99: Output port <fifo_1_write_en> of the instance <Inst_plasma> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk50>.
    Found 1-bit register for signal <led>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_ml605_extphy> synthesized.

Synthesizing Unit <plasma>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\plasma.vhd".
        memory_type = "XILINX_16X"
        log_file = "UNUSED"
        ethernet = '0'
        eUart = '1'
        use_cache = '0'
WARNING:Xst:653 - Signal <address> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <byte_we> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gpio0_out<28:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <irq_eth_rec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <irq_eth_send> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <gpio0_reg>.
    Found 32-bit register for signal <counter_reg>.
    Found 8-bit register for signal <irq_mask_reg>.
    Found 16x32-bit Read Only RAM for signal <cpu_address[7]_PWR_6_o_wide_mux_20_OUT>
    Found 16x32-bit Read Only RAM for signal <dma_address[7]_PWR_6_o_wide_mux_56_OUT>
    Found 32-bit 8-to-1 multiplexer for signal <cpu_address[6]_PWR_6_o_wide_mux_19_OUT> created at line 340.
    Found 32-bit 7-to-1 multiplexer for signal <cpu_data_r> created at line 323.
    Found 32-bit 8-to-1 multiplexer for signal <dma_address[6]_PWR_6_o_wide_mux_55_OUT> created at line 566.
    Found 32-bit 5-to-1 multiplexer for signal <dma_data_read> created at line 560.
    Summary:
	inferred   2 RAM(s).
	inferred  72 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <plasma> synthesized.

Synthesizing Unit <memory_64k>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\memory_64k.vhd".
    Set property "ram_style = DISTRIBUTED" for signal <memBank1>.
    Set property "ram_style = DISTRIBUTED" for signal <memBank2>.
    Set property "ram_style = DISTRIBUTED" for signal <memBank3>.
    Set property "ram_style = DISTRIBUTED" for signal <memBank4>.
WARNING:Xst:647 - Input <addr_in<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x8-bit single-port RAM <Mram_memBank1> for signal <memBank1>.
    Found 256x8-bit single-port RAM <Mram_memBank2> for signal <memBank2>.
    Found 256x8-bit single-port RAM <Mram_memBank3> for signal <memBank3>.
    Found 256x8-bit single-port RAM <Mram_memBank4> for signal <memBank4>.
    Found 1-bit register for signal <data_out<6>>.
    Found 1-bit register for signal <data_out<5>>.
    Found 1-bit register for signal <data_out<4>>.
    Found 1-bit register for signal <data_out<3>>.
    Found 1-bit register for signal <data_out<2>>.
    Found 1-bit register for signal <data_out<1>>.
    Found 1-bit register for signal <data_out<0>>.
    Found 1-bit register for signal <data_out<15>>.
    Found 1-bit register for signal <data_out<14>>.
    Found 1-bit register for signal <data_out<13>>.
    Found 1-bit register for signal <data_out<12>>.
    Found 1-bit register for signal <data_out<11>>.
    Found 1-bit register for signal <data_out<10>>.
    Found 1-bit register for signal <data_out<9>>.
    Found 1-bit register for signal <data_out<8>>.
    Found 1-bit register for signal <data_out<23>>.
    Found 1-bit register for signal <data_out<22>>.
    Found 1-bit register for signal <data_out<21>>.
    Found 1-bit register for signal <data_out<20>>.
    Found 1-bit register for signal <data_out<19>>.
    Found 1-bit register for signal <data_out<18>>.
    Found 1-bit register for signal <data_out<17>>.
    Found 1-bit register for signal <data_out<16>>.
    Found 1-bit register for signal <data_out<31>>.
    Found 1-bit register for signal <data_out<30>>.
    Found 1-bit register for signal <data_out<29>>.
    Found 1-bit register for signal <data_out<28>>.
    Found 1-bit register for signal <data_out<27>>.
    Found 1-bit register for signal <data_out<26>>.
    Found 1-bit register for signal <data_out<25>>.
    Found 1-bit register for signal <data_out<24>>.
    Found 1-bit register for signal <data_out<7>>.
    Summary:
	inferred   4 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <memory_64k> synthesized.

Synthesizing Unit <mlite_cpu>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mlite_cpu.vhd".
        memory_type = "XILINX_16X"
        mult_type = "DEFAULT"
        shifter_type = "DEFAULT"
        alu_type = "DEFAULT"
        pipeline_stages = 2
    Found 4-bit register for signal <reset_reg>.
    Found 1-bit register for signal <intr_signal>.
    Found 4-bit adder for signal <reset_reg[3]_GND_10_o_add_7_OUT> created at line 189.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <mlite_cpu> synthesized.

Synthesizing Unit <pc_next>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pc_next.vhd".
    Found 30-bit register for signal <pc_reg>.
    Found 30-bit 3-to-1 multiplexer for signal <pc_source[1]_pc_reg[31]_wide_mux_2_OUT> created at line 39.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <pc_next> synthesized.

Synthesizing Unit <mem_ctrl>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mem_ctrl.vhd".
    Found 32-bit register for signal <opcode_reg>.
    Found 32-bit register for signal <next_opcode_reg>.
    Found 30-bit register for signal <address_reg>.
    Found 4-bit register for signal <byte_we_reg>.
    Found 1-bit register for signal <mem_state_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <n0072> created at line 128.
    Summary:
	inferred  99 D-type flip-flop(s).
	inferred  39 Multiplexer(s).
Unit <mem_ctrl> synthesized.

Synthesizing Unit <control>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\control.vhd".
    Found 64x20-bit Read Only RAM for signal <_n0493>
    Summary:
	inferred   1 RAM(s).
	inferred  52 Multiplexer(s).
Unit <control> synthesized.

Synthesizing Unit <reg_bank>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\reg_bank.vhd".
        memory_type = "XILINX_16X"
    Found 1-bit register for signal <intr_enable_reg>.
    Found 32x32-bit dual-port RAM <Mram_tri_port_ram> for signal <tri_port_ram>.
    Summary:
	inferred   2 RAM(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <reg_bank> synthesized.

Synthesizing Unit <bus_mux>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\bus_mux.vhd".
    Found 32-bit 3-to-1 multiplexer for signal <a_out> created at line 82.
    Found 32-bit 4-to-1 multiplexer for signal <b_out> created at line 100.
    Found 32-bit 6-to-1 multiplexer for signal <reg_dest_out> created at line 132.
    Found 1-bit 8-to-1 multiplexer for signal <take_branch> created at line 166.
    Found 32-bit comparator equal for signal <pc_mux.is_equal> created at line 160
    Summary:
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <bus_mux> synthesized.

Synthesizing Unit <alu>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\alu.vhd".
        alu_type = "DEFAULT"
    Found 33-bit adder for signal <a_in[31]_b_in[31]_add_2_OUT> created at line 30.
    Found 33-bit subtractor for signal <a_in[31]_b_in[31]_sub_2_OUT<32:0>> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <comb_alu_1>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ims\comb_alu_1.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  18 Multiplexer(s).
Unit <comb_alu_1> synthesized.

Synthesizing Unit <function_1>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_1.vhd".
    Found 32x32-bit multiplier for signal <computation.rTemp1> created at line 36.
    Summary:
	inferred   1 Multiplier(s).
Unit <function_1> synthesized.

Synthesizing Unit <function_2>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_2.vhd".
    Found 65-bit subtractor for signal <n0009> created at line 38.
    Found 32x32-bit multiplier for signal <computation.rTemp1> created at line 36.
    Found 32x32-bit multiplier for signal <computation.rTemp2> created at line 37.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <function_2> synthesized.

Synthesizing Unit <function_3>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_3.vhd".
    Found 64-bit adder for signal <computation.rTemp3> created at line 38.
    Found 32x32-bit multiplier for signal <computation.rTemp1> created at line 36.
    Found 32x32-bit multiplier for signal <computation.rTemp2> created at line 37.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <function_3> synthesized.

Synthesizing Unit <function_4>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\function_4.vhd".
WARNING:Xst:647 - Input <INPUT_1<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 31x32-bit multiplier for signal <n0005> created at line 36.
    Summary:
	inferred   1 Multiplier(s).
Unit <function_4> synthesized.

Synthesizing Unit <function_5>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_5.vhd".
WARNING:Xst:647 - Input <INPUT_2<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit subtractor for signal <computation.diff1> created at line 33.
    Found 8-bit subtractor for signal <computation.diff2> created at line 33.
    Found 8-bit subtractor for signal <computation.diff3> created at line 33.
    Found 8-bit subtractor for signal <computation.diff4> created at line 33.
    Found 8x16-bit multiplier for signal <computation.mult1> created at line 48.
    Found 8x16-bit multiplier for signal <computation.mult2> created at line 49.
    Found 8x16-bit multiplier for signal <computation.mult3> created at line 50.
    Found 8x16-bit multiplier for signal <computation.mult4> created at line 51.
    Summary:
	inferred   4 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
Unit <function_5> synthesized.

Synthesizing Unit <function_6>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_6.vhd".
    Found 32-bit adder for signal <OUTPUT_1> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <function_6> synthesized.

Synthesizing Unit <function_7>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_7.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_7> synthesized.

Synthesizing Unit <function_8>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_8.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_8> synthesized.

Synthesizing Unit <function_9>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_9.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_9> synthesized.

Synthesizing Unit <function_10>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_10.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_10> synthesized.

Synthesizing Unit <function_11>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_11.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_11> synthesized.

Synthesizing Unit <function_12>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_12.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_12> synthesized.

Synthesizing Unit <function_13>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_13.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_13> synthesized.

Synthesizing Unit <function_14>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_14.vhd".
    Found 32-bit adder for signal <n0011> created at line 36.
    Found 32-bit adder for signal <computation.rTemp3> created at line 36.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <function_14> synthesized.

Synthesizing Unit <function_15>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_15.vhd".
WARNING:Xst:647 - Input <INPUT_2<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_2<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_2<23:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_2<31:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit comparator lessequal for signal <n0000> created at line 44
    Found 8-bit comparator lessequal for signal <n0003> created at line 45
    Found 8-bit comparator lessequal for signal <n0006> created at line 46
    Found 8-bit comparator lessequal for signal <n0009> created at line 47
    Summary:
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <function_15> synthesized.

Synthesizing Unit <function_16>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_16.vhd".
WARNING:Xst:647 - Input <INPUT_1<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <function_16> synthesized.

Synthesizing Unit <function_17>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_17.vhd".
WARNING:Xst:647 - Input <INPUT_1<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INPUT_2<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <computation.vTemp2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <computation.vTemp3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <computation.vTemp4> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit subtractor for signal <GND_42_o_INPUT_2[31]_sub_7_OUT<7:0>> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <function_17> synthesized.

Synthesizing Unit <function_18>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\function_18.vhd".
    Found 9-bit adder for signal <computation.rTemp1> created at line 39.
    Found 9-bit adder for signal <computation.rTemp2> created at line 40.
    Found 9-bit adder for signal <computation.rTemp3> created at line 41.
    Found 9-bit adder for signal <computation.rTemp4> created at line 42.
    Found 9-bit comparator greater for signal <INPUT_1[7]_GND_43_o_LessThan_5_o> created at line 44
    Found 9-bit comparator greater for signal <PWR_45_o_INPUT_1[7]_LessThan_6_o> created at line 45
    Found 9-bit comparator greater for signal <INPUT_1[15]_GND_43_o_LessThan_9_o> created at line 49
    Found 9-bit comparator greater for signal <PWR_45_o_INPUT_1[15]_LessThan_10_o> created at line 50
    Found 9-bit comparator greater for signal <INPUT_1[23]_GND_43_o_LessThan_17_o> created at line 59
    Found 9-bit comparator greater for signal <PWR_45_o_INPUT_1[23]_LessThan_18_o> created at line 60
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <function_18> synthesized.

Synthesizing Unit <sequ_alu_1>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ims\sequ_alu_1.vhd".
WARNING:Xst:647 - Input <b_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alu_function<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <counter>.
    Found 32-bit register for signal <tmp>.
    Found 32-bit register for signal <tmp1>.
    Found 2-bit register for signal <current_s>.
    Found 1-bit register for signal <count_busy>.
    Found finite state machine <FSM_0> for signal <current_s>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_in (positive)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_wait                                         |
    | Power Up State     | s_wait                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <counter[2]_GND_44_o_add_7_OUT> created at line 161.
    Found 32-bit adder for signal <a_in[31]_GND_44_o_add_12_OUT> created at line 181.
    Found 32-bit adder for signal <tmp[31]_GND_44_o_add_13_OUT> created at line 182.
    Found 1-bit 3-to-1 multiplexer for signal <busy> created at line 104.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sequ_alu_1> synthesized.

Synthesizing Unit <shifter>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\shifter.vhd".
        shifter_type = "DEFAULT"
    Found 32-bit 3-to-1 multiplexer for signal <c_shift> created at line 22.
    Summary:
	inferred  11 Multiplexer(s).
Unit <shifter> synthesized.

Synthesizing Unit <mult>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\mult.vhd".
        mult_type = "DEFAULT"
    Found 32-bit register for signal <upper_reg>.
    Found 32-bit register for signal <aa_reg>.
    Found 32-bit register for signal <bb_reg>.
    Found 32-bit register for signal <lower_reg>.
    Found 6-bit register for signal <count_reg>.
    Found 1-bit register for signal <negate_reg>.
    Found 1-bit register for signal <mode_reg>.
    Found 1-bit register for signal <sign_reg>.
    Found 1-bit register for signal <sign2_reg>.
    Found 6-bit subtractor for signal <GND_46_o_GND_46_o_sub_39_OUT<5:0>> created at line 246.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 138 D-type flip-flop(s).
	inferred  62 Multiplexer(s).
Unit <mult> synthesized.

Synthesizing Unit <pipeline>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\pipeline.vhd".
    Found 32-bit register for signal <b_busD>.
    Found 32-bit register for signal <reg_dest_reg>.
    Found 32-bit register for signal <a_busD>.
    Found 4-bit register for signal <alu_funcD>.
    Found 4-bit register for signal <mult_funcD>.
    Found 2-bit register for signal <shift_funcD>.
    Found 6-bit register for signal <calu_1_funcD>.
    Found 6-bit register for signal <salu_1_funcD>.
    Found 6-bit register for signal <rd_index_reg>.
    Found 3-bit register for signal <c_source_reg>.
    Found 1-bit register for signal <pause_enable_reg>.
    Found 6-bit comparator not equal for signal <n0019> created at line 122
    Found 6-bit comparator not equal for signal <n0029> created at line 129
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <pipeline> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\ram_boot.vhd".
        memory_type = "XILINX_16X"
        block_count = 3
WARNING:Xst:647 - Input <address<31:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x8-bit single-port RAM <Mram_laRAM1> for signal <laRAM1>.
    Found 4096x8-bit single-port RAM <Mram_laRAM2> for signal <laRAM2>.
    Found 4096x8-bit single-port RAM <Mram_laRAM3> for signal <laRAM3>.
    Found 4096x8-bit single-port RAM <Mram_laRAM4> for signal <laRAM4>.
    Found 1-bit register for signal <data_read<30>>.
    Found 1-bit register for signal <data_read<29>>.
    Found 1-bit register for signal <data_read<28>>.
    Found 1-bit register for signal <data_read<27>>.
    Found 1-bit register for signal <data_read<26>>.
    Found 1-bit register for signal <data_read<25>>.
    Found 1-bit register for signal <data_read<24>>.
    Found 1-bit register for signal <data_read<23>>.
    Found 1-bit register for signal <data_read<22>>.
    Found 1-bit register for signal <data_read<21>>.
    Found 1-bit register for signal <data_read<20>>.
    Found 1-bit register for signal <data_read<19>>.
    Found 1-bit register for signal <data_read<18>>.
    Found 1-bit register for signal <data_read<17>>.
    Found 1-bit register for signal <data_read<16>>.
    Found 1-bit register for signal <data_read<15>>.
    Found 1-bit register for signal <data_read<14>>.
    Found 1-bit register for signal <data_read<13>>.
    Found 1-bit register for signal <data_read<12>>.
    Found 1-bit register for signal <data_read<11>>.
    Found 1-bit register for signal <data_read<10>>.
    Found 1-bit register for signal <data_read<9>>.
    Found 1-bit register for signal <data_read<8>>.
    Found 1-bit register for signal <data_read<7>>.
    Found 1-bit register for signal <data_read<6>>.
    Found 1-bit register for signal <data_read<5>>.
    Found 1-bit register for signal <data_read<4>>.
    Found 1-bit register for signal <data_read<3>>.
    Found 1-bit register for signal <data_read<2>>.
    Found 1-bit register for signal <data_read<1>>.
    Found 1-bit register for signal <data_read<0>>.
    Found 1-bit register for signal <data_read<31>>.
    Summary:
	inferred   4 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <RAM> synthesized.

Synthesizing Unit <uart>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\uart.vhd".
        log_file = "UNUSED"
    Found 7-bit register for signal <read_value_reg>.
    Found 4-bit register for signal <bits_write_reg>.
    Found 4-bit register for signal <bits_read_reg>.
    Found 11-bit register for signal <delay_write_reg>.
    Found 11-bit register for signal <delay_read_reg>.
    Found 8-bit register for signal <data_read_reg>.
    Found 18-bit register for signal <data_save_reg>.
    Found 9-bit register for signal <data_write_reg>.
    Found 11-bit adder for signal <delay_write_reg[10]_GND_50_o_add_6_OUT> created at line 97.
    Found 7-bit adder for signal <read_value_reg[6]_GND_50_o_add_16_OUT> created at line 108.
    Found 4-bit subtractor for signal <GND_50_o_GND_50_o_sub_8_OUT<3:0>> created at line 100.
    Found 7-bit subtractor for signal <GND_50_o_GND_50_o_sub_20_OUT<6:0>> created at line 112.
    Found 4-bit subtractor for signal <GND_50_o_GND_50_o_sub_27_OUT<3:0>> created at line 125.
    Found 11-bit subtractor for signal <GND_50_o_GND_50_o_sub_31_OUT<10:0>> created at line 129.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <uart> synthesized.

Synthesizing Unit <dma_engine>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\plasma_core\vhdl\dma_engine.vhd".
WARNING:Xst:647 - Input <mem_address> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_byte_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <dma_state>.
    Found 4-bit register for signal <byte_we>.
    Found 32-bit register for signal <address>.
    Found 32-bit register for signal <ptr_src>.
    Found 32-bit register for signal <ptr_dst>.
    Found 32-bit register for signal <data_write>.
    Found 8-bit register for signal <dma_type>.
    Found 16-bit register for signal <nWords>.
    Found 1-bit register for signal <pause_out>.
    Found 32-bit register for signal <struc_ptr>.
INFO:Xst:1799 - State read_ptr_src_2 is never reached in FSM <dma_state>.
    Found finite state machine <FSM_1> for signal <dma_state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | waiting                                        |
    | Power Up State     | waiting                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <struc_ptr[31]_GND_53_o_add_18_OUT> created at line 170.
    Found 32-bit adder for signal <ptr_src[31]_GND_53_o_add_22_OUT> created at line 202.
    Found 32-bit adder for signal <ptr_dst[31]_GND_53_o_add_27_OUT> created at line 229.
    Found 16-bit subtractor for signal <GND_53_o_GND_53_o_sub_29_OUT<15:0>> created at line 232.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 189 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dma_engine> synthesized.

Synthesizing Unit <coproc_1>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_1.vhd".
    Set property "ram_style = DISTRIBUTED" for signal <R0>.
    Set property "ram_style = DISTRIBUTED" for signal <R1>.
    Set property "ram_style = DISTRIBUTED" for signal <R2>.
    Set property "ram_style = DISTRIBUTED" for signal <R3>.
    Set property "ram_style = DISTRIBUTED" for signal <R4>.
    Set property "ram_style = DISTRIBUTED" for signal <R5>.
    Set property "ram_style = DISTRIBUTED" for signal <reg_mul01>.
    Set property "ram_style = DISTRIBUTED" for signal <reg_mul23>.
    Set property "ram_style = DISTRIBUTED" for signal <reg_mul45>.
    Found 32-bit register for signal <R1>.
    Found 32-bit register for signal <R2>.
    Found 32-bit register for signal <R3>.
    Found 32-bit register for signal <R4>.
    Found 32-bit register for signal <R5>.
    Found 32-bit register for signal <reg_mul01>.
    Found 32-bit register for signal <reg_mul23>.
    Found 32-bit register for signal <reg_mul45>.
    Found 32-bit register for signal <OUTPUT_1>.
    Found 32-bit register for signal <R0>.
    Found 33-bit adder for signal <sum1> created at line 98.
    Found 34-bit adder for signal <out_tmp> created at line 99.
    Found 32x32-bit multiplier for signal <Temp01> created at line 76.
    Found 32x32-bit multiplier for signal <Temp23> created at line 78.
    Found 32x32-bit multiplier for signal <Temp45> created at line 80.
    Summary:
	inferred   3 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred 320 D-type flip-flop(s).
Unit <coproc_1> synthesized.

Synthesizing Unit <coproc_2>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_2.vhd".
WARNING:Xst:653 - Signal <OUTPUT_1_tmp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <OUTPUT_1>.
    Found 1-bit register for signal <store_min_beta>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <coproc_2> synthesized.

Synthesizing Unit <coproc_3>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_3.vhd".
    Found 32-bit register for signal <mem>.
    Found 32-bit adder for signal <INPUT_1[31]_GND_56_o_add_0_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <coproc_3> synthesized.

Synthesizing Unit <coproc_4>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\ray_tracer_v3\coproc_4.vhd".
WARNING:Xst:647 - Input <INPUT_1<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit register for signal <counter>.
    Found 19-bit adder for signal <counter[18]_GND_57_o_add_1_OUT> created at line 73.
    Found 19-bit comparator lessequal for signal <counter[18]_PWR_63_o_LessThan_1_o> created at line 72
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <coproc_4> synthesized.

Synthesizing Unit <VGA_bitmap_640x480>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\vga_bitmap_640x480.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <screen>, simulation mismatch.
    Found 307200x4-bit dual-port RAM <Mram_screen> for signal <screen>.
    Found 19-bit register for signal <pix_read_addr>.
    Found 1-bit register for signal <VGA_vs>.
    Found 1-bit register for signal <TOP_display>.
    Found 4-bit register for signal <iter>.
    Found 1-bit register for signal <VGA_hs>.
    Found 1-bit register for signal <TOP_line>.
    Found 12-bit register for signal <h_counter>.
    Found 10-bit register for signal <v_counter>.
    Found 4-bit register for signal <next_pixel>.
    Found 19-bit adder for signal <pix_read_addr[18]_GND_58_o_add_4_OUT> created at line 125.
    Found 10-bit adder for signal <v_counter[9]_GND_58_o_add_32_OUT> created at line 214.
    Found 12-bit adder for signal <h_counter[11]_GND_58_o_add_34_OUT> created at line 217.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
Unit <VGA_bitmap_640x480> synthesized.

Synthesizing Unit <Colorgen>.
    Related source file is "D:\Vincent\Mandelbrot\soc_plasma\vhdl\custom\mandelbrot\Colorgen.vhd".
    Found 16x12-bit Read Only RAM for signal <n0002>
    Summary:
	inferred   1 RAM(s).
Unit <Colorgen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 16x12-bit single-port Read Only RAM                   : 1
 16x32-bit single-port Read Only RAM                   : 2
 256x8-bit single-port RAM                             : 4
 307200x4-bit dual-port RAM                            : 1
 32x32-bit dual-port RAM                               : 2
 4096x8-bit single-port RAM                            : 4
 64x20-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 13
 16x8-bit multiplier                                   : 4
 32x31-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 8
# Adders/Subtractors                                   : 50
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 1
 16-bit subtractor                                     : 1
 19-bit adder                                          : 2
 3-bit adder                                           : 1
 32-bit adder                                          : 23
 33-bit adder                                          : 1
 33-bit addsub                                         : 1
 34-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 6-bit subtractor                                      : 1
 64-bit adder                                          : 1
 65-bit subtractor                                     : 1
 7-bit addsub                                          : 1
 8-bit subtractor                                      : 5
 9-bit adder                                           : 4
# Registers                                            : 80
 1-bit register                                        : 17
 10-bit register                                       : 1
 11-bit register                                       : 2
 12-bit register                                       : 1
 16-bit register                                       : 1
 18-bit register                                       : 1
 19-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 2
 30-bit register                                       : 2
 32-bit register                                       : 32
 4-bit register                                        : 9
 6-bit register                                        : 4
 7-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 14
 19-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 6-bit comparator not equal                            : 2
 8-bit comparator lessequal                            : 4
 9-bit comparator greater                              : 6
# Multiplexers                                         : 300
 1-bit 2-to-1 multiplexer                              : 68
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 10
 3-bit 2-to-1 multiplexer                              : 16
 30-bit 2-to-1 multiplexer                             : 8
 30-bit 3-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 121
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 5-to-1 multiplexer                             : 1
 32-bit 6-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 24
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 23
 8-bit 2-to-1 multiplexer                              : 9
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 223
 1-bit xor2                                            : 221
 2-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <salu_1_funcD_1> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_2> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_3> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_4> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <salu_1_funcD_5> of sequential type is unconnected in block <u9_pipeline>.
WARNING:Xst:2677 - Node <address_0> of sequential type is unconnected in block <u4_dma>.
WARNING:Xst:2677 - Node <address_1> of sequential type is unconnected in block <u4_dma>.

Synthesizing (advanced) Unit <Colorgen>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0002> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 12-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iter>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Colorgen> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3226 - The RAM <Mram_laRAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<3>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<31:24>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM2> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<2>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<23:16>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM3> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<1>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<15:8>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_laRAM4> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_read_01_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <enable>        | high     |
    |     weA            | connected to signal <write_byte_enable<0>> | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_write<7:0>> |          |
    |     doA            | connected to signal <data_read_01>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_bitmap_640x480>.
The following registers are absorbed into counter <pix_read_addr>: 1 register on signal <pix_read_addr>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
INFO:Xst:3226 - The RAM <Mram_screen> will be implemented as a BLOCK RAM, absorbing the following register(s): <next_pixel> <iter>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 307200-word x 4-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data_write>    | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 307200-word x 4-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_vga>       | rise     |
    |     addrB          | connected to signal <pix_read_addr> |          |
    |     doB            | connected to signal <iter>          |          |
    |     doregrstB      | connected to internal node          | high     |
    | reset value        | 0000                                           |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <VGA_bitmap_640x480> synthesized (advanced).

Synthesizing (advanced) Unit <control>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0493> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode<5:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <control> synthesized (advanced).

Synthesizing (advanced) Unit <coproc_4>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <coproc_4> synthesized (advanced).

Synthesizing (advanced) Unit <dma_engine>.
The following registers are absorbed into counter <nWords>: 1 register on signal <nWords>.
Unit <dma_engine> synthesized (advanced).

Synthesizing (advanced) Unit <memory_64k>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_memBank1>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_select<0>_0> | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in<7:0>>  |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_memBank2>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_select<1>_0> | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in<15:8>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_memBank3>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_select<2>_0> | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in<23:16>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_memBank4>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_select<3>_0> | high     |
    |     addrA          | connected to signal <addr_in>       |          |
    |     diA            | connected to signal <data_in<31:24>> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memory_64k> synthesized (advanced).

Synthesizing (advanced) Unit <mlite_cpu>.
The following registers are absorbed into counter <reset_reg>: 1 register on signal <reset_reg>.
Unit <mlite_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <plasma>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cpu_address[7]_PWR_6_o_wide_mux_20_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpu_address<7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dma_address[7]_PWR_6_o_wide_mux_56_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dma_address<7:4>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <plasma> synthesized (advanced).

Synthesizing (advanced) Unit <reg_bank>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tri_port_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <addr_write>    |          |
    |     diA            | connected to signal <reg_dest_new>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <addr_read1>    |          |
    |     doB            | connected to signal <data_out1>     |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tri_port_ram1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <addr_write>    |          |
    |     diA            | connected to signal <reg_dest_new>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <rt_index<4:0>> |          |
    |     doB            | connected to signal <data_out2>     |          |
    -----------------------------------------------------------------------
Unit <reg_bank> synthesized (advanced).

Synthesizing (advanced) Unit <sequ_alu_1>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <sequ_alu_1> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <read_value_reg>: 1 register on signal <read_value_reg>.
The following registers are absorbed into counter <bits_write_reg>: 1 register on signal <bits_write_reg>.
The following registers are absorbed into counter <bits_read_reg>: 1 register on signal <bits_read_reg>.
The following registers are absorbed into counter <delay_read_reg>: 1 register on signal <delay_read_reg>.
Unit <uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 16x12-bit single-port distributed Read Only RAM       : 1
 16x32-bit single-port distributed Read Only RAM       : 2
 256x8-bit single-port distributed RAM                 : 4
 307200x4-bit dual-port block RAM                      : 1
 32x32-bit dual-port distributed RAM                   : 2
 4096x8-bit single-port block RAM                      : 4
 64x20-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 13
 16x8-bit multiplier                                   : 4
 32x31-bit multiplier                                  : 1
 32x32-bit multiplier                                  : 8
# Adders/Subtractors                                   : 39
 11-bit adder                                          : 1
 32-bit adder                                          : 25
 33-bit addsub                                         : 1
 6-bit subtractor                                      : 1
 60-bit adder                                          : 1
 60-bit subtractor                                     : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 5
 9-bit adder                                           : 3
# Counters                                             : 11
 10-bit up counter                                     : 1
 11-bit down counter                                   : 1
 12-bit up counter                                     : 1
 16-bit down counter                                   : 1
 19-bit up counter                                     : 2
 3-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 1
 7-bit updown counter                                  : 1
# Registers                                            : 1176
 Flip-Flops                                            : 1176
# Comparators                                          : 14
 19-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 6-bit comparator not equal                            : 2
 8-bit comparator lessequal                            : 4
 9-bit comparator greater                              : 6
# Multiplexers                                         : 294
 1-bit 2-to-1 multiplexer                              : 68
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 2
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 10
 3-bit 2-to-1 multiplexer                              : 15
 30-bit 2-to-1 multiplexer                             : 8
 30-bit 3-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 120
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 5-to-1 multiplexer                             : 1
 32-bit 6-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 22
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 23
 8-bit 2-to-1 multiplexer                              : 9
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 223
 1-bit xor2                                            : 221
 2-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_plasma/u1_cpu/u62_alu/FSM_0> on signal <current_s[1:2]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_wait         | 00
 s_init_counter | 01
 s_processing   | 10
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_plasma/u4_dma/FSM_1> on signal <dma_state[1:4]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 waiting         | 0000
 nexts           | 0001
 addr_dma_type   | 0010
 read_dma_type   | 0011
 read_ptr_src    | 0100
 read_ptr_src_2  | unreached
 read_ptr_src_3  | 0110
 read_ptr_dst    | 0111
 read_nb_words   | 1000
 select_type     | 1001
 cpy_init_data   | 1010
 cpy_read_data   | 1011
 cpy_write_data  | 1100
 init_write_data | 1101
 wait_one_cycle  | 1110
-----------------------------
