
image:     formato del fichero elf32-lm32

Secciones:
Ind Nombre        Tamaño    VMA       LMA       Desp fich Alin
  0 .text         000005cc  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000008  000005cc  000005cc  00000620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000014  000005d4  000005d4  00000628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000084  000005e8  000005e8  0000063c  2**2
                  ALLOC
  4 .debug_abbrev 00000254  00000000  00000000  0000063c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000767  00000000  00000000  00000890  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   000004a5  00000000  00000000  00000ff7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000001a0  00000000  00000000  0000149c  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000001dc  00000000  00000000  0000163c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000001e9  00000000  00000000  00001818  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubtypes 00000095  00000000  00000000  00001a01  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000040  00000000  00000000  00001a96  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000002bc  00000000  00000000  00001ad6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      00000011  00000000  00000000  00001d92  2**0
                  CONTENTS, READONLY
 14 .debug_ranges 00000018  00000000  00000000  00001da3  2**0
                  CONTENTS, READONLY, DEBUGGING

Desensamblado de la sección .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 3b 	calli 100 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
  20:	34 00 00 00 	nop
  24:	34 00 00 00 	nop
  28:	34 00 00 00 	nop
  2c:	34 00 00 00 	nop
  30:	34 00 00 00 	nop
  34:	34 00 00 00 	nop
  38:	34 00 00 00 	nop
  3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
  40:	34 00 00 00 	nop
  44:	34 00 00 00 	nop
  48:	34 00 00 00 	nop
  4c:	34 00 00 00 	nop
  50:	34 00 00 00 	nop
  54:	34 00 00 00 	nop
  58:	34 00 00 00 	nop
  5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
  60:	34 00 00 00 	nop
  64:	34 00 00 00 	nop
  68:	34 00 00 00 	nop
  6c:	34 00 00 00 	nop
  70:	34 00 00 00 	nop
  74:	34 00 00 00 	nop
  78:	34 00 00 00 	nop
  7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
  80:	34 00 00 00 	nop
  84:	34 00 00 00 	nop
  88:	34 00 00 00 	nop
  8c:	34 00 00 00 	nop
  90:	34 00 00 00 	nop
  94:	34 00 00 00 	nop
  98:	34 00 00 00 	nop
  9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
  a0:	34 00 00 00 	nop
  a4:	34 00 00 00 	nop
  a8:	34 00 00 00 	nop
  ac:	34 00 00 00 	nop
  b0:	34 00 00 00 	nop
  b4:	34 00 00 00 	nop
  b8:	34 00 00 00 	nop
  bc:	34 00 00 00 	nop

000000c0 <_interrupt_handler>:
  c0:	5b 9d 00 00 	sw (sp+0),ra
  c4:	f8 00 00 2b 	calli 170 <_save_all>
  c8:	90 40 08 00 	rcsr r1,IP
  cc:	f8 00 00 80 	calli 2cc <irq_handler>
  d0:	78 01 ff ff 	mvhi r1,0xffff
  d4:	38 21 ff ff 	ori r1,r1,0xffff
  d8:	d0 41 00 00 	wcsr IP,r1
  dc:	e0 00 00 38 	bi 1bc <_restore_all_and_eret>

000000e0 <_scall_handler>:
  e0:	34 00 00 00 	nop
  e4:	34 00 00 00 	nop
  e8:	34 00 00 00 	nop
  ec:	34 00 00 00 	nop
  f0:	34 00 00 00 	nop
  f4:	34 00 00 00 	nop
  f8:	34 00 00 00 	nop
  fc:	34 00 00 00 	nop

00000100 <_crt0>:
 100:	78 1c 00 00 	mvhi sp,0x0
 104:	3b 9c 3f fc 	ori sp,sp,0x3ffc
 108:	78 1a 00 00 	mvhi gp,0x0
 10c:	3b 5a 05 f0 	ori gp,gp,0x5f0
 110:	78 01 00 00 	mvhi r1,0x0
 114:	38 21 05 e8 	ori r1,r1,0x5e8
 118:	78 03 00 00 	mvhi r3,0x0
 11c:	38 63 06 6c 	ori r3,r3,0x66c

00000120 <.clearBSS>:
 120:	44 23 00 04 	be r1,r3,130 <.callMain>
 124:	58 20 00 00 	sw (r1+0),r0
 128:	34 21 00 04 	addi r1,r1,4
 12c:	e3 ff ff fd 	bi 120 <.clearBSS>

00000130 <.callMain>:
 130:	34 01 00 00 	mvi r1,0
 134:	34 02 00 00 	mvi r2,0
 138:	34 03 00 00 	mvi r3,0
 13c:	f8 00 00 33 	calli 208 <main>

00000140 <irq_enable>:
 140:	34 01 00 01 	mvi r1,1
 144:	d0 01 00 00 	wcsr IE,r1
 148:	c3 a0 00 00 	ret

0000014c <irq_disable>:
 14c:	34 01 00 00 	mvi r1,0
 150:	d0 01 00 00 	wcsr IE,r1
 154:	c3 a0 00 00 	ret

00000158 <irq_set_mask>:
 158:	d0 21 00 00 	wcsr IM,r1
 15c:	c3 a0 00 00 	ret

00000160 <irq_get_mask>:
 160:	90 20 08 00 	rcsr r1,IM
 164:	c3 a0 00 00 	ret

00000168 <jump>:
 168:	c0 20 00 00 	b r1

0000016c <halt>:
 16c:	e0 00 00 00 	bi 16c <halt>

00000170 <_save_all>:
 170:	37 9c ff 80 	addi sp,sp,-128
 174:	5b 81 00 04 	sw (sp+4),r1
 178:	5b 82 00 08 	sw (sp+8),r2
 17c:	5b 83 00 0c 	sw (sp+12),r3
 180:	5b 84 00 10 	sw (sp+16),r4
 184:	5b 85 00 14 	sw (sp+20),r5
 188:	5b 86 00 18 	sw (sp+24),r6
 18c:	5b 87 00 1c 	sw (sp+28),r7
 190:	5b 88 00 20 	sw (sp+32),r8
 194:	5b 89 00 24 	sw (sp+36),r9
 198:	5b 8a 00 28 	sw (sp+40),r10
 19c:	5b 9e 00 78 	sw (sp+120),ea
 1a0:	5b 9f 00 7c 	sw (sp+124),ba
 1a4:	2b 81 00 80 	lw r1,(sp+128)
 1a8:	5b 81 00 74 	sw (sp+116),r1
 1ac:	bb 80 08 00 	mv r1,sp
 1b0:	34 21 00 80 	addi r1,r1,128
 1b4:	5b 81 00 70 	sw (sp+112),r1
 1b8:	c3 a0 00 00 	ret

000001bc <_restore_all_and_eret>:
 1bc:	2b 81 00 04 	lw r1,(sp+4)
 1c0:	2b 82 00 08 	lw r2,(sp+8)
 1c4:	2b 83 00 0c 	lw r3,(sp+12)
 1c8:	2b 84 00 10 	lw r4,(sp+16)
 1cc:	2b 85 00 14 	lw r5,(sp+20)
 1d0:	2b 86 00 18 	lw r6,(sp+24)
 1d4:	2b 87 00 1c 	lw r7,(sp+28)
 1d8:	2b 88 00 20 	lw r8,(sp+32)
 1dc:	2b 89 00 24 	lw r9,(sp+36)
 1e0:	2b 8a 00 28 	lw r10,(sp+40)
 1e4:	2b 9d 00 74 	lw ra,(sp+116)
 1e8:	2b 9e 00 78 	lw ea,(sp+120)
 1ec:	2b 9f 00 7c 	lw ba,(sp+124)
 1f0:	2b 9c 00 70 	lw sp,(sp+112)
 1f4:	c3 c0 00 00 	eret

000001f8 <get_sp>:
 1f8:	bb 80 08 00 	mv r1,sp
 1fc:	c3 a0 00 00 	ret

00000200 <get_gp>:
 200:	bb 40 08 00 	mv r1,gp
 204:	c3 a0 00 00 	ret

00000208 <main>:
#include "soc-hw.h"
#define MAX 76800
	
int main(){
 208:	37 9c ff f0 	addi sp,sp,-16
 20c:	5b 8b 00 10 	sw (sp+16),r11
 210:	5b 8c 00 0c 	sw (sp+12),r12
 214:	5b 8d 00 08 	sw (sp+8),r13
 218:	5b 9d 00 04 	sw (sp+4),ra
	uint32_t pixel=0;
	camera_takeP();
	pantalla_wEnable(1);
		
	uint32_t i=0;
	while(i<MAX){
 21c:	78 01 00 00 	mvhi r1,0x0
 220:	38 21 05 cc 	ori r1,r1,0x5cc
 224:	28 2d 00 00 	lw r13,(r1+0)
#define MAX 76800
	
int main(){
	while(1){
	uint32_t pixel=0;
	camera_takeP();
 228:	f8 00 00 a5 	calli 4bc <camera_takeP>
	pantalla_wEnable(1);
 22c:	34 01 00 01 	mvi r1,1
 230:	f8 00 00 b6 	calli 508 <pantalla_wEnable>
		
	uint32_t i=0;
 234:	34 0b 00 00 	mvi r11,0
	while(i<MAX){
		pixel=camera_pixel(i);
 238:	b9 60 08 00 	mv r1,r11
 23c:	f8 00 00 a6 	calli 4d4 <camera_pixel>
 240:	b8 20 60 00 	mv r12,r1
		pantalla_receivePixel(pixel);
 244:	f8 00 00 ab 	calli 4f0 <pantalla_receivePixel>
		pantalla_receivePixel(pixel);
		i++;
 248:	35 6b 00 01 	addi r11,r11,1
		
	uint32_t i=0;
	while(i<MAX){
		pixel=camera_pixel(i);
		pantalla_receivePixel(pixel);
		pantalla_receivePixel(pixel);
 24c:	b9 80 08 00 	mv r1,r12
 250:	f8 00 00 a8 	calli 4f0 <pantalla_receivePixel>
	uint32_t pixel=0;
	camera_takeP();
	pantalla_wEnable(1);
		
	uint32_t i=0;
	while(i<MAX){
 254:	5d 6d ff f9 	bne r11,r13,238 <main+0x30>
		pantalla_receivePixel(pixel);
		pantalla_receivePixel(pixel);
		i++;
	}

	pantalla_wEnable(0);
 258:	34 01 00 00 	mvi r1,0
 25c:	f8 00 00 ab 	calli 508 <pantalla_wEnable>
	pantalla_reset();
 260:	f8 00 00 b6 	calli 538 <pantalla_reset>
	pantalla_rEnable(1);
 264:	34 01 00 01 	mvi r1,1
 268:	f8 00 00 ae 	calli 520 <pantalla_rEnable>
	}
 26c:	e3 ff ff ef 	bi 228 <main+0x20>

00000270 <isr_null>:
/***************************************************************************
 * IRQ handling
 */
void isr_null()
{
}
 270:	c3 a0 00 00 	ret

00000274 <tic_isr>:

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 274:	78 01 00 00 	mvhi r1,0x0
 278:	38 21 06 68 	ori r1,r1,0x668
 27c:	28 23 00 00 	lw r3,(r1+0)
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 280:	78 02 00 00 	mvhi r2,0x0
 284:	38 42 05 d8 	ori r2,r2,0x5d8
 288:	28 42 00 00 	lw r2,(r2+0)

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 28c:	34 63 00 01 	addi r3,r3,1
 290:	58 23 00 00 	sw (r1+0),r3
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 294:	34 01 00 0e 	mvi r1,14
 298:	58 41 00 00 	sw (r2+0),r1
}
 29c:	c3 a0 00 00 	ret

000002a0 <prueba>:

isr_ptr_t isr_table[32];

void prueba()
{
	   uart0->rxtx=30;
 2a0:	78 02 00 00 	mvhi r2,0x0
 2a4:	38 42 05 d4 	ori r2,r2,0x5d4
	   timer0->tcr0 = 0xAA;
 2a8:	78 01 00 00 	mvhi r1,0x0

isr_ptr_t isr_table[32];

void prueba()
{
	   uart0->rxtx=30;
 2ac:	28 42 00 00 	lw r2,(r2+0)
	   timer0->tcr0 = 0xAA;
 2b0:	38 21 05 d8 	ori r1,r1,0x5d8
 2b4:	28 21 00 00 	lw r1,(r1+0)

isr_ptr_t isr_table[32];

void prueba()
{
	   uart0->rxtx=30;
 2b8:	34 03 00 1e 	mvi r3,30
 2bc:	58 43 00 04 	sw (r2+4),r3
	   timer0->tcr0 = 0xAA;
 2c0:	34 02 00 aa 	mvi r2,170
 2c4:	58 22 00 00 	sw (r1+0),r2
	   //gpio0->ctrl=0x55;
	   //i2c0->rxtx=5;
	   //i2c0->divisor=5;

}
 2c8:	c3 a0 00 00 	ret

000002cc <irq_handler>:
void isr_null()
{
}

void irq_handler(uint32_t pending)
{
 2cc:	37 9c ff f0 	addi sp,sp,-16
 2d0:	5b 8b 00 10 	sw (sp+16),r11
 2d4:	5b 8c 00 0c 	sw (sp+12),r12
 2d8:	5b 8d 00 08 	sw (sp+8),r13
 2dc:	5b 9d 00 04 	sw (sp+4),ra
 2e0:	78 0b 00 00 	mvhi r11,0x0
 2e4:	39 6b 05 e8 	ori r11,r11,0x5e8
 2e8:	b8 20 60 00 	mv r12,r1
 */
void isr_null()
{
}

void irq_handler(uint32_t pending)
 2ec:	35 6d 00 80 	addi r13,r11,128
 2f0:	e0 00 00 04 	bi 300 <irq_handler+0x34>
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
 2f4:	35 6b 00 04 	addi r11,r11,4

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
 2f8:	45 6d 00 08 	be r11,r13,318 <irq_handler+0x4c>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
 2fc:	01 8c 00 01 	srui r12,r12,1
void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
 300:	21 81 00 01 	andi r1,r12,0x1
 304:	44 20 ff fc 	be r1,r0,2f4 <irq_handler+0x28>
 308:	29 61 00 00 	lw r1,(r11+0)
 30c:	35 6b 00 04 	addi r11,r11,4
 310:	d8 20 00 00 	call r1

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
 314:	5d 6d ff fa 	bne r11,r13,2fc <irq_handler+0x30>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}
 318:	2b 9d 00 04 	lw ra,(sp+4)
 31c:	2b 8b 00 10 	lw r11,(sp+16)
 320:	2b 8c 00 0c 	lw r12,(sp+12)
 324:	2b 8d 00 08 	lw r13,(sp+8)
 328:	37 9c 00 10 	addi sp,sp,16
 32c:	c3 a0 00 00 	ret

00000330 <isr_init>:

void isr_init()
{
 330:	78 01 00 00 	mvhi r1,0x0
 334:	78 02 00 00 	mvhi r2,0x0
 338:	38 21 05 e8 	ori r1,r1,0x5e8
 33c:	38 42 02 70 	ori r2,r2,0x270
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}

void isr_init()
 340:	34 23 00 80 	addi r3,r1,128
{
	int i;
	for(i=0; i<32; i++)
		isr_table[i] = &isr_null;
 344:	58 22 00 00 	sw (r1+0),r2
 348:	34 21 00 04 	addi r1,r1,4
}

void isr_init()
{
	int i;
	for(i=0; i<32; i++)
 34c:	5c 23 ff fe 	bne r1,r3,344 <isr_init+0x14>
		isr_table[i] = &isr_null;
}
 350:	c3 a0 00 00 	ret

00000354 <isr_register>:

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 354:	78 03 00 00 	mvhi r3,0x0
 358:	3c 21 00 02 	sli r1,r1,2
 35c:	38 63 05 e8 	ori r3,r3,0x5e8
 360:	b4 61 18 00 	add r3,r3,r1
 364:	58 62 00 00 	sw (r3+0),r2
}
 368:	c3 a0 00 00 	ret

0000036c <isr_unregister>:

void isr_unregister(int irq)
{
	isr_table[irq] = &isr_null;
 36c:	78 03 00 00 	mvhi r3,0x0
 370:	3c 21 00 02 	sli r1,r1,2
 374:	38 63 05 e8 	ori r3,r3,0x5e8
 378:	78 02 00 00 	mvhi r2,0x0
 37c:	b4 61 18 00 	add r3,r3,r1
 380:	38 42 02 70 	ori r2,r2,0x270
 384:	58 62 00 00 	sw (r3+0),r2
}
 388:	c3 a0 00 00 	ret

0000038c <msleep>:
void msleep(uint32_t msec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000)*msec;
 38c:	78 04 00 00 	mvhi r4,0x0
 390:	38 84 05 d0 	ori r4,r4,0x5d0
 394:	28 83 00 00 	lw r3,(r4+0)
 398:	78 02 00 00 	mvhi r2,0x0
 39c:	38 42 05 d8 	ori r2,r2,0x5d8
 3a0:	28 42 00 00 	lw r2,(r2+0)
 3a4:	88 23 08 00 	mul r1,r1,r3
 3a8:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 3ac:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 3b0:	34 01 00 08 	mvi r1,8
 3b4:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 3b8:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 3bc:	20 21 00 01 	andi r1,r1,0x1
 3c0:	44 20 ff fe 	be r1,r0,3b8 <msleep+0x2c>
}
 3c4:	c3 a0 00 00 	ret

000003c8 <nsleep>:
void nsleep(uint32_t nsec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000000)*nsec;
 3c8:	78 02 00 00 	mvhi r2,0x0
 3cc:	38 42 05 d8 	ori r2,r2,0x5d8
 3d0:	28 42 00 00 	lw r2,(r2+0)
 3d4:	08 21 00 64 	muli r1,r1,100
 3d8:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 3dc:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 3e0:	34 01 00 08 	mvi r1,8
 3e4:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 3e8:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 3ec:	20 21 00 01 	andi r1,r1,0x1
 3f0:	44 20 ff fe 	be r1,r0,3e8 <nsleep+0x20>
}
 3f4:	c3 a0 00 00 	ret

000003f8 <tic_init>:
void tic_init()
{
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 3f8:	78 01 00 00 	mvhi r1,0x0
 3fc:	38 21 05 d8 	ori r1,r1,0x5d8
 400:	28 23 00 00 	lw r3,(r1+0)
 404:	34 02 27 10 	mvi r2,10000
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 408:	78 01 00 00 	mvhi r1,0x0

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 40c:	58 62 00 04 	sw (r3+4),r2
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 410:	38 21 06 68 	ori r1,r1,0x668

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
 414:	58 60 00 08 	sw (r3+8),r0
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 418:	58 20 00 00 	sw (r1+0),r0
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 41c:	78 02 00 00 	mvhi r2,0x0
 420:	78 01 00 00 	mvhi r1,0x0
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 424:	34 04 00 0e 	mvi r4,14
 428:	58 64 00 00 	sw (r3+0),r4
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 42c:	38 21 05 e8 	ori r1,r1,0x5e8
 430:	38 42 02 74 	ori r2,r2,0x274
 434:	58 22 00 04 	sw (r1+4),r2
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;

	isr_register(1, &tic_isr);
}
 438:	c3 a0 00 00 	ret

0000043c <uart_init>:
	//uart0->lcr = 0x03;  // Line Control Register:    8N1
	//uart0->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}
 43c:	c3 a0 00 00 	ret

00000440 <uart_getchar>:

char uart_getchar()
{   
 440:	78 01 00 00 	mvhi r1,0x0
 444:	38 21 05 d4 	ori r1,r1,0x5d4
 448:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart0->ucr & UART_DR)) ;
 44c:	28 41 00 00 	lw r1,(r2+0)
 450:	20 21 00 01 	andi r1,r1,0x1
 454:	44 20 ff fe 	be r1,r0,44c <uart_getchar+0xc>
	return uart0->rxtx;
 458:	28 41 00 04 	lw r1,(r2+4)
}
 45c:	20 21 00 ff 	andi r1,r1,0xff
 460:	c3 a0 00 00 	ret

00000464 <uart_putchar>:

void uart_putchar(char c)
{
 464:	78 02 00 00 	mvhi r2,0x0
 468:	38 42 05 d4 	ori r2,r2,0x5d4
 46c:	28 43 00 00 	lw r3,(r2+0)
 470:	20 21 00 ff 	andi r1,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
 474:	28 62 00 00 	lw r2,(r3+0)
 478:	20 42 00 10 	andi r2,r2,0x10
 47c:	5c 40 ff fe 	bne r2,r0,474 <uart_putchar+0x10>
	uart0->rxtx = c;
 480:	58 61 00 04 	sw (r3+4),r1
}
 484:	c3 a0 00 00 	ret

00000488 <uart_putstr>:

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 488:	40 24 00 00 	lbu r4,(r1+0)
 48c:	44 80 00 0b 	be r4,r0,4b8 <uart_putstr+0x30>
 490:	78 02 00 00 	mvhi r2,0x0
 494:	38 42 05 d4 	ori r2,r2,0x5d4
 498:	28 43 00 00 	lw r3,(r2+0)
	return uart0->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
 49c:	28 62 00 00 	lw r2,(r3+0)
 4a0:	20 42 00 10 	andi r2,r2,0x10
 4a4:	5c 40 ff fe 	bne r2,r0,49c <uart_putstr+0x14>
	uart0->rxtx = c;
 4a8:	58 64 00 04 	sw (r3+4),r4
void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar(*c);
		c++;
 4ac:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 4b0:	40 24 00 00 	lbu r4,(r1+0)
 4b4:	5c 82 ff fa 	bne r4,r2,49c <uart_putstr+0x14>
 4b8:	c3 a0 00 00 	ret

000004bc <camera_takeP>:
/***************************************************************************
 * Camera Functions
 */

void camera_takeP(){
	camera0->Tomar_imagen=1;
 4bc:	78 01 00 00 	mvhi r1,0x0
 4c0:	38 21 05 e0 	ori r1,r1,0x5e0
 4c4:	28 21 00 00 	lw r1,(r1+0)
 4c8:	34 02 00 01 	mvi r2,1
 4cc:	58 22 00 00 	sw (r1+0),r2
	//uint32_t contador=0;
	//while((camera0->Picture_Avail)!=1)
		//contador=camera0->Tomar_imagen;
	//	uart_putchar(0x3);
}
 4d0:	c3 a0 00 00 	ret

000004d4 <camera_pixel>:

char camera_pixel(int address){
	char pixel;
	camera0->pIm=address;
 4d4:	78 02 00 00 	mvhi r2,0x0
 4d8:	38 42 05 e0 	ori r2,r2,0x5e0
 4dc:	28 42 00 00 	lw r2,(r2+0)
 4e0:	58 41 00 08 	sw (r2+8),r1
	pixel=camera0->pIm;
 4e4:	28 41 00 08 	lw r1,(r2+8)
	return pixel;

}
 4e8:	20 21 00 ff 	andi r1,r1,0xff
 4ec:	c3 a0 00 00 	ret

000004f0 <pantalla_receivePixel>:
/***************************************************************************
 * Pantalla Functions
 */

void pantalla_receivePixel(char pixel){
	pantalla0->pixel=pixel;
 4f0:	78 02 00 00 	mvhi r2,0x0
 4f4:	38 42 05 dc 	ori r2,r2,0x5dc
 4f8:	28 42 00 00 	lw r2,(r2+0)

/***************************************************************************
 * Pantalla Functions
 */

void pantalla_receivePixel(char pixel){
 4fc:	20 21 00 ff 	andi r1,r1,0xff
	pantalla0->pixel=pixel;
 500:	58 41 00 00 	sw (r2+0),r1
}
 504:	c3 a0 00 00 	ret

00000508 <pantalla_wEnable>:

void pantalla_wEnable(){
	pantalla0->w_enable=1;
 508:	78 01 00 00 	mvhi r1,0x0
 50c:	38 21 05 dc 	ori r1,r1,0x5dc
 510:	28 21 00 00 	lw r1,(r1+0)
 514:	34 02 00 01 	mvi r2,1
 518:	58 22 00 04 	sw (r1+4),r2
}
 51c:	c3 a0 00 00 	ret

00000520 <pantalla_rEnable>:

void pantalla_rEnable(){
	pantalla0->r_enable=1;
 520:	78 01 00 00 	mvhi r1,0x0
 524:	38 21 05 dc 	ori r1,r1,0x5dc
 528:	28 21 00 00 	lw r1,(r1+0)
 52c:	34 02 00 01 	mvi r2,1
 530:	58 22 00 08 	sw (r1+8),r2
}
 534:	c3 a0 00 00 	ret

00000538 <pantalla_reset>:

void pantalla_reset(){
	pantalla0->reset=1;
 538:	78 01 00 00 	mvhi r1,0x0
 53c:	38 21 05 dc 	ori r1,r1,0x5dc
 540:	28 21 00 00 	lw r1,(r1+0)
 544:	34 02 00 01 	mvi r2,1
 548:	58 22 00 0c 	sw (r1+12),r2
	pantalla0->reset=0;
 54c:	58 20 00 0c 	sw (r1+12),r0
}
 550:	c3 a0 00 00 	ret

00000554 <i2c_init>:
 * I2C Functions
 */


void i2c_init(uint8_t PRERlo,uint8_t PRERhi){
	i2c0->prerL = PRERlo;
 554:	78 03 00 00 	mvhi r3,0x0
 558:	38 63 05 e4 	ori r3,r3,0x5e4
 55c:	28 63 00 00 	lw r3,(r3+0)
/***************************************************************************
 * I2C Functions
 */


void i2c_init(uint8_t PRERlo,uint8_t PRERhi){
 560:	20 21 00 ff 	andi r1,r1,0xff
 564:	20 42 00 ff 	andi r2,r2,0xff
	i2c0->prerL = PRERlo;
 568:	30 61 00 00 	sb (r3+0),r1
	i2c0->prerH = PRERhi;
 56c:	30 62 00 01 	sb (r3+1),r2
	i2c0->ctr   = 0x80;    //Enable core	
 570:	34 01 ff 80 	mvi r1,-128
 574:	30 61 00 02 	sb (r3+2),r1

}
 578:	c3 a0 00 00 	ret

0000057c <i2c_write>:

//The device slave addresses are 42 for write and 43 for read.

void i2c_write(uint8_t addr,uint8_t slvAddr,uint8_t data){ 
	i2c0->txr = addr<<1;
 57c:	78 02 00 00 	mvhi r2,0x0
 580:	38 42 05 e4 	ori r2,r2,0x5e4
 584:	28 42 00 00 	lw r2,(r2+0)
 588:	3c 21 00 01 	sli r1,r1,1
 58c:	20 21 00 fe 	andi r1,r1,0xfe
 590:	30 41 00 05 	sb (r2+5),r1
	i2c0->cr   = 0x90;		//Start and write
 594:	34 01 ff 90 	mvi r1,-112
 598:	30 41 00 06 	sb (r2+6),r1
	i2c0->cr   = 0x10;		//Write
	while(!(i2c0->sr & tip)); 
	i2c0->txr = data;
	i2c0->cr   = 0x50;		//Write and stop
	while(!(i2c0->sr & tip));*/
}
 59c:	c3 a0 00 00 	ret

000005a0 <i2c_read>:

void i2c_read(uint8_t addr,uint8_t slvAddr){
 5a0:	20 21 00 ff 	andi r1,r1,0xff
	uint8_t data;
	i2c0->txr = (addr<<1)|1;
 5a4:	78 02 00 00 	mvhi r2,0x0
 5a8:	38 42 05 e4 	ori r2,r2,0x5e4
 5ac:	3c 21 00 01 	sli r1,r1,1
 5b0:	28 42 00 00 	lw r2,(r2+0)
 5b4:	38 21 00 01 	ori r1,r1,0x1
 5b8:	20 21 00 ff 	andi r1,r1,0xff
 5bc:	30 41 00 05 	sb (r2+5),r1
	i2c0->cr   = 0x90;		//Start and write
 5c0:	34 01 ff 90 	mvi r1,-112
 5c4:	30 41 00 06 	sb (r2+6),r1
	data = i2c0->rxr;
	i2c0->cr   = 0x28;		//Read and stop
	while(!(i2c0->sr & tip));
	uart_putchar(data);*/

}
 5c8:	c3 a0 00 00 	ret
