<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <!-- Preconnect to CDNs for faster loading -->
  <link rel="preconnect" href="https://cdn.jsdelivr.net" crossorigin>
  <link rel="preconnect" href="https://fonts.googleapis.com" crossorigin>
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
  
  <!-- Preload critical fonts -->
  <link rel="preload" href="https://fonts.googleapis.com/css2?family=Press+Start+2P&family=VT323&display=swap" as="style">
  <link href="https://fonts.googleapis.com/css2?family=Press+Start+2P&family=VT323&display=swap" rel="stylesheet">
  
  <link rel="stylesheet" href="style.css">
  <title>David Rosocha's Portfolio</title>
  
  <!-- Optimized Import Map for Three.js -->
  <script type="importmap">
    {
      "imports": {
        "three": "https://cdn.jsdelivr.net/npm/three@0.170.0/build/three.module.js",
        "three/addons/": "https://cdn.jsdelivr.net/npm/three@0.170.0/examples/jsm/"
      }
    }
  </script>
</head>
<body>
  <!-- Loading Screen -->
  <div id="loading-screen">
    <div class="loading-content">
      <h1 class="loading-title">David Rosocha's Portfolio</h1>
      <div class="loading-bar-container">
        <div class="loading-bar" id="loading-bar"></div>
      </div>
      <p class="loading-text" id="loading-text">LOADING MODELS... 0%</p>
      <p class="loading-subtext" id="loading-subtext">0 / 12 models loaded</p>
      <div class="loading-dots">
        <span>.</span><span>.</span><span>.</span>
      </div>
    </div>
  </div>

  <div id="overlay">
    <h2 id="Title">David Rosocha's Portfolio</h2>
    <h3 id="Subtitle">Click on the Computer to Explore</h3>
  </div>
  <canvas id="bg"></canvas>

  <nav id="nav">
    <ul>
      <h1><a id="AboutMe">About Me</a></h1>
      <h1><a id="Experience">Experience</a></h1>
      <h1><a id="Education">Education</a></h1>
      <h1><a id="Projects">Projects</a></h1>
    </ul>
    <aboutme id="aboutme">
      <h1>Hi, I'm David</h1>
      
      <div class="aboutme-photo-container-top">
        <img src="images/pfp.jpg" alt="David's Photo" class="aboutme-photo" loading="lazy">
      </div>
      
      <p class="intro-text">
        I'm finishing my third year at the University of Ottawa, pursuing a double major in Electrical Engineering and Computer Science. What drives me is the intersection of hardware and software‚Äîwhether it's writing VHDL for FPGAs, optimizing satellite simulations, or soldering custom PCBs for accessibility devices. I genuinely love math and computation; there's something deeply satisfying about finding elegant solutions to complex problems.
      </p>

      <div class="achievements-subtle">
        <p class="achievement-line">
          Recently recognized as <strong>Faculty of Engineering Co-op Student of the Year 2025</strong>, I've been fortunate to maintain a 3.99 GPA while balancing coursework, co-ops, and running uODD. Along the way, I've been supported by scholarships including the Director of Education Graduate Student Award and various merit scholarships totaling over $9,000.
        </p>
      </div>

      <div class="impact-section">
        <div class="impact-card">
          <div class="impact-stat">300%</div>
          <div class="impact-desc">Performance improvement on satellite coverage simulations at Telesat</div>
        </div>
        <div class="impact-card">
          <div class="impact-stat">3.99 GPA</div>
          <div class="impact-desc">While in pursuement of a double degree in EE + CS</div>
        </div>
        <div class="impact-card">
          <div class="impact-stat">120+</div>
          <div class="impact-desc">Students taught FPGA development as founder of uODD</div>
        </div>
      </div>

      <div class="journey-section">
        <p>
          My journey has taken me from building communication devices for non-verbal clients to simulating 1400+ satellite constellations at Telesat, and now designing FPGA verification systems at Ciena. Each experience has taught me that great engineering isn't just about technical skill‚Äîit's about understanding the problem deeply and creating solutions that actually matter.
        </p>
        
        <p>
          Outside the classroom and co-ops, I founded uODD (uOttawa Digital Design), a club that's grown to 120+ members. Teaching others about FPGA development and watching students build their first digital systems has been incredibly rewarding. There's something special about making complex topics click for someone else.
        </p>
      </div>

      <div class="skills-passion">
        <div class="passion-col">
          <h2>What I Work With</h2>
          <p>
            I'm equally comfortable debugging SystemVerilog testbenches, writing Python algorithms that achieve 300% performance improvements, or designing PCBs with ESP32s. My toolkit spans Verilog, C/C++, Python, Java, and even languages like Prolog and Scheme when the problem calls for it.
          </p>
          <p>
            I'm fluent in English, French, Slovak, and Czech, which helps me collaborate across diverse teams and navigate different engineering cultures.
          </p>
        </div>
        
        <div class="passion-col">
          <h2>What Drives Me</h2>
          <p>
            I love problems that sit at the boundary of theory and practice. Whether it's modeling battery degradation in spacecraft power systems or implementing RS-232 protocol with clock domain management, I'm drawn to challenges that require both mathematical rigor and hands-on problem-solving.
          </p>
          <p>
            Continuous learning is what keeps me going‚Äîevery project teaches me something new, and that's exactly what I'm looking for.
          </p>
        </div>
      </div>

      <div class="closing-section">
        <p>
          I'm always excited to discuss engineering projects, FPGA design, satellite systems, or anything related to computation. Let's connect and see what we can build together.
        </p>
        <div class="contact-links">
          <a href="https://www.linkedin.com/in/davidrosocha/" target="_blank" class="aboutme-link">LinkedIn</a>
          <a href="https://github.com/DavidRosocha" target="_blank" class="aboutme-link">GitHub</a>
          <a href="https://davidrosocha.github.io/myWebsite" target="_blank" class="aboutme-link">Website</a>
        </div>
        <p class="contact-info">
          davidros1705@gmail.com<br>
          +1 613-614-9499
        </p>
      </div>
    </aboutme>

    <experience id="experience">
      <h1>Professional Experience</h1>
      
      <div class="experience-item">
        <div class="experience-header">
          <div class="experience-title-group">
            <img src="images/ciena_logo.jpg" alt="Ciena Logo" class="company-logo" loading="lazy">
            <div>
              <h2>FPGA Developer Internship</h2>
              <h3>Ciena ‚Äî Ottawa, Canada</h3>
              <p class="experience-date">January 2026 ‚Äî Present</p>
            </div>
          </div>
        </div>
        <ul class="experience-details">
          <li>Learning FPGA design and verification for high-speed optical networking hardware, working with SystemVerilog RTL and UVM testbenches on AMD/Intel/Lattice FPGAs</li>
          <li>Contributing to signal tracing and design validation for optical transport systems under mentorship of senior FPGA engineers</li>
          <li>Developing proficiency in industry-standard FPGA toolchains and verification methodologies through structured curriculum and hands-on project work</li>
        </ul>
      </div>

      <div class="experience-item">
        <div class="experience-header">
          <div class="experience-title-group">
            <img src="images/telesat_logo.jpg" alt="Telesat Logo" class="company-logo" loading="lazy">
            <div>
              <h2>LEO Satellite Bus & Systems Engineering Co-op</h2>
              <h3>Telesat ‚Äî Ottawa, Canada</h3>
              <p class="experience-date">May 2025 ‚Äî August 2025</p>
            </div>
          </div>
        </div>
        <ul class="experience-details">
          <li>Designed satellite coverage simulation tool in Python (NumPy/pandas), achieving 300% runtime improvement for 1400+ LEO satellites and replacing commercial tools (e.g., STK), enabling scalability across engineering teams</li>
          <li>Developed EPS simulator modeling dynamic power flow, eclipse conditions, and battery degradation, supporting propulsion and ADCS subsystem prioritization decisions for spacecraft trade studies</li>
          <li>Built Optical Inter-Satellite Link (OISL) framework simulating azimuth, Doppler shift, and alignment across entire constellation orbit configurations, informing crosslink feasibility and mesh design</li>
        </ul>
        <div class="experience-images-grid">
          <div class="grid-item">
            <img src="images/satellite_constellation.jpg" alt="Satellite Constellation" class="experience-image" loading="lazy">
            <p class="image-caption">LEO Satellite Constellation</p>
          </div>
          <div class="grid-item">
            <img src="images/oisl_diagram.jpg" alt="Optical Inter-Satellite Link" class="experience-image" loading="lazy">
            <p class="image-caption">Optical Inter-Satellite Links</p>
          </div>
        </div>
      </div>

      <div class="experience-item">
        <div class="experience-header">
          <div class="experience-title-group">
            <img src="images/uofpga_logo.jpg" alt="uODD Logo" class="company-logo" loading="lazy">
            <div>
              <h2>Co-Founder</h2>
              <h3>uODD (uOttawa Digital Design Club) ‚Äî Ottawa, Canada</h3>
              <p class="experience-date">December 2024 ‚Äî Present</p>
            </div>
          </div>
        </div>
        <ul class="experience-details">
          <li>Co-Founded the first digital design club at uOttawa, growing to 120+ members in 8 months by teaching Verilog and FPGA development</li>
          <li>Coordinated FPGA workshops and authored open-source curriculum in collaboration with Ciena and Synopsys, ensuring sustainability and industry alignment</li>
        </ul>
        <div class="experience-images-grid">
          <div class="grid-item">
            <img src="images/workshop_photo.jpg" alt="Workshop Event" class="experience-image" loading="lazy">
            <p class="image-caption">FPGA Workshop Session</p>
          </div>
          <div class="grid-item">
            <img src="images/club_members.jpg" alt="Club Members" class="experience-image" loading="lazy">
            <p class="image-caption">Club Community</p>
          </div>
        </div>
      </div>
    </experience>

    <education id="education">
      <div class="education-heading">
        <h1>University of Ottawa</h1>
        <img src="images/uottawa.png" alt="uOttawa Logo" class="uottawa" loading="lazy">
      </div>

      <div class="program-info">
        <h2>Bachelor of Applied Science in Electrical Engineering</h2>
        <h2>Bachelor of Science in Computing Technology</h2>
        <p class="degree-specialization">Specialization: Microwave and Photonic Engineering | Co-op Program</p>
        <p style="font-size: 16px; color: #666; margin-top: 8px;">Expected Graduation: May 2027</p>
      </div>

      <div class="stats-container">
        <div class="stat-box">
          <div class="stat-number">3.99</div>
          <div class="stat-label">GPA / 4.00</div>
        </div>
        <div class="stat-box">
          <div class="stat-number">9.87</div>
          <div class="stat-label">CGPA / 10.00</div>
        </div>
        <div class="stat-box">
          <div class="stat-number">96</div>
          <div class="stat-label">Credits Completed</div>
        </div>
      </div>

      <div class="section-container">
        <p class="intro-paragraph">
          Pursuing a rigorous double degree program that combines electrical engineering fundamentals with advanced computing, focusing on digital design, embedded systems, and microwave/photonic engineering. The curriculum integrates hardware design through FPGA development, computer architecture, and circuit theory with software engineering principles in data structures, algorithms, and programming paradigms.
        </p>

        <div class="deans-list-banner">
          <p>üèÜ Dean's Honour List: All 6 Semesters (Fall 2023 - Fall 2025)</p>
        </div>

        <h3>Notable Achievements & Recognition</h3>
        <div class="achievements-grid">
          <div class="achievement-item">
            <div class="achievement-title">Faculty of Engineering Co-op Student of the Year 2025</div>
            <div class="achievement-detail">Awarded for outstanding performance during co-op terms and academic excellence</div>
          </div>
          <div class="achievement-item">
            <div class="achievement-title">Perfect 10.00 GPA</div>
            <div class="achievement-detail">Achieved in 4 out of 6 terms (Winter 2024, Spring 2024, Fall 2024, Spring 2025)</div>
          </div>
          <div class="achievement-item">
            <div class="achievement-title">Advanced Summer Term</div>
            <div class="achievement-detail">Completed Calculus III, ODEs, and advanced computing courses ahead of schedule</div>
          </div>
          <div class="achievement-item">
            <div class="achievement-title">Bilingual Engineering Education</div>
            <div class="achievement-detail">Completed multiple technical courses in French, demonstrating fluency in both languages</div>
          </div>
        </div>

        <h3>Relevant Technical Coursework</h3>
        <div class="coursework-grid">
          <div class="coursework-category">
            <div class="category-title">Hardware & Digital Design</div>
            <ul>
              <li><span class="course-code">CEG 2136:</span> Computer Architecture I (ALU, CPU design, machine code)</li>
              <li><span class="course-code">CEG 3136:</span> Computer Architecture II (Advanced processor design)</li>
              <li><span class="course-code">CEG 3155:</span> Digital Systems II (VHDL, FPGA, ASM, sequential logic)</li>
              <li><span class="course-code">ITI 1100:</span> Digital Systems I (Boolean algebra, combinational circuits)</li>
            </ul>
          </div>

          <div class="coursework-category">
            <div class="category-title">Electronics & Circuits</div>
            <ul>
              <li><span class="course-code">ELG 2138:</span> Circuit Theory I (Network analysis, AC/DC circuits)</li>
              <li><span class="course-code">ELG 2137:</span> Circuit Theory II (Frequency response, filters)</li>
              <li><span class="course-code">ELG 2536:</span> √âlectronique I (Diodes, transistors, amplifiers)</li>
              <li><span class="course-code">ELG 3136:</span> Electronics II (Differential amplifiers, feedback systems)</li>
              <li><span class="course-code">ELG 3106:</span> Electromagnetic Engineering (Maxwell's equations, waves)</li>
            </ul>
          </div>

          <div class="coursework-category">
            <div class="category-title">Software & Algorithms</div>
            <ul>
              <li><span class="course-code">CSI 2110:</span> Data Structures and Algorithms (Trees, graphs, complexity)</li>
              <li><span class="course-code">CSI 2120:</span> Programming Paradigms (Prolog, Scheme, functional programming)</li>
              <li><span class="course-code">SEG 2105:</span> Intro to Software Engineering (UML, design patterns)</li>
              <li><span class="course-code">SEG 2106:</span> Software Construction (Testing, version control)</li>
              <li><span class="course-code">ITI 1121:</span> Intro to Computing II (OOP, Java)</li>
            </ul>
          </div>

          <div class="coursework-category">
            <div class="category-title">Mathematics & Signal Processing</div>
            <ul>
              <li><span class="course-code">ELG 3125:</span> Signal and System Analysis (Fourier, Laplace transforms)</li>
              <li><span class="course-code">MAT 2322:</span> Calculus III for Engineers (Vector calculus)</li>
              <li><span class="course-code">MAT 2384:</span> ODEs and Numerical Methods</li>
              <li><span class="course-code">MAT 1341:</span> Linear Algebra (Matrix theory, eigenvalues)</li>
              <li><span class="course-code">MAT 1348:</span> Discrete Mathematics (Logic, graph theory, proofs)</li>
              <li><span class="course-code">CSI 2101:</span> Discrete Structures (Combinatorics, number theory)</li>
            </ul>
          </div>
        </div>

        <h3>Scholarships & Financial Recognition</h3>
        <ul class="scholarships-list">
          <li><span class="scholarship-amount">$3,000</span> ‚Äî Admission Scholarship (2023)</li>
          <li><span class="scholarship-amount">$1,750</span> ‚Äî Director of Education Graduate Student Award</li>
          <li><span class="scholarship-amount">$4,500</span> ‚Äî Merit Scholarships (Multiple awards)</li>
          <li style="font-weight: bold; background-color: rgba(0,0,0,0.05);">Total: $9,250 in scholarship funding</li>
        </ul>

        <h3>Official Transcript</h3>
        <iframe src="images/Transcript.pdf#toolbar=0&navpanes=0&scrollbar=0&zoom=50" 
          id="Transcript" 
          frameborder="0" 
          loading="lazy"
          style="margin-top: 15px; width: 90%; margin-left: 5%; height: 600px; border: 2px solid #333; border-radius: 5px; overflow: hidden;">
        </iframe>
      </div>
    </education>

    <projects id="projects">
      <h1 class="projects-title">Featured Projects</h1>

      <div class="project-card">
        <div class="project-header">
          <h2 class="project-title">Accessibility Communication Device</h2>
          
          <div class="project-meta">
            <div class="project-tags">
              <span class="tag">Java</span>
              <span class="tag">C/Arduino</span>
              <span class="tag">Android</span>
              <span class="tag">PCB Design</span>
            </div>
            <div class="project-links">
              <a href="https://github.com/DavidRosocha/SpeakEasy" target="_blank" class="project-link">GitHub</a>
              <a href="https://onedrive.live.com/personal/f736fa491a1a1dc7/_layouts/15/Doc.aspx?sourcedoc=%7B6c949bd6-8881-4ec3-a381-89e7b1652199%7D&action=default&redeem=aHR0cHM6Ly8xZHJ2Lm1zL3cvYy9mNzM2ZmE0OTFhMWExZGM3L0VkYWJsR3lCaU1OT280R0o1N0ZsSVprQnd0Q1A2R2NPWXNab2wyM0d5a2lpR1E_ZT1HSE5hVmM&slrid=6421eba1-b0ed-b000-1e4d-82a87a7f232d&originalPath=aHR0cHM6Ly8xZHJ2Lm1zL3cvYy9mNzM2ZmE0OTFhMWExZGM3L0lRRFdtNVJzZ1lqRFRxT0JpZWV4WlNHWkFjTFFqLWhuRG1MR2FKZHR4c3BJb2hrP3J0aW1lPWVyU29od3hQM2tn&CID=b4cf5ccf-a96a-4f81-b945-2c7c9ae30fec&_SRM=0:G:148" target="_blank" class="project-link">Docs</a>
            </div>
          </div>
        </div>

        <div class="project-pitch">
          Custom communication device enabling a non-verbal client with cerebral palsy to communicate through tactile inputs and real-time text-to-speech.
        </div>

        <div class="impact-metrics">
          <div class="metric-box">
            <div class="metric-number">140%</div>
            <div class="metric-label">Increase in Social Interactions</div>
          </div>
          <div class="metric-box">
            <div class="metric-number">Real-Time</div>
            <div class="metric-label">Text-to-Speech Output</div>
          </div>
          <div class="metric-box">
            <div class="metric-number">Custom</div>
            <div class="metric-label">Circuit Board Design</div>
          </div>
        </div>

        <div class="project-highlights">
          <div class="highlights-title">Key Achievements</div>
          <ul>
            <li>Designed custom PCB with ESP32 Arduino board and tactile push buttons for wheelchair mounting</li>
            <li>Developed 'SpeakEasy' Android app with Bluetooth communication for real-time prompt updates</li>
            <li>Implemented Wi-Fi network audio streaming to transfer WAV files to circuit board speaker</li>
            <li>Validated solution through direct client testing in workplace setting</li>
          </ul>
        </div>

        <div class="full-story">
          <button class="full-story-toggle" onclick="toggleStory(this)">Read Full Story ‚ñº</button>
          <div class="full-story-content">
            <p>Working directly with a client with cerebral palsy, we identified the need for an accessible communication device that would allow him to express himself more effectively in his workplace. The challenge was creating something intuitive enough for tactile input while robust enough for daily use.</p>
            <p>The solution involved custom circuit board design with tactile push buttons, an ESP32 Arduino board for wireless connectivity, and a speaker system mounted directly to his wheelchair. The Android app 'SpeakEasy' provides real-time control over text-to-speech prompts via Bluetooth.</p>
            <p>Beyond basic communication, we implemented Wi-Fi network integration for transferring WAV audio files, expanding the device's capabilities. Through iterative testing with the client, we achieved a 140% increase in his social interactions, fundamentally improving his ability to communicate in his workplace environment.</p>
          </div>
        </div>

        <div class="media-section">
          <div class="section-header">Video Demonstration</div>
          <div class="video-embed">
            <iframe width="280" height="350" src="https://www.youtube.com/embed/1a2fzGXfXE4" 
              title="SpeakEasy Demo" frameborder="0" allowfullscreen loading="lazy"></iframe>
          </div>
        </div>

        <div class="media-section">
          <div class="section-header">Circuit Design & Implementation</div>
          <div class="project-gallery">
            <div class="gallery-item">
              <img src="images/Picture4.jpg" alt="Circuit Schematic" loading="lazy">
              <p class="image-caption">Circuit Schematic</p>
            </div>
            <div class="gallery-item">
              <img src="images/Picture5.jpg" alt="PCB Layout" loading="lazy">
              <p class="image-caption">PCB Layout</p>
            </div>
            <div class="gallery-item">
              <img src="images/Picture1.jpg" alt="Device Assembly" loading="lazy">
              <p class="image-caption">Device Assembly</p>
            </div>
            <div class="gallery-item">
              <img src="images/Picture3.jpg" alt="Mounted Configuration" loading="lazy">
              <p class="image-caption">Wheelchair Mount</p>
            </div>
          </div>
        </div>
      </div>

      <div class="project-card">
        <div class="project-header">
          <h2 class="project-title">UART Communication System</h2>
          
          <div class="project-meta">
            <div class="project-tags">
              <span class="tag">VHDL</span>
              <span class="tag">Quartus</span>
              <span class="tag">FPGA</span>
              <span class="tag">Digital Design</span>
            </div>
          </div>
          <div class="project-links">
            <a href="https://github.com/DavidRosocha/UART-protocol" target="_blank" class="project-link">GitHub</a>
          </div>
        </div>

        <div class="project-pitch">
          Complete UART communication system in structural VHDL with programmable baud rate generation and full RS-232 protocol implementation.
        </div>

        <div class="impact-metrics">
          <div class="metric-box">
            <div class="metric-number">300-38400</div>
            <div class="metric-label">Baud Rate Range (bps)</div>
          </div>
          <div class="metric-box">
            <div class="metric-number">Multi-FSM</div>
            <div class="metric-label">Architecture Design</div>
          </div>
          <div class="metric-box">
            <div class="metric-number">DE-2 FPGA</div>
            <div class="metric-label">Hardware Validated</div>
          </div>
        </div>

        <div class="project-highlights">
          <div class="highlights-title">Technical Features</div>
          <ul>
            <li>Programmable baud rate generator supporting 300 to 38400 bps with configurable divisors</li>
            <li>Separate TX/RX modules controlled by finite state machines for robust operation</li>
            <li>Full RS-232 protocol with parity checking and framing error detection</li>
            <li>Register-based interface with address decoding and interrupt generation</li>
            <li>Clock domain management for reliable asynchronous communication</li>
            <li>Validated through comprehensive hardware testing on DE-2 FPGA with MAX232 level conversion</li>
          </ul>
        </div>

        <div class="full-story">
          <button class="full-story-toggle" onclick="toggleStory(this)">Read Technical Details ‚ñº</button>
          <div class="full-story-content">
            <p>This project showcases advanced digital design techniques in structural VHDL, implementing a complete asynchronous serial communication protocol. The architecture separates concerns through modular design, with distinct transmitter and receiver modules each controlled by their own finite state machines.</p>
            <p>The baud rate generator uses programmable divisors to support multiple standard rates, while the receiver includes comprehensive error detection including parity checking and framing error identification. Clock domain crossing is carefully managed to ensure reliable communication.</p>
            <p>Hardware validation was performed on a DE-2 FPGA board with MAX232 level shifter, demonstrating reliable communication at all supported baud rates. The structural approach ensures clear module boundaries and facilitates debugging at each design stage.</p>
          </div>
        </div>
      </div>

      <div class="project-card">
        <div class="project-header">
          <h2 class="project-title">Hermes - Campus Marketplace</h2>
          
          <div class="project-meta">
            <div class="project-tags">
              <span class="tag">Java</span>
              <span class="tag">Android Studio</span>
              <span class="tag">Firebase</span>
              <span class="tag">Cloud Storage</span>
            </div>
          </div>
          <div class="project-links">
            <a href="https://github.com/DavidRosocha/Hermes" target="_blank" class="project-link">GitHub</a>
          </div>
        </div>

        <div class="project-pitch">
          Campus-exclusive marketplace application enabling students to trade, buy, and sell items within their university community with real-time updates.
        </div>

        <div class="project-highlights">
          <div class="highlights-title">Key Features</div>
          <ul>
            <li>Firebase real-time database for instant product listing synchronization</li>
            <li>User authentication and secure account management</li>
            <li>Dynamic product listings with image upload and cloud storage</li>
            <li>Push notifications for new listings and messages</li>
            <li>Location-based filtering limited to campus community</li>
            <li>Smooth UI/UX designed specifically for student workflows</li>
          </ul>
        </div>

        <div class="full-story">
          <button class="full-story-toggle" onclick="toggleStory(this)">Read Project Story ‚ñº</button>
          <div class="full-story-content">
            <p>Traditional marketplace apps often frustrate users by showing items across entire cities, making it difficult to find nearby options. Hermes solves this by creating a campus-exclusive community, ensuring all listings are within walking distance.</p>
            <p>Built with Android Studio and Firebase, the app leverages real-time database management for instant synchronization and cloud storage for efficient image handling. Working in a team environment, I implemented critical features including the notification system and data synchronization layer.</p>
            <p>The result is a seamless, user-friendly platform tailored specifically for student needs, making campus commerce efficient and accessible.</p>
          </div>
        </div>

        <div class="media-section">
          <div class="section-header">App Screenshots</div>
          <div class="project-gallery hermes-gallery">