`define DUT_ROB_ENQ_EN_0        `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_enq_req_0_valid
`define DUT_ROB_ENQ_INST_0      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_enq_req_0_bits_cf_instr
`define DUT_ROB_ENQ_PC_0      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_enq_req_0_bits_cf_pc
`define DUT_ROB_ENQ_EN_1        `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_enq_req_1_valid
`define DUT_ROB_ENQ_INST_1      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_enq_req_1_bits_cf_instr
`define DUT_ROB_ENQ_PC_1      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_enq_req_1_bits_cf_pc

`define DUT_ROB_DEQ_EN_0_0      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_0_valid
`define DUT_ROB_DEQ_INST_0_0    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_0_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_0_0      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_0_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_0_1      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_1_valid
`define DUT_ROB_DEQ_INST_0_1    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_1_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_0_1      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_1_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_0_2      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_2_valid
`define DUT_ROB_DEQ_INST_0_2    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_2_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_0_2      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_2_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_0_3      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_3_valid
`define DUT_ROB_DEQ_INST_0_3    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_3_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_0_3      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_3_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_0_4      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_4_valid
`define DUT_ROB_DEQ_INST_0_4    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_4_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_0_4      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_4_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_0_5      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_5_valid
`define DUT_ROB_DEQ_INST_0_5    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_5_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_0_5      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_5_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_0_6      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_6_valid
`define DUT_ROB_DEQ_INST_0_6    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_6_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_0_6      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_6_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_0_7      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_7_valid
`define DUT_ROB_DEQ_INST_0_7    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_7_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_0_7      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_7_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_0_8      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_8_valid
`define DUT_ROB_DEQ_INST_0_8    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_8_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_0_8      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_8_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_0_9      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_9_valid
`define DUT_ROB_DEQ_INST_0_9    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_9_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_0_9      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_9_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_0_10     `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_10_valid
`define DUT_ROB_DEQ_INST_0_10   `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_10_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_0_10     `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_10_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_1_0      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_0_valid
`define DUT_ROB_DEQ_INST_1_0    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_0_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_1_0      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_0_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_1_1      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_1_valid
`define DUT_ROB_DEQ_INST_1_1    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_1_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_1_1      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_1_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_1_2      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_2_valid
`define DUT_ROB_DEQ_INST_1_2    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_2_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_1_2      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_2_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_1_3      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_3_valid
`define DUT_ROB_DEQ_INST_1_3    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_3_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_1_3      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_3_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_1_4      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_4_valid
`define DUT_ROB_DEQ_INST_1_4    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_4_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_1_4      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_4_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_1_5      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_5_valid
`define DUT_ROB_DEQ_INST_1_5    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_5_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_1_5      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_5_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_1_6      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_6_valid
`define DUT_ROB_DEQ_INST_1_6    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_6_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_1_6      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_6_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_1_7      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_7_valid
`define DUT_ROB_DEQ_INST_1_7    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_7_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_1_7      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_7_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_1_8      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_8_valid
`define DUT_ROB_DEQ_INST_1_8    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_8_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_1_8      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_8_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_1_9      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_9_valid
`define DUT_ROB_DEQ_INST_1_9    `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_9_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_1_9      `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_9_bits_uop_cf_pc
`define DUT_ROB_DEQ_EN_1_10     `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_10_valid
`define DUT_ROB_DEQ_INST_1_10   `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_10_bits_uop_cf_instr
`define DUT_ROB_DEQ_PC_1_10     `DUT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_10_bits_uop_cf_pc

`define VNT_ROB_ENQ_EN_0        `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_enq_req_0_valid
`define VNT_ROB_ENQ_INST_0      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_enq_req_0_bits_cf_instr
`define VNT_ROB_ENQ_EN_1        `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_enq_req_1_valid
`define VNT_ROB_ENQ_INST_1      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_enq_req_1_bits_cf_instr

`define VNT_ROB_DEQ_EN_0_0      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_0_valid
`define VNT_ROB_DEQ_INST_0_0    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_0_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_0_1      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_1_valid
`define VNT_ROB_DEQ_INST_0_1    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_1_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_0_2      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_2_valid
`define VNT_ROB_DEQ_INST_0_2    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_2_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_0_3      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_3_valid
`define VNT_ROB_DEQ_INST_0_3    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_3_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_0_4      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_4_valid
`define VNT_ROB_DEQ_INST_0_4    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_4_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_0_5      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_5_valid
`define VNT_ROB_DEQ_INST_0_5    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_5_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_0_6      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_6_valid
`define VNT_ROB_DEQ_INST_0_6    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_6_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_0_7      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_7_valid
`define VNT_ROB_DEQ_INST_0_7    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_7_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_0_8      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_8_valid
`define VNT_ROB_DEQ_INST_0_8    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_8_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_0_9      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_9_valid
`define VNT_ROB_DEQ_INST_0_9    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_9_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_0_10     `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_10_valid
`define VNT_ROB_DEQ_INST_0_10   `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_0_10_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_1_0      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_0_valid
`define VNT_ROB_DEQ_INST_1_0    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_0_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_1_1      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_1_valid
`define VNT_ROB_DEQ_INST_1_1    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_1_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_1_2      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_2_valid
`define VNT_ROB_DEQ_INST_1_2    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_2_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_1_3      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_3_valid
`define VNT_ROB_DEQ_INST_1_3    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_3_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_1_4      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_4_valid
`define VNT_ROB_DEQ_INST_1_4    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_4_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_1_5      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_5_valid
`define VNT_ROB_DEQ_INST_1_5    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_5_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_1_6      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_6_valid
`define VNT_ROB_DEQ_INST_1_6    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_6_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_1_7      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_7_valid
`define VNT_ROB_DEQ_INST_1_7    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_7_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_1_8      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_8_valid
`define VNT_ROB_DEQ_INST_1_8    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_8_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_1_9      `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_9_valid
`define VNT_ROB_DEQ_INST_1_9    `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_9_bits_uop_cf_instr
`define VNT_ROB_DEQ_EN_1_10     `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_10_valid
`define VNT_ROB_DEQ_INST_1_10   `VNT_SOC_TOP.tile_prci_domain.tile_reset_domain_xiangshan_tile.core.core.backend.ctrlBlock.rob.io_writeback_1_10_bits_uop_cf_instr


always @(posedge clock) begin
  if (!reset) begin
    $fwrite(taint_fd, "%t, %d, %d\n", $time, `DUT_SOC_TOP.taint_sum, `VNT_SOC_TOP.taint_sum);
    event_handler(`DUT_ROB_ENQ_EN_0, `DUT_ROB_ENQ_INST_0, "_ENQ");
    event_handler(`DUT_ROB_ENQ_EN_1, `DUT_ROB_ENQ_INST_1, "_ENQ");
    event_handler(`DUT_ROB_DEQ_EN_0_0, `DUT_ROB_DEQ_INST_0_0, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_0_1, `DUT_ROB_DEQ_INST_0_1, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_0_2, `DUT_ROB_DEQ_INST_0_2, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_0_3, `DUT_ROB_DEQ_INST_0_3, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_0_4, `DUT_ROB_DEQ_INST_0_4, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_0_5, `DUT_ROB_DEQ_INST_0_5, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_0_6, `DUT_ROB_DEQ_INST_0_6, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_0_7, `DUT_ROB_DEQ_INST_0_7, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_0_8, `DUT_ROB_DEQ_INST_0_8, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_0_9, `DUT_ROB_DEQ_INST_0_9, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_0_10, `DUT_ROB_DEQ_INST_0_10, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_1_0, `DUT_ROB_DEQ_INST_1_0, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_1_1, `DUT_ROB_DEQ_INST_1_1, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_1_2, `DUT_ROB_DEQ_INST_1_2, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_1_3, `DUT_ROB_DEQ_INST_1_3, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_1_4, `DUT_ROB_DEQ_INST_1_4, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_1_5, `DUT_ROB_DEQ_INST_1_5, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_1_6, `DUT_ROB_DEQ_INST_1_6, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_1_7, `DUT_ROB_DEQ_INST_1_7, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_1_8, `DUT_ROB_DEQ_INST_1_8, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_1_9, `DUT_ROB_DEQ_INST_1_9, "_DEQ");
    event_handler(`DUT_ROB_DEQ_EN_1_10, `DUT_ROB_DEQ_INST_1_10, "_DEQ");
  end
end

always @(posedge clock) begin
  if (reset) begin
    sync <= 1'b1;
  end
  else begin
    if (
      (`DUT_ROB_ENQ_EN_0 != `VNT_ROB_ENQ_EN_0) ||
      (`DUT_ROB_ENQ_EN_1 != `VNT_ROB_ENQ_EN_1)
    ) begin
      sync <= 1'b0;
    end
    else begin
      if (
        ((`DUT_ROB_ENQ_EN_0 == `VNT_ROB_ENQ_EN_0) && (`DUT_ROB_ENQ_INST_0 != `VNT_ROB_ENQ_INST_0)) ||
        ((`DUT_ROB_ENQ_EN_1 == `VNT_ROB_ENQ_EN_1) && (`DUT_ROB_ENQ_INST_1 != `VNT_ROB_ENQ_INST_1))
      ) begin
        sync <= 1'b0;
      end
    end
  end
end

always @(negedge clock) begin
  if (reset) begin
    dut_done <= 1'b0;
    vnt_done <= 1'b0;
  end
  if (!sync) begin
    if (
      (`DUT_ROB_DEQ_EN_0_0 && (`DUT_ROB_DEQ_INST_0_0 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_0_1 && (`DUT_ROB_DEQ_INST_0_1 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_0_2 && (`DUT_ROB_DEQ_INST_0_2 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_0_3 && (`DUT_ROB_DEQ_INST_0_3 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_0_4 && (`DUT_ROB_DEQ_INST_0_4 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_0_5 && (`DUT_ROB_DEQ_INST_0_5 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_0_6 && (`DUT_ROB_DEQ_INST_0_6 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_0_7 && (`DUT_ROB_DEQ_INST_0_7 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_0_8 && (`DUT_ROB_DEQ_INST_0_8 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_0_9 && (`DUT_ROB_DEQ_INST_0_9 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_0_10 && (`DUT_ROB_DEQ_INST_0_10 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_1_0 && (`DUT_ROB_DEQ_INST_1_0 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_1_1 && (`DUT_ROB_DEQ_INST_1_1 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_1_2 && (`DUT_ROB_DEQ_INST_1_2 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_1_3 && (`DUT_ROB_DEQ_INST_1_3 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_1_4 && (`DUT_ROB_DEQ_INST_1_4 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_1_5 && (`DUT_ROB_DEQ_INST_1_5 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_1_6 && (`DUT_ROB_DEQ_INST_1_6 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_1_7 && (`DUT_ROB_DEQ_INST_1_7 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_1_8 && (`DUT_ROB_DEQ_INST_1_8 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_1_9 && (`DUT_ROB_DEQ_INST_1_9 == `INFO_DELAY_END)) ||
      (`DUT_ROB_DEQ_EN_1_10 && (`DUT_ROB_DEQ_INST_1_10 == `INFO_DELAY_END))
    ) begin
      dut_done <= 1;
    end
    if (
      (`VNT_ROB_DEQ_EN_0_0 && (`VNT_ROB_DEQ_INST_0_0 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_0_1 && (`VNT_ROB_DEQ_INST_0_1 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_0_2 && (`VNT_ROB_DEQ_INST_0_2 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_0_3 && (`VNT_ROB_DEQ_INST_0_3 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_0_4 && (`VNT_ROB_DEQ_INST_0_4 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_0_5 && (`VNT_ROB_DEQ_INST_0_5 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_0_6 && (`VNT_ROB_DEQ_INST_0_6 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_0_7 && (`VNT_ROB_DEQ_INST_0_7 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_0_8 && (`VNT_ROB_DEQ_INST_0_8 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_0_9 && (`VNT_ROB_DEQ_INST_0_9 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_0_10 && (`VNT_ROB_DEQ_INST_0_10 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_1_0 && (`VNT_ROB_DEQ_INST_1_0 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_1_1 && (`VNT_ROB_DEQ_INST_1_1 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_1_2 && (`VNT_ROB_DEQ_INST_1_2 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_1_3 && (`VNT_ROB_DEQ_INST_1_3 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_1_4 && (`VNT_ROB_DEQ_INST_1_4 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_1_5 && (`VNT_ROB_DEQ_INST_1_5 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_1_6 && (`VNT_ROB_DEQ_INST_1_6 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_1_7 && (`VNT_ROB_DEQ_INST_1_7 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_1_8 && (`VNT_ROB_DEQ_INST_1_8 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_1_9 && (`VNT_ROB_DEQ_INST_1_9 == `INFO_DELAY_END)) ||
      (`VNT_ROB_DEQ_EN_1_10 && (`VNT_ROB_DEQ_INST_1_10 == `INFO_DELAY_END))
    ) begin
      vnt_done <= 1;
    end
  end
end

always @(posedge clock) begin
  // arch_step("0_0", `DUT_ROB_DEQ_EN_0_0, `DUT_ROB_DEQ_PC_0_0, `DUT_ROB_DEQ_INST_0_0);
  // arch_step("0_1", `DUT_ROB_DEQ_EN_0_1, `DUT_ROB_DEQ_PC_0_1, `DUT_ROB_DEQ_INST_0_1);
  // arch_step("0_2", `DUT_ROB_DEQ_EN_0_2, `DUT_ROB_DEQ_PC_0_2, `DUT_ROB_DEQ_INST_0_2);
  // arch_step("0_3", `DUT_ROB_DEQ_EN_0_3, `DUT_ROB_DEQ_PC_0_3, `DUT_ROB_DEQ_INST_0_3);
  // arch_step("0_4", `DUT_ROB_DEQ_EN_0_4, `DUT_ROB_DEQ_PC_0_4, `DUT_ROB_DEQ_INST_0_4);
  // arch_step("0_5", `DUT_ROB_DEQ_EN_0_5, `DUT_ROB_DEQ_PC_0_5, `DUT_ROB_DEQ_INST_0_5);
  // arch_step("0_6", `DUT_ROB_DEQ_EN_0_6, `DUT_ROB_DEQ_PC_0_6, `DUT_ROB_DEQ_INST_0_6);
  // arch_step("0_7", `DUT_ROB_DEQ_EN_0_7, `DUT_ROB_DEQ_PC_0_7, `DUT_ROB_DEQ_INST_0_7);
  // arch_step("0_8", `DUT_ROB_DEQ_EN_0_8, `DUT_ROB_DEQ_PC_0_8, `DUT_ROB_DEQ_INST_0_8);
  // arch_step("0_9", `DUT_ROB_DEQ_EN_0_9, `DUT_ROB_DEQ_PC_0_9, `DUT_ROB_DEQ_INST_0_9);
  // arch_step("0_10", `DUT_ROB_DEQ_EN_0_10, `DUT_ROB_DEQ_PC_0_10, `DUT_ROB_DEQ_INST_0_10);
  arch_step("1_0", `DUT_ROB_DEQ_EN_1_0, `DUT_ROB_DEQ_PC_1_0, `DUT_ROB_DEQ_INST_1_0);
  arch_step("1_1", `DUT_ROB_DEQ_EN_1_1, `DUT_ROB_DEQ_PC_1_1, `DUT_ROB_DEQ_INST_1_1);
  arch_step("1_2", `DUT_ROB_DEQ_EN_1_2, `DUT_ROB_DEQ_PC_1_2, `DUT_ROB_DEQ_INST_1_2);
  arch_step("1_3", `DUT_ROB_DEQ_EN_1_3, `DUT_ROB_DEQ_PC_1_3, `DUT_ROB_DEQ_INST_1_3);
  arch_step("1_4", `DUT_ROB_DEQ_EN_1_4, `DUT_ROB_DEQ_PC_1_4, `DUT_ROB_DEQ_INST_1_4);
  arch_step("1_5", `DUT_ROB_DEQ_EN_1_5, `DUT_ROB_DEQ_PC_1_5, `DUT_ROB_DEQ_INST_1_5);
  arch_step("1_6", `DUT_ROB_DEQ_EN_1_6, `DUT_ROB_DEQ_PC_1_6, `DUT_ROB_DEQ_INST_1_6);
  arch_step("1_7", `DUT_ROB_DEQ_EN_1_7, `DUT_ROB_DEQ_PC_1_7, `DUT_ROB_DEQ_INST_1_7);
  arch_step("1_8", `DUT_ROB_DEQ_EN_1_8, `DUT_ROB_DEQ_PC_1_8, `DUT_ROB_DEQ_INST_1_8);
  arch_step("1_9", `DUT_ROB_DEQ_EN_1_9, `DUT_ROB_DEQ_PC_1_9, `DUT_ROB_DEQ_INST_1_9);
  arch_step("1_10", `DUT_ROB_DEQ_EN_1_10, `DUT_ROB_DEQ_PC_1_10, `DUT_ROB_DEQ_INST_1_10);
end


