// Seed: 4145502066
module module_0 (
    input  uwire module_0,
    input  wor   id_1,
    input  tri1  id_2,
    output wor   id_3
    , id_6,
    input  wor   id_4
);
  wire [1 'h0 : -1] id_7;
  assign module_1.id_0 = 0;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd95,
    parameter id_3 = 32'd99
) (
    input tri1 _id_0,
    output tri1 id_1,
    input tri0 id_2,
    output wor _id_3,
    input wor id_4,
    input supply0 id_5
);
  parameter id_7 = 1;
  struct packed {logic [-1 : id_0] id_8;} [id_3 : 1 'd0] id_9;
  ;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_1,
      id_5
  );
endmodule
