# system info sdram_sine_wave_hw on 2020.08.29.22:50:19
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1598734190
#
#
# Files generated for sdram_sine_wave_hw on 2020.08.29.22:50:19
files:
filepath,kind,attributes,module,is_top
simulation/sdram_sine_wave_hw.v,VERILOG,,sdram_sine_wave_hw,true
simulation/submodules/sdram_sine_wave_hw_clocks.v,VERILOG,,sdram_sine_wave_hw_clocks,false
simulation/submodules/sdram_sine_wave_hw_jtag_uart.v,VERILOG,,sdram_sine_wave_hw_jtag_uart,false
simulation/submodules/sdram_sine_wave_hw_nios2.v,VERILOG,,sdram_sine_wave_hw_nios2,false
simulation/submodules/sdram_sine_wave_hw_ram.hex,HEX,,sdram_sine_wave_hw_ram,false
simulation/submodules/sdram_sine_wave_hw_ram.v,VERILOG,,sdram_sine_wave_hw_ram,false
simulation/submodules/sdram_sine_wave_hw_sdram.v,VERILOG,,sdram_sine_wave_hw_sdram,false
simulation/submodules/sdram_sine_wave_hw_sw.v,VERILOG,,sdram_sine_wave_hw_sw,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0.v,VERILOG,,sdram_sine_wave_hw_mm_interconnect_0,false
simulation/submodules/sdram_sine_wave_hw_irq_mapper.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/sdram_sine_wave_hw_clocks_sys_pll.vo,VERILOG,,sdram_sine_wave_hw_clocks_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_ociram_default_contents.dat,DAT,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_rf_ram_a.hex,HEX,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_ociram_default_contents.hex,HEX,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu.sdc,SDC,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_nios2_waves.do,OTHER,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_ociram_default_contents.mif,MIF,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_rf_ram_a.mif,MIF,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_debug_slave_tck.v,VERILOG,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_debug_slave_sysclk.v,VERILOG,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_rf_ram_a.dat,DAT,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_rf_ram_b.mif,MIF,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_rf_ram_b.dat,DAT,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_rf_ram_b.hex,HEX,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_debug_slave_wrapper.v,VERILOG,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu_test_bench.v,VERILOG,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/sdram_sine_wave_hw_nios2_cpu.v,VERILOG,,sdram_sine_wave_hw_nios2_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_router,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_router_001,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_router_002,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_router_003,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_router_006,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_cmd_demux,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_cmd_mux,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_rsp_demux,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_rsp_mux,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_004.v,VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_004,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv,SYSTEM_VERILOG,,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sdram_sine_wave_hw.clocks,sdram_sine_wave_hw_clocks
sdram_sine_wave_hw.clocks.sys_pll,sdram_sine_wave_hw_clocks_sys_pll
sdram_sine_wave_hw.clocks.reset_from_locked,altera_up_avalon_reset_from_locked_signal
sdram_sine_wave_hw.jtag_uart,sdram_sine_wave_hw_jtag_uart
sdram_sine_wave_hw.nios2,sdram_sine_wave_hw_nios2
sdram_sine_wave_hw.nios2.cpu,sdram_sine_wave_hw_nios2_cpu
sdram_sine_wave_hw.ram,sdram_sine_wave_hw_ram
sdram_sine_wave_hw.sdram,sdram_sine_wave_hw_sdram
sdram_sine_wave_hw.sw,sdram_sine_wave_hw_sw
sdram_sine_wave_hw.mm_interconnect_0,sdram_sine_wave_hw_mm_interconnect_0
sdram_sine_wave_hw.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
sdram_sine_wave_hw.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
sdram_sine_wave_hw.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
sdram_sine_wave_hw.mm_interconnect_0.nios2_debug_mem_slave_translator,altera_merlin_slave_translator
sdram_sine_wave_hw.mm_interconnect_0.ram_s1_translator,altera_merlin_slave_translator
sdram_sine_wave_hw.mm_interconnect_0.sw_s1_translator,altera_merlin_slave_translator
sdram_sine_wave_hw.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
sdram_sine_wave_hw.mm_interconnect_0.nios2_data_master_agent,altera_merlin_master_agent
sdram_sine_wave_hw.mm_interconnect_0.nios2_instruction_master_agent,altera_merlin_master_agent
sdram_sine_wave_hw.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
sdram_sine_wave_hw.mm_interconnect_0.nios2_debug_mem_slave_agent,altera_merlin_slave_agent
sdram_sine_wave_hw.mm_interconnect_0.ram_s1_agent,altera_merlin_slave_agent
sdram_sine_wave_hw.mm_interconnect_0.sw_s1_agent,altera_merlin_slave_agent
sdram_sine_wave_hw.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
sdram_sine_wave_hw.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sdram_sine_wave_hw.mm_interconnect_0.nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
sdram_sine_wave_hw.mm_interconnect_0.ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sdram_sine_wave_hw.mm_interconnect_0.sw_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sdram_sine_wave_hw.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
sdram_sine_wave_hw.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
sdram_sine_wave_hw.mm_interconnect_0.router,sdram_sine_wave_hw_mm_interconnect_0_router
sdram_sine_wave_hw.mm_interconnect_0.router_001,sdram_sine_wave_hw_mm_interconnect_0_router_001
sdram_sine_wave_hw.mm_interconnect_0.router_002,sdram_sine_wave_hw_mm_interconnect_0_router_002
sdram_sine_wave_hw.mm_interconnect_0.router_005,sdram_sine_wave_hw_mm_interconnect_0_router_002
sdram_sine_wave_hw.mm_interconnect_0.router_003,sdram_sine_wave_hw_mm_interconnect_0_router_003
sdram_sine_wave_hw.mm_interconnect_0.router_004,sdram_sine_wave_hw_mm_interconnect_0_router_003
sdram_sine_wave_hw.mm_interconnect_0.router_006,sdram_sine_wave_hw_mm_interconnect_0_router_006
sdram_sine_wave_hw.mm_interconnect_0.sdram_s1_burst_adapter,altera_merlin_burst_adapter
sdram_sine_wave_hw.mm_interconnect_0.cmd_demux,sdram_sine_wave_hw_mm_interconnect_0_cmd_demux
sdram_sine_wave_hw.mm_interconnect_0.cmd_demux_001,sdram_sine_wave_hw_mm_interconnect_0_cmd_demux_001
sdram_sine_wave_hw.mm_interconnect_0.cmd_mux,sdram_sine_wave_hw_mm_interconnect_0_cmd_mux
sdram_sine_wave_hw.mm_interconnect_0.cmd_mux_003,sdram_sine_wave_hw_mm_interconnect_0_cmd_mux
sdram_sine_wave_hw.mm_interconnect_0.cmd_mux_001,sdram_sine_wave_hw_mm_interconnect_0_cmd_mux_001
sdram_sine_wave_hw.mm_interconnect_0.cmd_mux_002,sdram_sine_wave_hw_mm_interconnect_0_cmd_mux_001
sdram_sine_wave_hw.mm_interconnect_0.cmd_mux_004,sdram_sine_wave_hw_mm_interconnect_0_cmd_mux_001
sdram_sine_wave_hw.mm_interconnect_0.rsp_demux,sdram_sine_wave_hw_mm_interconnect_0_rsp_demux
sdram_sine_wave_hw.mm_interconnect_0.rsp_demux_003,sdram_sine_wave_hw_mm_interconnect_0_rsp_demux
sdram_sine_wave_hw.mm_interconnect_0.rsp_demux_001,sdram_sine_wave_hw_mm_interconnect_0_rsp_demux_001
sdram_sine_wave_hw.mm_interconnect_0.rsp_demux_002,sdram_sine_wave_hw_mm_interconnect_0_rsp_demux_001
sdram_sine_wave_hw.mm_interconnect_0.rsp_demux_004,sdram_sine_wave_hw_mm_interconnect_0_rsp_demux_001
sdram_sine_wave_hw.mm_interconnect_0.rsp_mux,sdram_sine_wave_hw_mm_interconnect_0_rsp_mux
sdram_sine_wave_hw.mm_interconnect_0.rsp_mux_001,sdram_sine_wave_hw_mm_interconnect_0_rsp_mux_001
sdram_sine_wave_hw.mm_interconnect_0.sdram_s1_rsp_width_adapter,altera_merlin_width_adapter
sdram_sine_wave_hw.mm_interconnect_0.sdram_s1_cmd_width_adapter,altera_merlin_width_adapter
sdram_sine_wave_hw.mm_interconnect_0.avalon_st_adapter,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter
sdram_sine_wave_hw.mm_interconnect_0.avalon_st_adapter.error_adapter_0,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sdram_sine_wave_hw.mm_interconnect_0.avalon_st_adapter_001,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter
sdram_sine_wave_hw.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sdram_sine_wave_hw.mm_interconnect_0.avalon_st_adapter_002,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter
sdram_sine_wave_hw.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sdram_sine_wave_hw.mm_interconnect_0.avalon_st_adapter_003,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter
sdram_sine_wave_hw.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_error_adapter_0
sdram_sine_wave_hw.mm_interconnect_0.avalon_st_adapter_004,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_004
sdram_sine_wave_hw.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,sdram_sine_wave_hw_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0
sdram_sine_wave_hw.irq_mapper,sdram_sine_wave_hw_irq_mapper
sdram_sine_wave_hw.rst_controller,altera_reset_controller
