// all gates - Gate level modelling 

module gates_glm (a,b,y1,y2,y3,y4,y5,y6,y7);

input a,b;
output y1,y2,y3,y4,y5,y6,y7;

//NOT Gate
not g1 (y1,a);

//AND Gate
and g2(y2,a,b);

//OR Gate
or  g3(y3,a,b);

//XOR Gate
xor g4 (y4,a,b);

//XNOR Gate
xnor g5 (y5,a,b);

//NAND Gate
nand g6 (y6,a,b);

//NOR Gate
nor  g7(y7,a,b);

endmodule;
