Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 31 10:49:53 2018
| Host         : lin12-418cvlb.ece.tamu.edu running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: SWs[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SWs[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_div0/Count_reg[22]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_div0/Count_reg[23]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_div0/Count_reg[24]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk_div0/Count_reg[25]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.254        0.000                      0                   26        0.090        0.000                      0                   26        3.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.254        0.000                      0                   26        0.090        0.000                      0                   26        3.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 clk_div0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.372%)  route 0.541ns (20.628%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.758     5.210    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  clk_div0/Count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.269    clk_div0/Count_reg_n_0_[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.926 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.927    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div0/Count_reg[12]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  clk_div0/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_div0/Count_reg[16]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.512 r  clk_div0/Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    clk_div0/Count_reg[20]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.835 r  clk_div0/Count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.835    clk_div0/Count_reg[24]_i_1_n_6
    SLICE_X42Y55         FDRE                                         r  clk_div0/Count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  FastClk (IN)
                         net (fo=0)                   0.000     8.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.757    clk_div0/FastClk
    SLICE_X42Y55         FDRE                                         r  clk_div0/Count_reg[25]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.109    13.089    clk_div0/Count_reg[25]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 clk_div0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.521%)  route 0.541ns (21.479%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.758     5.210    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  clk_div0/Count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.269    clk_div0/Count_reg_n_0_[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.926 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.927    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div0/Count_reg[12]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  clk_div0/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_div0/Count_reg[16]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.512 r  clk_div0/Count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    clk_div0/Count_reg[20]_i_1_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.731 r  clk_div0/Count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.731    clk_div0/Count_reg[24]_i_1_n_7
    SLICE_X42Y55         FDRE                                         r  clk_div0/Count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  FastClk (IN)
                         net (fo=0)                   0.000     8.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.757    clk_div0/FastClk
    SLICE_X42Y55         FDRE                                         r  clk_div0/Count_reg[24]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X42Y55         FDRE (Setup_fdre_C_D)        0.109    13.089    clk_div0/Count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 clk_div0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.410%)  route 0.541ns (21.590%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.758     5.210    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  clk_div0/Count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.269    clk_div0/Count_reg_n_0_[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.926 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.927    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div0/Count_reg[12]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  clk_div0/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_div0/Count_reg[16]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.718 r  clk_div0/Count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.718    clk_div0/Count_reg[20]_i_1_n_6
    SLICE_X42Y54         FDRE                                         r  clk_div0/Count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  FastClk (IN)
                         net (fo=0)                   0.000     8.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.757    clk_div0/FastClk
    SLICE_X42Y54         FDRE                                         r  clk_div0/Count_reg[21]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)        0.109    13.089    clk_div0/Count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 clk_div0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.341%)  route 0.541ns (21.659%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.758     5.210    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  clk_div0/Count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.269    clk_div0/Count_reg_n_0_[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.926 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.927    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div0/Count_reg[12]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  clk_div0/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_div0/Count_reg[16]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.710 r  clk_div0/Count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.710    clk_div0/Count_reg[20]_i_1_n_4
    SLICE_X42Y54         FDRE                                         r  clk_div0/Count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  FastClk (IN)
                         net (fo=0)                   0.000     8.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.757    clk_div0/FastClk
    SLICE_X42Y54         FDRE                                         r  clk_div0/Count_reg[23]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)        0.109    13.089    clk_div0/Count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 clk_div0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.661%)  route 0.541ns (22.339%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.758     5.210    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  clk_div0/Count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.269    clk_div0/Count_reg_n_0_[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.926 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.927    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div0/Count_reg[12]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  clk_div0/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_div0/Count_reg[16]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.634 r  clk_div0/Count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.634    clk_div0/Count_reg[20]_i_1_n_5
    SLICE_X42Y54         FDRE                                         r  clk_div0/Count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  FastClk (IN)
                         net (fo=0)                   0.000     8.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.757    clk_div0/FastClk
    SLICE_X42Y54         FDRE                                         r  clk_div0/Count_reg[22]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)        0.109    13.089    clk_div0/Count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 clk_div0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.475%)  route 0.541ns (22.525%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.758     5.210    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  clk_div0/Count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.269    clk_div0/Count_reg_n_0_[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.926 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.927    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div0/Count_reg[12]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.395 r  clk_div0/Count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_div0/Count_reg[16]_i_1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.614 r  clk_div0/Count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.614    clk_div0/Count_reg[20]_i_1_n_7
    SLICE_X42Y54         FDRE                                         r  clk_div0/Count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  FastClk (IN)
                         net (fo=0)                   0.000     8.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.757    clk_div0/FastClk
    SLICE_X42Y54         FDRE                                         r  clk_div0/Count_reg[20]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)        0.109    13.089    clk_div0/Count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.488ns  (required time - arrival time)
  Source:                 clk_div0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.353%)  route 0.541ns (22.647%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.758     5.210    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  clk_div0/Count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.269    clk_div0/Count_reg_n_0_[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.926 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.927    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div0/Count_reg[12]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.601 r  clk_div0/Count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.601    clk_div0/Count_reg[16]_i_1_n_6
    SLICE_X42Y53         FDRE                                         r  clk_div0/Count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  FastClk (IN)
                         net (fo=0)                   0.000     8.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.757    clk_div0/FastClk
    SLICE_X42Y53         FDRE                                         r  clk_div0/Count_reg[17]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.109    13.089    clk_div0/Count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  5.488    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 clk_div0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.277%)  route 0.541ns (22.723%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.758     5.210    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  clk_div0/Count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.269    clk_div0/Count_reg_n_0_[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.926 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.927    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div0/Count_reg[12]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.593 r  clk_div0/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.593    clk_div0/Count_reg[16]_i_1_n_4
    SLICE_X42Y53         FDRE                                         r  clk_div0/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  FastClk (IN)
                         net (fo=0)                   0.000     8.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.757    clk_div0/FastClk
    SLICE_X42Y53         FDRE                                         r  clk_div0/Count_reg[19]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.109    13.089    clk_div0/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 clk_div0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.528%)  route 0.541ns (23.472%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.758     5.210    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  clk_div0/Count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.269    clk_div0/Count_reg_n_0_[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.926 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.927    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div0/Count_reg[12]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.517 r  clk_div0/Count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.517    clk_div0/Count_reg[16]_i_1_n_5
    SLICE_X42Y53         FDRE                                         r  clk_div0/Count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  FastClk (IN)
                         net (fo=0)                   0.000     8.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.757    clk_div0/FastClk
    SLICE_X42Y53         FDRE                                         r  clk_div0/Count_reg[18]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.109    13.089    clk_div0/Count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 clk_div0/Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.323%)  route 0.541ns (23.677%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 12.757 - 8.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.758     5.210    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     5.728 r  clk_div0/Count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.269    clk_div0/Count_reg_n_0_[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.926 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.927    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.044 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.044    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.161 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.278 r  clk_div0/Count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.278    clk_div0/Count_reg[12]_i_1_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.497 r  clk_div0/Count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.497    clk_div0/Count_reg[16]_i_1_n_7
    SLICE_X42Y53         FDRE                                         r  clk_div0/Count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  FastClk (IN)
                         net (fo=0)                   0.000     8.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.563    12.757    clk_div0/FastClk
    SLICE_X42Y53         FDRE                                         r  clk_div0/Count_reg[16]/C
                         clock pessimism              0.258    13.015    
                         clock uncertainty           -0.035    12.980    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.109    13.089    clk_div0/Count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  5.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 clk_div0/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.438    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_div0/Count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    clk_div0/Count_reg_n_0_[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.872 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.873    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.926 r  clk_div0/Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    clk_div0/Count_reg[4]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  clk_div0/Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.937    clk_div0/FastClk
    SLICE_X42Y50         FDRE                                         r  clk_div0/Count_reg[4]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.836    clk_div0/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk_div0/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.438    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_div0/Count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    clk_div0/Count_reg_n_0_[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.872 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.873    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.939 r  clk_div0/Count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.939    clk_div0/Count_reg[4]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  clk_div0/Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.937    clk_div0/FastClk
    SLICE_X42Y50         FDRE                                         r  clk_div0/Count_reg[6]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.836    clk_div0/Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clk_div0/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.438    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_div0/Count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    clk_div0/Count_reg_n_0_[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.872 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.873    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.962 r  clk_div0/Count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    clk_div0/Count_reg[4]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  clk_div0/Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.937    clk_div0/FastClk
    SLICE_X42Y50         FDRE                                         r  clk_div0/Count_reg[5]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.836    clk_div0/Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clk_div0/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.438    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_div0/Count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    clk_div0/Count_reg_n_0_[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.872 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.873    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.964 r  clk_div0/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.964    clk_div0/Count_reg[4]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  clk_div0/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.937    clk_div0/FastClk
    SLICE_X42Y50         FDRE                                         r  clk_div0/Count_reg[7]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.836    clk_div0/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 clk_div0/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.438    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_div0/Count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    clk_div0/Count_reg_n_0_[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.872 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.873    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.913 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.966 r  clk_div0/Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    clk_div0/Count_reg[8]_i_1_n_7
    SLICE_X42Y51         FDRE                                         r  clk_div0/Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.937    clk_div0/FastClk
    SLICE_X42Y51         FDRE                                         r  clk_div0/Count_reg[8]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.836    clk_div0/Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clk_div0/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.438    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_div0/Count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    clk_div0/Count_reg_n_0_[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.872 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.873    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.913 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.979 r  clk_div0/Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.979    clk_div0/Count_reg[8]_i_1_n_5
    SLICE_X42Y51         FDRE                                         r  clk_div0/Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.937    clk_div0/FastClk
    SLICE_X42Y51         FDRE                                         r  clk_div0/Count_reg[10]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.836    clk_div0/Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clk_div0/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.438    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_div0/Count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    clk_div0/Count_reg_n_0_[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.872 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.873    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.913 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.002 r  clk_div0/Count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.002    clk_div0/Count_reg[8]_i_1_n_6
    SLICE_X42Y51         FDRE                                         r  clk_div0/Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.937    clk_div0/FastClk
    SLICE_X42Y51         FDRE                                         r  clk_div0/Count_reg[9]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.836    clk_div0/Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 clk_div0/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.438    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_div0/Count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    clk_div0/Count_reg_n_0_[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.872 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.873    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.913 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.004 r  clk_div0/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    clk_div0/Count_reg[8]_i_1_n_4
    SLICE_X42Y51         FDRE                                         r  clk_div0/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.937    clk_div0/FastClk
    SLICE_X42Y51         FDRE                                         r  clk_div0/Count_reg[11]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.836    clk_div0/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clk_div0/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.438    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_div0/Count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    clk_div0/Count_reg_n_0_[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.872 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.873    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.913 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.953 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.006 r  clk_div0/Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.006    clk_div0/Count_reg[12]_i_1_n_7
    SLICE_X42Y52         FDRE                                         r  clk_div0/Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.937    clk_div0/FastClk
    SLICE_X42Y52         FDRE                                         r  clk_div0/Count_reg[12]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134     1.836    clk_div0/Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 clk_div0/Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div0/Count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.466ns (80.196%)  route 0.115ns (19.803%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.438    clk_div0/FastClk
    SLICE_X42Y49         FDRE                                         r  clk_div0/Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_div0/Count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.716    clk_div0/Count_reg_n_0_[2]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.872 r  clk_div0/Count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.873    clk_div0/Count_reg[0]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.913 r  clk_div0/Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.913    clk_div0/Count_reg[4]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.953 r  clk_div0/Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.953    clk_div0/Count_reg[8]_i_1_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.019 r  clk_div0/Count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.019    clk_div0/Count_reg[12]_i_1_n_5
    SLICE_X42Y52         FDRE                                         r  clk_div0/Count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  FastClk (IN)
                         net (fo=0)                   0.000     0.000    FastClk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  FastClk_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    FastClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  FastClk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.859     1.937    clk_div0/FastClk
    SLICE_X42Y52         FDRE                                         r  clk_div0/Count_reg[14]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.134     1.836    clk_div0/Count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { FastClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  FastClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y49    clk_div0/Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    clk_div0/Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    clk_div0/Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    clk_div0/Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    clk_div0/Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    clk_div0/Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    clk_div0/Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    clk_div0/Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    clk_div0/Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    clk_div0/Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    clk_div0/Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    clk_div0/Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    clk_div0/Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    clk_div0/Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    clk_div0/Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    clk_div0/Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    clk_div0/Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    clk_div0/Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    clk_div0/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    clk_div0/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y49    clk_div0/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    clk_div0/Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    clk_div0/Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    clk_div0/Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    clk_div0/Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    clk_div0/Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    clk_div0/Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    clk_div0/Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    clk_div0/Count_reg[13]/C



