Running: D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/tb_isim_beh.exe -prj D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/pc.v" into library work
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/npc.v" into library work
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/mux.v" into library work
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/im.v" into library work
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/grf.v" into library work
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/ext.v" into library work
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/dm.v" into library work
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/alu.v" into library work
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/datapath.v" into library work
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/ctrl.v" into library work
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/mips.v" into library work
Analyzing Verilog file "D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/tb.v" into library work
Analyzing Verilog file "D:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ctrl
Compiling module im
Compiling module pc
Compiling module npc
Compiling module mux_4_5
Compiling module mux_4_32
Compiling module grf
Compiling module ext
Compiling module mux_2_32
Compiling module alu
Compiling module dm
Compiling module datapath
Compiling module mips
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\tb_isim_beh.exe.sim\libPortability.dll".
Compiled 15 Verilog Units
Built simulation executable D:/Computer Organization/BUAA_CO/P4/Single_Cycle_CPU/tb_isim_beh.exe
Fuse Memory Usage: 28744 KB
Fuse CPU Usage: 765 ms
