$date
	Sun May 24 15:45:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module SchematicMisterioso_tb $end
$var wire 3 ! q [2:0] $end
$var wire 1 " do $end
$var reg 1 # clk $end
$var reg 1 $ clrn $end
$var reg 3 % d [2:0] $end
$var reg 1 & di $end
$var reg 1 ' load $end
$scope module SM $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 3 ( d [2:0] $end
$var wire 1 & di $end
$var wire 1 ' load $end
$var wire 3 ) q [2:0] $end
$var wire 1 * mout3 $end
$var wire 1 + mout2 $end
$var wire 1 , mout1 $end
$var wire 1 " do $end
$scope module d1 $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 , d $end
$var reg 1 - q $end
$upscope $end
$scope module d2 $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 + d $end
$var reg 1 . q $end
$upscope $end
$scope module d3 $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 * d $end
$var reg 1 / q $end
$upscope $end
$scope module m1 $end
$var wire 1 & d_0 $end
$var wire 1 0 d_1 $end
$var wire 1 ' selector $end
$var wire 1 , out $end
$upscope $end
$scope module m2 $end
$var wire 1 1 d_0 $end
$var wire 1 2 d_1 $end
$var wire 1 ' selector $end
$var wire 1 + out $end
$upscope $end
$scope module m3 $end
$var wire 1 3 d_0 $end
$var wire 1 4 d_1 $end
$var wire 1 ' selector $end
$var wire 1 * out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
14
x3
02
x1
10
x/
x.
x-
1,
x+
x*
bx )
b101 (
0'
1&
b101 %
0$
0#
x"
bx !
$end
#1
0+
0*
01
03
0"
0-
0.
b0 !
b0 )
0/
1#
#2
0#
1$
#3
1+
11
b100 !
b100 )
1-
1#
#4
0#
#5
1*
13
b110 !
b110 )
1.
1#
#6
0#
#7
1"
b111 !
b111 )
1/
1#
#8
0+
0#
1'
#9
03
b101 !
b101 )
0.
1#
