module test_alu();

 wire [7:0]Y1;
 wire carry,overflow,zero,neg;
 
 reg [7:0]A;
 reg [7:0]B;
 reg [2:0]control;
 reg [41:0] memory [3:0];
 wire ara1,ara2;
 mux_4to1 DUT(A,B,C,D,s,Y1);
 integer j;
	initial begin
	
	$readmemb("vector_alu.tv", memory);
	
	#1000;
	
	end

 always @(*)
 	begin
		for (j=0; j<4; j=j+1)
			begin
			{A,B,C,D} = memory[j][41:10];
			#10;
			s=memory[j][9:8];
			#10;
			if(Y1 != memory[j][7:0])
				$display("Error in %1d%1d%1d%1d case",A,B,C,D);
			else
				$display("No error in %1d%1d%1d%1d case",A,B,C,D);			
			#10;
			end
		#1 $display("t=%t",$time," A=%b",A," B=%b",B," C=%b",C," D=%b",D," Y=%b",Y1);
	end
 
 

 endmodule