// Seed: 3806023222
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    input wire module_0,
    output wire id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    output tri0 id_8,
    output uwire id_9,
    input tri0 id_10,
    output wor id_11,
    input supply1 id_12,
    output wire id_13,
    input wor id_14,
    input supply0 id_15
);
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    output wand  id_2,
    input  tri1  id_3,
    output tri0  id_4,
    output wor   id_5,
    input  uwire id_6,
    output wand  id_7,
    input  tri0  id_8,
    output wor   id_9
);
  module_0(
      id_2, id_6, id_1, id_1, id_5, id_6, id_1, id_1, id_2, id_9, id_1, id_0, id_3, id_0, id_6, id_3
  );
  assign id_7 = 1;
endmodule
