Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec 19 12:58:52 2025
| Host         : LAPTOP-LA81HGSJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file TOP_JUEGO_timing_summary_routed.rpt -pb TOP_JUEGO_timing_summary_routed.pb -rpx TOP_JUEGO_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_JUEGO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.465        0.000                      0                  437        0.105        0.000                      0                  437        4.500        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.465        0.000                      0                  437        0.105        0.000                      0                  437        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/progress_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.870ns (35.236%)  route 3.437ns (64.764%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.723     5.326    U_GAME_LOGIC/CLK
    SLICE_X0Y90          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.016    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.140 r  U_GAME_LOGIC/road_l1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.140    U_GAME_LOGIC/road_l1_carry__0_i_8_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.672 r  U_GAME_LOGIC/road_l1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.672    U_GAME_LOGIC/road_l1_carry__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.057 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=8, routed)           1.524     9.580    U_GAME_LOGIC/CO[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373     9.953 r  U_GAME_LOGIC/progress_count[4]_i_1/O
                         net (fo=5, routed)           0.680    10.633    U_GAME_LOGIC/progress_count
    SLICE_X2Y91          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.604    15.027    U_GAME_LOGIC/CLK
    SLICE_X2Y91          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDRE (Setup_fdre_C_CE)      -0.169    15.097    U_GAME_LOGIC/progress_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/progress_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.870ns (35.236%)  route 3.437ns (64.764%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.723     5.326    U_GAME_LOGIC/CLK
    SLICE_X0Y90          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.016    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.140 r  U_GAME_LOGIC/road_l1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.140    U_GAME_LOGIC/road_l1_carry__0_i_8_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.672 r  U_GAME_LOGIC/road_l1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.672    U_GAME_LOGIC/road_l1_carry__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.057 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=8, routed)           1.524     9.580    U_GAME_LOGIC/CO[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373     9.953 r  U_GAME_LOGIC/progress_count[4]_i_1/O
                         net (fo=5, routed)           0.680    10.633    U_GAME_LOGIC/progress_count
    SLICE_X2Y91          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.604    15.027    U_GAME_LOGIC/CLK
    SLICE_X2Y91          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[1]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDRE (Setup_fdre_C_CE)      -0.169    15.097    U_GAME_LOGIC/progress_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/progress_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.870ns (35.236%)  route 3.437ns (64.764%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.723     5.326    U_GAME_LOGIC/CLK
    SLICE_X0Y90          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.016    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.140 r  U_GAME_LOGIC/road_l1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.140    U_GAME_LOGIC/road_l1_carry__0_i_8_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.672 r  U_GAME_LOGIC/road_l1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.672    U_GAME_LOGIC/road_l1_carry__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.057 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=8, routed)           1.524     9.580    U_GAME_LOGIC/CO[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373     9.953 r  U_GAME_LOGIC/progress_count[4]_i_1/O
                         net (fo=5, routed)           0.680    10.633    U_GAME_LOGIC/progress_count
    SLICE_X2Y91          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.604    15.027    U_GAME_LOGIC/CLK
    SLICE_X2Y91          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[3]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDRE (Setup_fdre_C_CE)      -0.169    15.097    U_GAME_LOGIC/progress_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/progress_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 1.870ns (35.236%)  route 3.437ns (64.764%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.723     5.326    U_GAME_LOGIC/CLK
    SLICE_X0Y90          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.016    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.140 r  U_GAME_LOGIC/road_l1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.140    U_GAME_LOGIC/road_l1_carry__0_i_8_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.672 r  U_GAME_LOGIC/road_l1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.672    U_GAME_LOGIC/road_l1_carry__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.057 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=8, routed)           1.524     9.580    U_GAME_LOGIC/CO[0]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.373     9.953 r  U_GAME_LOGIC/progress_count[4]_i_1/O
                         net (fo=5, routed)           0.680    10.633    U_GAME_LOGIC/progress_count
    SLICE_X2Y91          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.604    15.027    U_GAME_LOGIC/CLK
    SLICE_X2Y91          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDRE (Setup_fdre_C_CE)      -0.169    15.097    U_GAME_LOGIC/progress_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/led_step_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.896ns (37.978%)  route 3.096ns (62.022%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.723     5.326    U_GAME_LOGIC/CLK
    SLICE_X0Y90          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.016    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.140 r  U_GAME_LOGIC/road_l1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.140    U_GAME_LOGIC/road_l1_carry__0_i_8_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.672 r  U_GAME_LOGIC/road_l1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.672    U_GAME_LOGIC/road_l1_carry__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.057 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=8, routed)           1.524     9.580    U_GAME_LOGIC/CO[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.399     9.979 r  U_GAME_LOGIC/led_step_counter[3]_i_2/O
                         net (fo=4, routed)           0.339    10.318    U_GAME_LOGIC/led_step_counter
    SLICE_X4Y89          FDRE                                         r  U_GAME_LOGIC/led_step_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.601    15.024    U_GAME_LOGIC/CLK
    SLICE_X4Y89          FDRE                                         r  U_GAME_LOGIC/led_step_counter_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y89          FDRE (Setup_fdre_C_CE)      -0.429    14.818    U_GAME_LOGIC/led_step_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/led_step_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.896ns (37.978%)  route 3.096ns (62.022%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.723     5.326    U_GAME_LOGIC/CLK
    SLICE_X0Y90          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.016    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.140 r  U_GAME_LOGIC/road_l1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.140    U_GAME_LOGIC/road_l1_carry__0_i_8_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.672 r  U_GAME_LOGIC/road_l1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.672    U_GAME_LOGIC/road_l1_carry__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.057 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=8, routed)           1.524     9.580    U_GAME_LOGIC/CO[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.399     9.979 r  U_GAME_LOGIC/led_step_counter[3]_i_2/O
                         net (fo=4, routed)           0.339    10.318    U_GAME_LOGIC/led_step_counter
    SLICE_X4Y89          FDRE                                         r  U_GAME_LOGIC/led_step_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.601    15.024    U_GAME_LOGIC/CLK
    SLICE_X4Y89          FDRE                                         r  U_GAME_LOGIC/led_step_counter_reg[1]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y89          FDRE (Setup_fdre_C_CE)      -0.429    14.818    U_GAME_LOGIC/led_step_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/led_step_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.896ns (37.978%)  route 3.096ns (62.022%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.723     5.326    U_GAME_LOGIC/CLK
    SLICE_X0Y90          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.016    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.140 r  U_GAME_LOGIC/road_l1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.140    U_GAME_LOGIC/road_l1_carry__0_i_8_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.672 r  U_GAME_LOGIC/road_l1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.672    U_GAME_LOGIC/road_l1_carry__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.057 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=8, routed)           1.524     9.580    U_GAME_LOGIC/CO[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.399     9.979 r  U_GAME_LOGIC/led_step_counter[3]_i_2/O
                         net (fo=4, routed)           0.339    10.318    U_GAME_LOGIC/led_step_counter
    SLICE_X4Y89          FDRE                                         r  U_GAME_LOGIC/led_step_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.601    15.024    U_GAME_LOGIC/CLK
    SLICE_X4Y89          FDRE                                         r  U_GAME_LOGIC/led_step_counter_reg[2]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y89          FDRE (Setup_fdre_C_CE)      -0.429    14.818    U_GAME_LOGIC/led_step_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/led_step_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.896ns (37.978%)  route 3.096ns (62.022%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.723     5.326    U_GAME_LOGIC/CLK
    SLICE_X0Y90          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.016    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.140 r  U_GAME_LOGIC/road_l1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.140    U_GAME_LOGIC/road_l1_carry__0_i_8_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.672 r  U_GAME_LOGIC/road_l1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.672    U_GAME_LOGIC/road_l1_carry__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.057 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=8, routed)           1.524     9.580    U_GAME_LOGIC/CO[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.399     9.979 r  U_GAME_LOGIC/led_step_counter[3]_i_2/O
                         net (fo=4, routed)           0.339    10.318    U_GAME_LOGIC/led_step_counter
    SLICE_X4Y89          FDRE                                         r  U_GAME_LOGIC/led_step_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.601    15.024    U_GAME_LOGIC/CLK
    SLICE_X4Y89          FDRE                                         r  U_GAME_LOGIC/led_step_counter_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y89          FDRE (Setup_fdre_C_CE)      -0.429    14.818    U_GAME_LOGIC/led_step_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.870ns (37.877%)  route 3.067ns (62.123%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.723     5.326    U_GAME_LOGIC/CLK
    SLICE_X0Y90          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.016    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.140 r  U_GAME_LOGIC/road_l1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.140    U_GAME_LOGIC/road_l1_carry__0_i_8_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.672 r  U_GAME_LOGIC/road_l1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.672    U_GAME_LOGIC/road_l1_carry__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.057 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=8, routed)           1.004     9.060    U_FSM/CO[0]
    SLICE_X6Y92          LUT4 (Prop_lut4_I0_O)        0.373     9.433 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.830    10.263    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.603    15.026    U_GAME_LOGIC/CLK
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[16]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429    14.820    U_GAME_LOGIC/tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.870ns (37.877%)  route 3.067ns (62.123%))
  Logic Levels:           5  (CARRY4=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.723     5.326    U_GAME_LOGIC/CLK
    SLICE_X0Y90          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.016    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.124     7.140 r  U_GAME_LOGIC/road_l1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.140    U_GAME_LOGIC/road_l1_carry__0_i_8_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.672 r  U_GAME_LOGIC/road_l1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.672    U_GAME_LOGIC/road_l1_carry__0_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.786    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.057 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=8, routed)           1.004     9.060    U_FSM/CO[0]
    SLICE_X6Y92          LUT4 (Prop_lut4_I0_O)        0.373     9.433 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.830    10.263    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.603    15.026    U_GAME_LOGIC/CLK
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[17]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429    14.820    U_GAME_LOGIC/tick_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  4.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_INPUT/Inst_Deb_R/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_INPUT/Inst_Deb_R/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.605     1.524    U_INPUT/Inst_Deb_R/CLK
    SLICE_X1Y99          FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_INPUT/Inst_Deb_R/counter_reg[6]/Q
                         net (fo=3, routed)           0.122     1.787    U_INPUT/Inst_Deb_R/counter_reg[6]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  U_INPUT/Inst_Deb_R/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.948    U_INPUT/Inst_Deb_R/counter_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.002 r  U_INPUT/Inst_Deb_R/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.002    U_INPUT/Inst_Deb_R/counter_reg[8]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.872     2.037    U_INPUT/Inst_Deb_R/CLK
    SLICE_X1Y100         FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    U_INPUT/Inst_Deb_R/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U_INPUT/Inst_Deb_R/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_INPUT/Inst_Deb_R/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.605     1.524    U_INPUT/Inst_Deb_R/CLK
    SLICE_X1Y99          FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_INPUT/Inst_Deb_R/counter_reg[6]/Q
                         net (fo=3, routed)           0.122     1.787    U_INPUT/Inst_Deb_R/counter_reg[6]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  U_INPUT/Inst_Deb_R/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.948    U_INPUT/Inst_Deb_R/counter_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.013 r  U_INPUT/Inst_Deb_R/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.013    U_INPUT/Inst_Deb_R/counter_reg[8]_i_1__0_n_5
    SLICE_X1Y100         FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.872     2.037    U_INPUT/Inst_Deb_R/CLK
    SLICE_X1Y100         FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    U_INPUT/Inst_Deb_R/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_GAME_LOGIC/lfsr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/lfsr_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.574     1.493    U_GAME_LOGIC/CLK
    SLICE_X9Y91          FDRE                                         r  U_GAME_LOGIC/lfsr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  U_GAME_LOGIC/lfsr_reg_reg[12]/Q
                         net (fo=2, routed)           0.067     1.702    U_GAME_LOGIC/lfsr_reg[12]
    SLICE_X8Y91          LUT4 (Prop_lut4_I0_O)        0.045     1.747 r  U_GAME_LOGIC/p_0_out/O
                         net (fo=1, routed)           0.000     1.747    U_GAME_LOGIC/p_0_out__0[0]
    SLICE_X8Y91          FDSE                                         r  U_GAME_LOGIC/lfsr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.845     2.010    U_GAME_LOGIC/CLK
    SLICE_X8Y91          FDSE                                         r  U_GAME_LOGIC/lfsr_reg_reg[0]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X8Y91          FDSE (Hold_fdse_C_D)         0.120     1.626    U_GAME_LOGIC/lfsr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_INPUT/Inst_Deb_L/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_INPUT/Inst_Deb_L/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.605     1.524    U_INPUT/Inst_Deb_L/CLK
    SLICE_X2Y98          FDRE                                         r  U_INPUT/Inst_Deb_L/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_INPUT/Inst_Deb_L/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.814    U_INPUT/Inst_Deb_L/counter_reg[10]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  U_INPUT/Inst_Deb_L/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    U_INPUT/Inst_Deb_L/counter_reg[8]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.010 r  U_INPUT/Inst_Deb_L/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.011    U_INPUT/Inst_Deb_L/counter_reg[12]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.064 r  U_INPUT/Inst_Deb_L/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    U_INPUT/Inst_Deb_L/counter_reg[16]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  U_INPUT/Inst_Deb_L/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.872     2.037    U_INPUT/Inst_Deb_L/CLK
    SLICE_X2Y100         FDRE                                         r  U_INPUT/Inst_Deb_L/counter_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    U_INPUT/Inst_Deb_L/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_INPUT/Inst_Deb_R/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_INPUT/Inst_Deb_R/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.605     1.524    U_INPUT/Inst_Deb_R/CLK
    SLICE_X1Y99          FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_INPUT/Inst_Deb_R/counter_reg[6]/Q
                         net (fo=3, routed)           0.122     1.787    U_INPUT/Inst_Deb_R/counter_reg[6]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  U_INPUT/Inst_Deb_R/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.948    U_INPUT/Inst_Deb_R/counter_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.038 r  U_INPUT/Inst_Deb_R/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.038    U_INPUT/Inst_Deb_R/counter_reg[8]_i_1__0_n_4
    SLICE_X1Y100         FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.872     2.037    U_INPUT/Inst_Deb_R/CLK
    SLICE_X1Y100         FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    U_INPUT/Inst_Deb_R/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_INPUT/Inst_Deb_R/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_INPUT/Inst_Deb_R/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.605     1.524    U_INPUT/Inst_Deb_R/CLK
    SLICE_X1Y99          FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_INPUT/Inst_Deb_R/counter_reg[6]/Q
                         net (fo=3, routed)           0.122     1.787    U_INPUT/Inst_Deb_R/counter_reg[6]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  U_INPUT/Inst_Deb_R/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.948    U_INPUT/Inst_Deb_R/counter_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.038 r  U_INPUT/Inst_Deb_R/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.038    U_INPUT/Inst_Deb_R/counter_reg[8]_i_1__0_n_6
    SLICE_X1Y100         FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.872     2.037    U_INPUT/Inst_Deb_R/CLK
    SLICE_X1Y100         FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    U_INPUT/Inst_Deb_R/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_INPUT/Inst_Deb_L/btn_out_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_INPUT/Inst_Edge_L/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.604     1.523    U_INPUT/Inst_Deb_L/CLK
    SLICE_X4Y98          FDRE                                         r  U_INPUT/Inst_Deb_L/btn_out_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_INPUT/Inst_Deb_L/btn_out_sync_reg/Q
                         net (fo=3, routed)           0.076     1.741    U_INPUT/Inst_Edge_L/D[0]
    SLICE_X4Y98          FDRE                                         r  U_INPUT/Inst_Edge_L/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.875     2.040    U_INPUT/Inst_Edge_L/CLK
    SLICE_X4Y98          FDRE                                         r  U_INPUT/Inst_Edge_L/sreg_reg[0]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.075     1.598    U_INPUT/Inst_Edge_L/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_INPUT/Inst_Deb_R/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_INPUT/Inst_Deb_R/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.317%)  route 0.122ns (23.683%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.605     1.524    U_INPUT/Inst_Deb_R/CLK
    SLICE_X1Y99          FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_INPUT/Inst_Deb_R/counter_reg[6]/Q
                         net (fo=3, routed)           0.122     1.787    U_INPUT/Inst_Deb_R/counter_reg[6]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  U_INPUT/Inst_Deb_R/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.948    U_INPUT/Inst_Deb_R/counter_reg[4]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.987 r  U_INPUT/Inst_Deb_R/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.987    U_INPUT/Inst_Deb_R/counter_reg[8]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.041 r  U_INPUT/Inst_Deb_R/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.041    U_INPUT/Inst_Deb_R/counter_reg[12]_i_1__0_n_7
    SLICE_X1Y101         FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.872     2.037    U_INPUT/Inst_Deb_R/CLK
    SLICE_X1Y101         FDRE                                         r  U_INPUT/Inst_Deb_R/counter_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    U_INPUT/Inst_Deb_R/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 U_INPUT/Inst_Edge_Start/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_INPUT/Inst_Edge_Start/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.602     1.521    U_INPUT/Inst_Edge_Start/CLK
    SLICE_X4Y92          FDRE                                         r  U_INPUT/Inst_Edge_Start/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  U_INPUT/Inst_Edge_Start/sreg_reg[0]/Q
                         net (fo=2, routed)           0.119     1.781    U_INPUT/Inst_Edge_Start/sreg[0]
    SLICE_X3Y93          FDRE                                         r  U_INPUT/Inst_Edge_Start/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.877     2.042    U_INPUT/Inst_Edge_Start/CLK
    SLICE_X3Y93          FDRE                                         r  U_INPUT/Inst_Edge_Start/sreg_reg[1]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.070     1.632    U_INPUT/Inst_Edge_Start/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_INPUT/Inst_Deb_L/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_INPUT/Inst_Deb_L/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.605     1.524    U_INPUT/Inst_Deb_L/CLK
    SLICE_X2Y98          FDRE                                         r  U_INPUT/Inst_Deb_L/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  U_INPUT/Inst_Deb_L/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.814    U_INPUT/Inst_Deb_L/counter_reg[10]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.970 r  U_INPUT/Inst_Deb_L/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    U_INPUT/Inst_Deb_L/counter_reg[8]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.010 r  U_INPUT/Inst_Deb_L/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.011    U_INPUT/Inst_Deb_L/counter_reg[12]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.077 r  U_INPUT/Inst_Deb_L/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.077    U_INPUT/Inst_Deb_L/counter_reg[16]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  U_INPUT/Inst_Deb_L/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.872     2.037    U_INPUT/Inst_Deb_L/CLK
    SLICE_X2Y100         FDRE                                         r  U_INPUT/Inst_Deb_L/counter_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    U_INPUT/Inst_Deb_L/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     U_FSM/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     U_FSM/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     U_FSM/timer_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     U_FSM/timer_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     U_FSM/timer_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     U_FSM/timer_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     U_FSM/timer_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     U_FSM/timer_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     U_FSM/timer_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     U_FSM/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     U_FSM/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     U_FSM/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     U_FSM/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     U_FSM/timer_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     U_FSM/timer_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_FSM/timer_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_FSM/timer_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_FSM/timer_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_FSM/timer_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     U_FSM/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     U_FSM/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     U_FSM/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     U_FSM/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     U_FSM/timer_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     U_FSM/timer_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_FSM/timer_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_FSM/timer_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_FSM/timer_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     U_FSM/timer_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.817ns  (logic 5.200ns (44.003%)  route 6.617ns (55.997%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.751     5.258    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y88          LUT2 (Prop_lut2_I0_O)        0.124     5.382 r  U_GAME_LOGIC/LEDS_PROGRESO_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.866     8.248    LEDS_PROGRESO_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.817 r  LEDS_PROGRESO_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.817    LEDS_PROGRESO[15]
    V11                                                               r  LEDS_PROGRESO[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.606ns  (logic 5.183ns (44.662%)  route 6.422ns (55.338%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.556     5.063    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.187 r  U_GAME_LOGIC/g0_b10/O
                         net (fo=1, routed)           2.866     8.053    LEDS_PROGRESO_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.606 r  LEDS_PROGRESO_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.606    LEDS_PROGRESO[10]
    U14                                                               r  LEDS_PROGRESO[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.544ns  (logic 5.422ns (46.972%)  route 6.121ns (53.028%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.609     5.116    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.152     5.268 r  U_GAME_LOGIC/g0_b7/O
                         net (fo=1, routed)           2.512     7.780    LEDS_PROGRESO_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.763    11.544 r  LEDS_PROGRESO_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.544    LEDS_PROGRESO[7]
    U16                                                               r  LEDS_PROGRESO[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.439ns  (logic 5.179ns (45.269%)  route 6.261ns (54.731%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.746     5.253    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.124     5.377 r  U_GAME_LOGIC/g0_b8/O
                         net (fo=1, routed)           2.515     7.892    LEDS_PROGRESO_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.440 r  LEDS_PROGRESO_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.440    LEDS_PROGRESO[8]
    V16                                                               r  LEDS_PROGRESO[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.420ns  (logic 5.185ns (45.405%)  route 6.234ns (54.594%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.457     4.964    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y88          LUT5 (Prop_lut5_I4_O)        0.124     5.088 r  U_GAME_LOGIC/g0_b13/O
                         net (fo=1, routed)           2.778     7.865    LEDS_PROGRESO_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.420 r  LEDS_PROGRESO_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.420    LEDS_PROGRESO[13]
    V14                                                               r  LEDS_PROGRESO[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.248ns  (logic 5.183ns (46.079%)  route 6.065ns (53.921%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.558     5.065    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.124     5.189 r  U_GAME_LOGIC/g0_b12/O
                         net (fo=1, routed)           2.507     7.696    LEDS_PROGRESO_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.248 r  LEDS_PROGRESO_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.248    LEDS_PROGRESO[12]
    V15                                                               r  LEDS_PROGRESO[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.225ns  (logic 5.390ns (48.022%)  route 5.834ns (51.978%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.380     4.887    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.150     5.037 r  U_GAME_LOGIC/g0_b11/O
                         net (fo=1, routed)           2.455     7.491    LEDS_PROGRESO_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.733    11.225 r  LEDS_PROGRESO_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.225    LEDS_PROGRESO[11]
    T16                                                               r  LEDS_PROGRESO[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.181ns  (logic 5.413ns (48.416%)  route 5.767ns (51.584%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.457     4.964    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y88          LUT5 (Prop_lut5_I4_O)        0.150     5.114 r  U_GAME_LOGIC/g0_b9/O
                         net (fo=1, routed)           2.311     7.424    LEDS_PROGRESO_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.756    11.181 r  LEDS_PROGRESO_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.181    LEDS_PROGRESO[9]
    T15                                                               r  LEDS_PROGRESO[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.029ns  (logic 5.201ns (47.161%)  route 5.828ns (52.839%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.262     4.769    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.124     4.893 r  U_GAME_LOGIC/g0_b14/O
                         net (fo=1, routed)           2.565     7.459    LEDS_PROGRESO_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.029 r  LEDS_PROGRESO_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.029    LEDS_PROGRESO[14]
    V12                                                               r  LEDS_PROGRESO[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.895ns  (logic 5.424ns (49.790%)  route 5.470ns (50.210%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.631     5.138    U_FSM/RESET_N_IBUF
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.146     5.284 r  U_FSM/LEDS_RGB_OBUF[0]_inst_i_1/O
                         net (fo=6, routed)           1.839     7.123    LEDS_RGB_OBUF[0]
    R12                  OBUF (Prop_obuf_I_O)         3.771    10.895 r  LEDS_RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.895    LEDS_RGB[0]
    R12                                                               r  LEDS_RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.303ns  (logic 1.542ns (46.664%)  route 1.762ns (53.336%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.324     1.599    U_FSM/RESET_N_IBUF
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.644 r  U_FSM/LEDS_RGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.437     2.081    LEDS_RGB_OBUF[1]
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.303 r  LEDS_RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.303    LEDS_RGB[1]
    M16                                                               r  LEDS_RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.379ns  (logic 1.541ns (45.599%)  route 1.838ns (54.401%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.224     1.499    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.544 r  U_GAME_LOGIC/g0_b0/O
                         net (fo=1, routed)           0.614     2.158    LEDS_PROGRESO_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.379 r  LEDS_PROGRESO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.379    LEDS_PROGRESO[0]
    H17                                                               r  LEDS_PROGRESO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.445ns  (logic 1.601ns (46.468%)  route 1.844ns (53.532%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.324     1.599    U_FSM/RESET_N_IBUF
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.046     1.645 r  U_FSM/LEDS_RGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.520     2.165    LEDS_RGB_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         1.280     3.445 r  LEDS_RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.445    LEDS_RGB[2]
    N15                                                               r  LEDS_RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.464ns  (logic 1.573ns (45.409%)  route 1.891ns (54.591%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.218     1.492    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.537 r  U_GAME_LOGIC/g0_b2/O
                         net (fo=1, routed)           0.673     2.210    LEDS_PROGRESO_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.464 r  LEDS_PROGRESO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.464    LEDS_PROGRESO[2]
    J13                                                               r  LEDS_PROGRESO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.478ns  (logic 1.572ns (45.202%)  route 1.906ns (54.798%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.495     1.770    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  U_GAME_LOGIC/g0_b4/O
                         net (fo=1, routed)           0.410     2.225    LEDS_PROGRESO_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.478 r  LEDS_PROGRESO_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.478    LEDS_PROGRESO[4]
    R18                                                               r  LEDS_PROGRESO[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.485ns  (logic 1.571ns (45.069%)  route 1.915ns (54.931%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.506     1.781    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.045     1.826 r  U_GAME_LOGIC/g0_b3/O
                         net (fo=1, routed)           0.408     2.234    LEDS_PROGRESO_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.485 r  LEDS_PROGRESO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.485    LEDS_PROGRESO[3]
    N14                                                               r  LEDS_PROGRESO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.509ns  (logic 1.575ns (44.885%)  route 1.934ns (55.115%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.230     1.505    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X1Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.550 r  U_GAME_LOGIC/g0_b6/O
                         net (fo=1, routed)           0.704     2.254    LEDS_PROGRESO_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.509 r  LEDS_PROGRESO_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.509    LEDS_PROGRESO[6]
    U17                                                               r  LEDS_PROGRESO[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.518ns  (logic 1.627ns (46.239%)  route 1.891ns (53.761%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.382     1.657    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.049     1.706 r  U_GAME_LOGIC/g0_b1/O
                         net (fo=1, routed)           0.509     2.215    LEDS_PROGRESO_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.303     3.518 r  LEDS_PROGRESO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.518    LEDS_PROGRESO[1]
    K15                                                               r  LEDS_PROGRESO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.583ns  (logic 1.653ns (46.125%)  route 1.930ns (53.875%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.529     1.804    U_FSM/RESET_N_IBUF
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.044     1.848 r  U_FSM/LEDS_RGB_OBUF[0]_inst_i_1/O
                         net (fo=6, routed)           0.401     2.249    LEDS_RGB_OBUF[0]
    R12                  OBUF (Prop_obuf_I_O)         1.334     3.583 r  LEDS_RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.583    LEDS_RGB[0]
    R12                                                               r  LEDS_RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.664ns  (logic 1.572ns (42.901%)  route 2.092ns (57.099%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.382     1.657    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y89          LUT5 (Prop_lut5_I4_O)        0.045     1.702 r  U_GAME_LOGIC/g0_b5/O
                         net (fo=1, routed)           0.710     2.412    LEDS_PROGRESO_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.664 r  LEDS_PROGRESO_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.664    LEDS_PROGRESO[5]
    V17                                                               r  LEDS_PROGRESO[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_GAME_LOGIC/car_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.591ns  (logic 4.571ns (47.661%)  route 5.020ns (52.339%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.724     5.327    U_GAME_LOGIC/CLK
    SLICE_X6Y94          FDRE                                         r  U_GAME_LOGIC/car_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  U_GAME_LOGIC/car_pos_reg[3]/Q
                         net (fo=6, routed)           1.124     6.969    U_OUTPUT/Inst_Display_Controller/Q[2]
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.124     7.093 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[5]_inst_i_4/O
                         net (fo=3, routed)           0.755     7.848    U_INPUT/Inst_Sync_Veh/SEGMENTOS[0]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.148     7.996 r  U_INPUT/Inst_Sync_Veh/SEGMENTOS_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.140    11.136    SEGMENTOS_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.781    14.917 r  SEGMENTOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.917    SEGMENTOS[0]
    T10                                                               r  SEGMENTOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/car_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.582ns  (logic 4.321ns (45.101%)  route 5.260ns (54.899%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.724     5.327    U_GAME_LOGIC/CLK
    SLICE_X6Y94          FDRE                                         r  U_GAME_LOGIC/car_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  U_GAME_LOGIC/car_pos_reg[3]/Q
                         net (fo=6, routed)           1.124     6.969    U_OUTPUT/Inst_Display_Controller/Q[2]
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.124     7.093 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[5]_inst_i_4/O
                         net (fo=3, routed)           0.873     7.966    U_OUTPUT/Inst_Display_Controller/counter_reg[18]_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I3_O)        0.124     8.090 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.263    11.353    SEGMENTOS_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.908 r  SEGMENTOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.908    SEGMENTOS[1]
    R10                                                               r  SEGMENTOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 4.098ns (43.231%)  route 5.381ns (56.769%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.724     5.327    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X3Y91          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/Q
                         net (fo=12, routed)          0.829     6.612    U_OUTPUT/Inst_Display_Controller/select_display[0]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.124     6.736 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.552    11.287    DISPLAYS_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.805 r  DISPLAYS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.805    DISPLAYS[6]
    K2                                                                r  DISPLAYS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_INPUT/Inst_Sync_Veh/s_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.278ns  (logic 4.491ns (48.400%)  route 4.788ns (51.600%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.724     5.327    U_INPUT/Inst_Sync_Veh/CLK
    SLICE_X1Y92          FDRE                                         r  U_INPUT/Inst_Sync_Veh/s_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_INPUT/Inst_Sync_Veh/s_reg2_reg/Q
                         net (fo=9, routed)           1.114     6.897    U_GAME_LOGIC/car_pos_reg[0]_0
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.146     7.043 r  U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.952     7.995    U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.328     8.323 r  U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.721    11.044    SEGMENTOS_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.605 r  SEGMENTOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.605    SEGMENTOS[5]
    T11                                                               r  SEGMENTOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/car_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.056ns  (logic 4.544ns (50.181%)  route 4.512ns (49.819%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.724     5.327    U_GAME_LOGIC/CLK
    SLICE_X6Y94          FDRE                                         r  U_GAME_LOGIC/car_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  U_GAME_LOGIC/car_pos_reg[3]/Q
                         net (fo=6, routed)           1.124     6.969    U_OUTPUT/Inst_Display_Controller/Q[2]
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.124     7.093 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[5]_inst_i_4/O
                         net (fo=3, routed)           0.755     7.848    U_INPUT/Inst_Sync_Veh/SEGMENTOS[0]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.148     7.996 r  U_INPUT/Inst_Sync_Veh/SEGMENTOS_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.632    10.628    SEGMENTOS_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.754    14.383 r  SEGMENTOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.383    SEGMENTOS[3]
    K13                                                               r  SEGMENTOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_INPUT/Inst_Sync_Veh/s_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 4.464ns (50.472%)  route 4.380ns (49.528%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.724     5.327    U_INPUT/Inst_Sync_Veh/CLK
    SLICE_X1Y92          FDRE                                         r  U_INPUT/Inst_Sync_Veh/s_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  U_INPUT/Inst_Sync_Veh/s_reg2_reg/Q
                         net (fo=9, routed)           1.114     6.897    U_GAME_LOGIC/car_pos_reg[0]_0
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.146     7.043 r  U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.952     7.995    U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_3_n_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.328     8.323 r  U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.314    10.637    SEGMENTOS_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.170 r  SEGMENTOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.170    SEGMENTOS[4]
    P15                                                               r  SEGMENTOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.311ns  (logic 4.333ns (52.135%)  route 3.978ns (47.865%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.724     5.327    U_GAME_LOGIC/CLK
    SLICE_X2Y91          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_GAME_LOGIC/progress_count_reg[4]/Q
                         net (fo=24, routed)          1.200     7.005    U_GAME_LOGIC/progress_count_reg[4]_0[2]
    SLICE_X0Y88          LUT5 (Prop_lut5_I3_O)        0.301     7.306 r  U_GAME_LOGIC/g0_b13/O
                         net (fo=1, routed)           2.778    10.084    LEDS_PROGRESO_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.638 r  LEDS_PROGRESO_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.638    LEDS_PROGRESO[13]
    V14                                                               r  LEDS_PROGRESO[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.290ns  (logic 4.366ns (52.669%)  route 3.924ns (47.331%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.724     5.327    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X3Y91          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/Q
                         net (fo=12, routed)          0.829     6.612    U_OUTPUT/Inst_Display_Controller/select_display[0]
    SLICE_X1Y90          LUT3 (Prop_lut3_I0_O)        0.154     6.766 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.095     9.861    DISPLAYS_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756    13.617 r  DISPLAYS_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.617    DISPLAYS[7]
    U13                                                               r  DISPLAYS[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.275ns  (logic 4.570ns (55.227%)  route 3.705ns (44.773%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.724     5.327    U_GAME_LOGIC/CLK
    SLICE_X2Y91          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_GAME_LOGIC/progress_count_reg[4]/Q
                         net (fo=24, routed)          1.193     6.998    U_GAME_LOGIC/progress_count_reg[4]_0[2]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.329     7.327 r  U_GAME_LOGIC/g0_b7/O
                         net (fo=1, routed)           2.512     9.839    LEDS_PROGRESO_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.763    13.602 r  LEDS_PROGRESO_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.602    LEDS_PROGRESO[7]
    U16                                                               r  LEDS_PROGRESO[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.268ns  (logic 4.132ns (49.978%)  route 4.136ns (50.022%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.723     5.326    U_GAME_LOGIC/CLK
    SLICE_X1Y90          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_GAME_LOGIC/progress_count_reg[2]/Q
                         net (fo=21, routed)          1.270     7.052    U_GAME_LOGIC/progress_count_reg[4]_0[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     7.176 r  U_GAME_LOGIC/g0_b10/O
                         net (fo=1, routed)           2.866    10.042    LEDS_PROGRESO_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    13.594 r  LEDS_PROGRESO_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.594    LEDS_PROGRESO[10]
    U14                                                               r  LEDS_PROGRESO[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_GAME_LOGIC/road_l_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.380ns (68.735%)  route 0.628ns (31.265%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.602     1.521    U_GAME_LOGIC/CLK
    SLICE_X4Y91          FDSE                                         r  U_GAME_LOGIC/road_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_fdse_C_Q)         0.141     1.662 f  U_GAME_LOGIC/road_l_reg[0]/Q
                         net (fo=9, routed)           0.176     1.838    U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[5]_inst_i_1[0]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.883 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.452     2.335    SEGMENTOS_OBUF[1]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.529 r  SEGMENTOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.529    SEGMENTOS[2]
    K16                                                               r  SEGMENTOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.437ns (68.929%)  route 0.648ns (31.071%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X3Y91          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/Q
                         net (fo=12, routed)          0.236     1.899    U_OUTPUT/Inst_Display_Controller/select_display[2]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.045     1.944 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.356    DISPLAYS_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.607 r  DISPLAYS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.607    DISPLAYS[4]
    P14                                                               r  DISPLAYS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.461ns (69.059%)  route 0.655ns (30.941%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U_GAME_LOGIC/CLK
    SLICE_X2Y91          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  U_GAME_LOGIC/progress_count_reg[3]/Q
                         net (fo=21, routed)          0.244     1.931    U_GAME_LOGIC/progress_count_reg[4]_0[1]
    SLICE_X1Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.976 r  U_GAME_LOGIC/g0_b4/O
                         net (fo=1, routed)           0.410     2.386    LEDS_PROGRESO_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.638 r  LEDS_PROGRESO_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.638    LEDS_PROGRESO[4]
    R18                                                               r  LEDS_PROGRESO[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.437ns (67.194%)  route 0.702ns (32.806%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U_GAME_LOGIC/CLK
    SLICE_X1Y90          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_GAME_LOGIC/progress_count_reg[2]/Q
                         net (fo=21, routed)          0.293     1.957    U_GAME_LOGIC/progress_count_reg[4]_0[0]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.045     2.002 r  U_GAME_LOGIC/g0_b3/O
                         net (fo=1, routed)           0.408     2.410    LEDS_PROGRESO_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.661 r  LEDS_PROGRESO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.661    LEDS_PROGRESO[3]
    N14                                                               r  LEDS_PROGRESO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/road_l_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.420ns (64.323%)  route 0.788ns (35.677%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.602     1.521    U_GAME_LOGIC/CLK
    SLICE_X4Y91          FDSE                                         r  U_GAME_LOGIC/road_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  U_GAME_LOGIC/road_l_reg[0]/Q
                         net (fo=9, routed)           0.174     1.836    U_GAME_LOGIC/road_l_reg[3]_0[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.614     2.495    SEGMENTOS_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.730 r  SEGMENTOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.730    SEGMENTOS[4]
    P15                                                               r  SEGMENTOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.422ns (64.031%)  route 0.799ns (35.969%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X3Y91          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/Q
                         net (fo=12, routed)          0.300     1.963    U_OUTPUT/Inst_Display_Controller/select_display[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.045     2.008 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.507    DISPLAYS_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.744 r  DISPLAYS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.744    DISPLAYS[0]
    J17                                                               r  DISPLAYS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.407ns (62.928%)  route 0.829ns (37.072%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U_GAME_LOGIC/CLK
    SLICE_X1Y90          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_GAME_LOGIC/progress_count_reg[2]/Q
                         net (fo=21, routed)          0.215     1.878    U_GAME_LOGIC/progress_count_reg[4]_0[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.045     1.923 r  U_GAME_LOGIC/g0_b0/O
                         net (fo=1, routed)           0.614     2.537    LEDS_PROGRESO_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.759 r  LEDS_PROGRESO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.759    LEDS_PROGRESO[0]
    H17                                                               r  LEDS_PROGRESO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.493ns (65.202%)  route 0.797ns (34.798%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X3Y91          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/Q
                         net (fo=12, routed)          0.300     1.963    U_OUTPUT/Inst_Display_Controller/select_display[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.051     2.014 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.497     2.511    DISPLAYS_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.301     3.813 r  DISPLAYS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.813    DISPLAYS[1]
    J18                                                               r  DISPLAYS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.439ns (61.941%)  route 0.884ns (38.059%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U_GAME_LOGIC/CLK
    SLICE_X1Y90          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_GAME_LOGIC/progress_count_reg[2]/Q
                         net (fo=21, routed)          0.211     1.874    U_GAME_LOGIC/progress_count_reg[4]_0[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.045     1.919 r  U_GAME_LOGIC/g0_b2/O
                         net (fo=1, routed)           0.673     2.593    LEDS_PROGRESO_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.846 r  LEDS_PROGRESO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.846    LEDS_PROGRESO[2]
    J13                                                               r  LEDS_PROGRESO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.506ns (64.485%)  route 0.829ns (35.515%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X3Y91          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/Q
                         net (fo=12, routed)          0.211     1.874    U_OUTPUT/Inst_Display_Controller/select_display[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.045     1.919 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.619     2.538    DISPLAYS_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.857 r  DISPLAYS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.857    DISPLAYS[3]
    J14                                                               r  DISPLAYS[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_INPUT/Inst_Deb_R/btn_out_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.575ns  (logic 1.661ns (21.927%)  route 5.914ns (78.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.751     5.258    U_FSM/RESET_N_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.154     5.412 r  U_FSM/FSM_sequential_current_state[1]_i_2/O
                         net (fo=66, routed)          2.163     7.575    U_INPUT/Inst_Deb_R/btn_out_sync_reg_0
    SLICE_X0Y98          FDRE                                         r  U_INPUT/Inst_Deb_R/btn_out_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.606     5.029    U_INPUT/Inst_Deb_R/CLK
    SLICE_X0Y98          FDRE                                         r  U_INPUT/Inst_Deb_R/btn_out_sync_reg/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_INPUT/Inst_Deb_R/btn_prev_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.575ns  (logic 1.661ns (21.927%)  route 5.914ns (78.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.751     5.258    U_FSM/RESET_N_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.154     5.412 r  U_FSM/FSM_sequential_current_state[1]_i_2/O
                         net (fo=66, routed)          2.163     7.575    U_INPUT/Inst_Deb_R/btn_out_sync_reg_0
    SLICE_X0Y98          FDRE                                         r  U_INPUT/Inst_Deb_R/btn_prev_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.606     5.029    U_INPUT/Inst_Deb_R/CLK
    SLICE_X0Y98          FDRE                                         r  U_INPUT/Inst_Deb_R/btn_prev_reg/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 1.661ns (22.801%)  route 5.624ns (77.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.751     5.258    U_FSM/RESET_N_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.154     5.412 f  U_FSM/FSM_sequential_current_state[1]_i_2/O
                         net (fo=66, routed)          1.873     7.285    U_FSM/RESET_N
    SLICE_X0Y97          FDCE                                         f  U_FSM/timer_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.606     5.029    U_FSM/CLK
    SLICE_X0Y97          FDCE                                         r  U_FSM/timer_counter_reg[25]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 1.661ns (22.801%)  route 5.624ns (77.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.751     5.258    U_FSM/RESET_N_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.154     5.412 f  U_FSM/FSM_sequential_current_state[1]_i_2/O
                         net (fo=66, routed)          1.873     7.285    U_FSM/RESET_N
    SLICE_X0Y97          FDCE                                         f  U_FSM/timer_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.606     5.029    U_FSM/CLK
    SLICE_X0Y97          FDCE                                         r  U_FSM/timer_counter_reg[26]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 1.661ns (22.801%)  route 5.624ns (77.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.751     5.258    U_FSM/RESET_N_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.154     5.412 f  U_FSM/FSM_sequential_current_state[1]_i_2/O
                         net (fo=66, routed)          1.873     7.285    U_FSM/RESET_N
    SLICE_X0Y97          FDCE                                         f  U_FSM/timer_counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.606     5.029    U_FSM/CLK
    SLICE_X0Y97          FDCE                                         r  U_FSM/timer_counter_reg[27]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 1.661ns (22.801%)  route 5.624ns (77.199%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.751     5.258    U_FSM/RESET_N_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.154     5.412 f  U_FSM/FSM_sequential_current_state[1]_i_2/O
                         net (fo=66, routed)          1.873     7.285    U_FSM/RESET_N
    SLICE_X0Y97          FDCE                                         f  U_FSM/timer_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.606     5.029    U_FSM/CLK
    SLICE_X0Y97          FDCE                                         r  U_FSM/timer_counter_reg[28]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.661ns (23.286%)  route 5.472ns (76.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.751     5.258    U_FSM/RESET_N_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.154     5.412 f  U_FSM/FSM_sequential_current_state[1]_i_2/O
                         net (fo=66, routed)          1.721     7.133    U_FSM/RESET_N
    SLICE_X0Y96          FDCE                                         f  U_FSM/timer_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.605     5.028    U_FSM/CLK
    SLICE_X0Y96          FDCE                                         r  U_FSM/timer_counter_reg[21]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.661ns (23.286%)  route 5.472ns (76.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.751     5.258    U_FSM/RESET_N_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.154     5.412 f  U_FSM/FSM_sequential_current_state[1]_i_2/O
                         net (fo=66, routed)          1.721     7.133    U_FSM/RESET_N
    SLICE_X0Y96          FDCE                                         f  U_FSM/timer_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.605     5.028    U_FSM/CLK
    SLICE_X0Y96          FDCE                                         r  U_FSM/timer_counter_reg[22]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.661ns (23.286%)  route 5.472ns (76.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.751     5.258    U_FSM/RESET_N_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.154     5.412 f  U_FSM/FSM_sequential_current_state[1]_i_2/O
                         net (fo=66, routed)          1.721     7.133    U_FSM/RESET_N
    SLICE_X0Y96          FDCE                                         f  U_FSM/timer_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.605     5.028    U_FSM/CLK
    SLICE_X0Y96          FDCE                                         r  U_FSM/timer_counter_reg[23]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.133ns  (logic 1.661ns (23.286%)  route 5.472ns (76.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          3.751     5.258    U_FSM/RESET_N_IBUF
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.154     5.412 f  U_FSM/FSM_sequential_current_state[1]_i_2/O
                         net (fo=66, routed)          1.721     7.133    U_FSM/RESET_N
    SLICE_X0Y96          FDCE                                         f  U_FSM/timer_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.605     5.028    U_FSM/CLK
    SLICE_X0Y96          FDCE                                         r  U_FSM/timer_counter_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIFICULTAD_SW[2]
                            (input port)
  Destination:            U_INPUT/Gen_Sync_Diff[2].Inst_Sync_Diff/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.253ns (41.163%)  route 0.362ns (58.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  DIFICULTAD_SW[2] (IN)
                         net (fo=0)                   0.000     0.000    DIFICULTAD_SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  DIFICULTAD_SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.362     0.614    U_INPUT/Gen_Sync_Diff[2].Inst_Sync_Diff/DIFICULTAD_SW_IBUF[0]
    SLICE_X2Y87          FDRE                                         r  U_INPUT/Gen_Sync_Diff[2].Inst_Sync_Diff/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.873     2.038    U_INPUT/Gen_Sync_Diff[2].Inst_Sync_Diff/CLK
    SLICE_X2Y87          FDRE                                         r  U_INPUT/Gen_Sync_Diff[2].Inst_Sync_Diff/s_reg1_reg/C

Slack:                    inf
  Source:                 DIFICULTAD_SW[1]
                            (input port)
  Destination:            U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.247ns (38.832%)  route 0.390ns (61.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  DIFICULTAD_SW[1] (IN)
                         net (fo=0)                   0.000     0.000    DIFICULTAD_SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  DIFICULTAD_SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.390     0.637    U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/DIFICULTAD_SW_IBUF[0]
    SLICE_X1Y89          FDRE                                         r  U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.875     2.040    U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/CLK
    SLICE_X1Y89          FDRE                                         r  U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/s_reg1_reg/C

Slack:                    inf
  Source:                 BTN_START
                            (input port)
  Destination:            U_INPUT/Inst_Sync_Start/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.244ns (37.055%)  route 0.415ns (62.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_START (IN)
                         net (fo=0)                   0.000     0.000    BTN_START
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_START_IBUF_inst/O
                         net (fo=1, routed)           0.415     0.660    U_INPUT/Inst_Sync_Start/BTN_START_IBUF
    SLICE_X6Y85          FDRE                                         r  U_INPUT/Inst_Sync_Start/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.869     2.034    U_INPUT/Inst_Sync_Start/CLK
    SLICE_X6Y85          FDRE                                         r  U_INPUT/Inst_Sync_Start/s_reg1_reg/C

Slack:                    inf
  Source:                 TIPO_V_SW
                            (input port)
  Destination:            U_INPUT/Inst_Sync_Veh/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.245ns (33.162%)  route 0.494ns (66.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  TIPO_V_SW (IN)
                         net (fo=0)                   0.000     0.000    TIPO_V_SW
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  TIPO_V_SW_IBUF_inst/O
                         net (fo=1, routed)           0.494     0.739    U_INPUT/Inst_Sync_Veh/TIPO_V_SW_IBUF
    SLICE_X0Y85          FDRE                                         r  U_INPUT/Inst_Sync_Veh/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.872     2.037    U_INPUT/Inst_Sync_Veh/CLK
    SLICE_X0Y85          FDRE                                         r  U_INPUT/Inst_Sync_Veh/s_reg1_reg/C

Slack:                    inf
  Source:                 DIFICULTAD_SW[0]
                            (input port)
  Destination:            U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.245ns (32.021%)  route 0.521ns (67.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  DIFICULTAD_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    DIFICULTAD_SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  DIFICULTAD_SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.521     0.767    U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/DIFICULTAD_SW_IBUF[0]
    SLICE_X1Y93          FDRE                                         r  U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.877     2.042    U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/CLK
    SLICE_X1Y93          FDRE                                         r  U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/s_reg1_reg/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            U_INPUT/Inst_Sync_R/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.235ns (25.538%)  route 0.686ns (74.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.686     0.922    U_INPUT/Inst_Sync_R/BTN_R_IBUF
    SLICE_X1Y93          FDRE                                         r  U_INPUT/Inst_Sync_R/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.877     2.042    U_INPUT/Inst_Sync_R/CLK
    SLICE_X1Y93          FDRE                                         r  U_INPUT/Inst_Sync_R/s_reg1_reg/C

Slack:                    inf
  Source:                 BTN_L
                            (input port)
  Destination:            U_INPUT/Inst_Sync_L/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.256ns (26.655%)  route 0.704ns (73.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN_L (IN)
                         net (fo=0)                   0.000     0.000    BTN_L
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_L_IBUF_inst/O
                         net (fo=1, routed)           0.704     0.959    U_INPUT/Inst_Sync_L/BTN_L_IBUF
    SLICE_X1Y93          FDRE                                         r  U_INPUT/Inst_Sync_L/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.877     2.042    U_INPUT/Inst_Sync_L/CLK
    SLICE_X1Y93          FDRE                                         r  U_INPUT/Inst_Sync_L/s_reg1_reg/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_GAME_LOGIC/WIN_FLAG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.320ns (20.940%)  route 1.207ns (79.060%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.207     1.481    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.045     1.526 r  U_GAME_LOGIC/WIN_FLAG_i_1/O
                         net (fo=1, routed)           0.000     1.526    U_GAME_LOGIC/WIN_FLAG_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  U_GAME_LOGIC/WIN_FLAG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.876     2.041    U_GAME_LOGIC/CLK
    SLICE_X3Y92          FDRE                                         r  U_GAME_LOGIC/WIN_FLAG_reg/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_INPUT/Inst_Deb_L/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.320ns (19.692%)  route 1.303ns (80.308%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.137     1.412    U_INPUT/Inst_Deb_L/RESET_N_IBUF
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.045     1.457 r  U_INPUT/Inst_Deb_L/counter[0]_i_1/O
                         net (fo=20, routed)          0.166     1.623    U_INPUT/Inst_Deb_L/counter[0]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  U_INPUT/Inst_Deb_L/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.878     2.043    U_INPUT/Inst_Deb_L/CLK
    SLICE_X2Y98          FDRE                                         r  U_INPUT/Inst_Deb_L/counter_reg[10]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_INPUT/Inst_Deb_L/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.320ns (19.692%)  route 1.303ns (80.308%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_N_IBUF_inst/O
                         net (fo=30, routed)          1.137     1.412    U_INPUT/Inst_Deb_L/RESET_N_IBUF
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.045     1.457 r  U_INPUT/Inst_Deb_L/counter[0]_i_1/O
                         net (fo=20, routed)          0.166     1.623    U_INPUT/Inst_Deb_L/counter[0]_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  U_INPUT/Inst_Deb_L/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.878     2.043    U_INPUT/Inst_Deb_L/CLK
    SLICE_X2Y98          FDRE                                         r  U_INPUT/Inst_Deb_L/counter_reg[11]/C





