$date
	Wed Aug 20 22:40:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_d_latch $end
$var wire 1 ! q_out $end
$var wire 1 " q_comp $end
$var reg 1 # d_in $end
$var reg 1 $ en_in $end
$scope module uut $end
$var wire 1 # d_in $end
$var wire 1 $ en_in $end
$var wire 1 " q_comp $end
$var reg 1 ! q_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
x#
x"
x!
$end
#10000
0#
#20000
1#
#30000
0"
1!
1$
#40000
1"
0!
0#
#50000
0"
1!
1#
#60000
