\documentclass[10pt, tikz,border=2mm, xcolor=dvipsnames]{beamer}

\input{header}

\usetheme[progressbar=frametitle]{metropolis}
\usepackage{appendixnumberbeamer}

\title{\suaca}
\subtitle{Bachelor talk}
\date{July 26, 2018}
\author{Hendrik Meerkamp}
\institute{}
\titlegraphic{\hfill\includegraphics[height=1.5cm]{../Vortrag/eule}}




\begin{document}
    
    \maketitle
    
\begin{frame}{Content}
    \setbeamertemplate{section in toc}[sections numbered]
    \tableofcontents[hideallsubsections]
\end{frame}

\section{Intel Core Microarchitectures}

\begin{frame}{Intel Core Microarchitectures}
    \input{Pipeline}
\end{frame}

\section{Introduction to \iaca}


\begin{frame}{What is IACA?}
\begin{itemize}[<+- | alert@+>]
    \item IntelÂ® Architecture Code Analyzer
    \item Static analysing tool for assembly code (usually a loop) on Intel processors
    \item Computes port pressure, block throughput and critical path
    \item Allows you to analyze code perfomance on a specific machine!
    \item Provides an estimate of performance\only<6>{, \alert{i.e. no absolute results}}
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Disadvantages of IACA}
\begin{itemize}[<+- | alert@+>]
    \item It's closed source
    \item It's not up to date
    \begin{itemize}[<+- | alert@+>]
        \item IACA $2.3$ supports $1^{\text{st}}$ to $6^{\text{th}}$ generation of of Intel Core processors
        \item IACA $3.0$ only supports $4^{\text{th}}$ to $6^{\text{th}}$ generation
        \item The $8^{\text{th}}$ generation was released in 2017
    \end{itemize}
    \item Some results are questionable
\end{itemize}
\end{frame}




\section{Here comes \suaca}

\begin{frame}{What is \suaca?}

\begin{itemize}[<+- | alert@+>]
    \item Saarland University Architecture Code Analyzer
    \item Reimplements most of \iaca's functionality.
    \item Uses custom measurements of Intel's microarchitectures.
    \item Offers various options to further investigate the code.
\end{itemize}
\end{frame}






\section{Bottleneck Analysis}

\begin{frame}{Preambles}

\begin{itemize}[<+- | alert@+>]
    \item The front-end of the Sandy Bridge architecture produces up to four \microops\ per cycle.
    \item The \emph{mov} instruction consists of a single \microop.
    \item It can use ports $0$, $1$ and $5$.
    \item It has no ``suppressed'' operands and never reads from a register.
\end{itemize}
\end{frame}

\begin{frame}[fragile]{Example run with \iaca}
\begin{mytab}{
        Block throughput: 2.00 cycles\\
        Throughput Bottleneck: FrontEnd
    }{|r|c|c c|c|c c|c c|c|c|c|}
    \hline
    \multicolumn{1}{|c|}{\multirow{2}{*}{\textbf{Instruction}}}&\textbf{Num Of} & \multicolumn{9}{|c|}{Ports pressure in cycles} &\multirow{2}{*}{\textbf{CP}}\\
    \cline{3-11}
    &$\boldsymbol{\mu}$\textbf{ops} & 0 & DV & 1 & 2 & D & 3 & D & 4 & 5 & \\ \cline{1-12}
    mov rax, 0x6 & 1 & $1.0$ &       &       &       &       &       &       &       &       & $\surd$\\
    mov rax, 0x6 & 1 &       &       & $1.0$ &       &       &       &       &       &       & $\surd$\\
    mov rax, 0x6 & 1 &       &       &       &       &       &       &       &       & $1.0$ & $\surd$\\
    mov rax, 0x6 & 1 & $1.0$ &       &       &       &       &       &       &       &       & $\surd$\\
    mov rax, 0x6 & 1 &       &       & $1.0$ &       &       &       &       &       &       & $\surd$\\
    mov rax, 0x6 & 1 &       &       &       &       &       &       &       &       & $1.0$ & $\surd$\\
    \hline
\end{mytab}
\end{frame}

\begin{frame}[fragile]{\suaca's Output}
\begin{mytab}{
        Block throughput: 2.00 cycles\\
        Block throughput with perfect front-end: 2.00 cycles\\
        Block throughput with infinitely usable ports: 1.50 cycles\\
        Block throughput without dependencies: 2.00 cycles\\
        Microops per cycle: 3.00
    }{|c|r|c|c|c|c|c|c|c|c|c|}
    \hline
    \multicolumn{1}{|c|}{\multirow{2}{*}{\textbf{Line}}}&\multicolumn{1}{|c|}{\multirow{2}{*}{\textbf{Instruction}}}&\textbf{Num Of}& \textbf{had} & \textbf{caused} & \multicolumn{6}{|c|}{Ports pressure in cycles}\\
    \cline{6-11}
    &&$\boldsymbol{\mu}$\textbf{ops} & \textbf{to wait} & \textbf{to wait} & 0  & 1 & 2 & 3 & 4 & 5 \\ \cline{1-11}
    0&mov rax, 0x6 & 1 & $15.6$ & $46.7$ & $1.0$ &       &       &       &       &       \\
    1&mov rax, 0x6 & 1 & $15.6$ & $46.7$ &       & $1.0$ &       &       &       &       \\
    2&mov rax, 0x6 & 1 & $15.6$ & $46.7$ &       &       &       &       &       & $1.0$ \\
    3&mov rax, 0x6 & 1 & $15.6$ & $46.7$ & $1.0$ &       &       &       &       &       \\
    4&mov rax, 0x6 & 1 & $15.6$ & $46.7$ &       & $1.0$ &       &       &       &       \\
    5&mov rax, 0x6 & 1 & $15.6$ & $46.7$ &       &       &       &       &       & $1.0$ \\
    \hline
\end{mytab}
\end{frame}


\section{\osaca}

\begin{frame}[fragile]{Stencil Code}
\begin{mdframed}[backgroundcolor=light-gray, roundcorner=10pt,leftmargin=1, rightmargin=1, innerleftmargin=15, innertopmargin=1,innerbottommargin=1, outerlinewidth=1, linecolor=light-gray]
\begin{lstlisting}[language=C, basicstyle=\scriptsize]
for(j = 1; j < M-1; ++j){
   #pragma vector aligned
   for(int i = 1; i < N-1; ++i){
       (*@\textcolor{Green}{IACA\_START}  @*)
       b[j][i] = (a[j][i-1]+a[j][i+1]+a[j-1][i]+a[j+1][i])*s;
   }
   (*@\textcolor{Green}{IACA\_END}  @*)
}
\end{lstlisting}
\end{mdframed}
\end{frame}

\begin{frame}[fragile]{\osaca's Analysis}
\begin{mytab}{
        Total number of estimated throughput: 4.67
    }{|r|c|c|c|c|c|c|}
    \hline
    \multicolumn{1}{|c|}{\multirow{2}{*}{\textbf{Instruction}}} & \multicolumn{6}{|c|}{Ports pressure in cycles}\\
    \cline{2-7}
    & 0 & 1 & 2 & 3 & 4 & 5 \\ \cline{1-7}
    vmovsd  (\%r14,\%r15,8), \%xmm2           &       &       & $0.5$ & $0.5$ &       &       \\
    vaddsd  16(\%r14,\%r15,8), \%xmm2, \%xmm3 &       & $1.0$ & $0.5$ & $0.5$ &       &       \\
    vaddsd  8(\%rax,\%r15,8), \%xmm3, \%xmm4  &       & $1.0$ & $0.5$ & $0.5$ &       &       \\
    vaddsd  8(\%rdx,\%r15,8), \%xmm4, \%xmm5  &       & $1.0$ & $0.5$ & $0.5$ &       &       \\
    vmulsd  \%xmm5, \%xmm1, \%xmm6            & $1.0$ &       &       &       &       &       \\
    vmovsd  \%xmm6, 8(\%r12,\%r15,8)          &       &       & $0.5$ & $0.5$ & $1.0$ &       \\
    incq    \%r15                             & $0.3$ & $0.3$ &       &       &       & $0.3$ \\
    cmpq    \%r13, \%r15                      & $0.3$ & $0.3$ &       &       &       & $0.3$ \\
    jb      ..B1.17                           &       &       &       &       &       &       \\
    \hline
\end{mytab}
\end{frame}

\begin{frame}[fragile]{\suaca's Output}
\begin{mytab}{
        Block throughput: 3.00 cycles\\
        Block throughput with perfect front-end: 3.00 cycles\\
        Block throughput with infinitely usable ports: 3.00 cycles\\
        Block throughput without dependencies: 3.00 cycles\\
        Microops per cycle: 3.99
    }{|c|c|c|c|c|c|c|c|c|c|c|}
    \hline
    \multicolumn{1}{|c|}{\multirow{2}{*}{\textbf{Line}}}&\multicolumn{1}{|c|}{\multirow{2}{*}{\textbf{Instruction}}}&\textbf{Num Of}& \textbf{had} & \textbf{caused} & \multicolumn{6}{|c|}{Ports pressure in cycles}\\
    \cline{6-11}
    &&$\boldsymbol{\mu}$\textbf{ops} & \textbf{to wait} & \textbf{to wait} & 0  & 1 & 2 & 3 & 4 & 5 \\ \cline{1-11}
    0&vmovsd xmm2, ... & 1 & $0.3$  & $1.3$  &       &       & $0.5$ & $0.5$ &       &       \\
    1&vaddsd xmm3, ... & 2 & $2.0$  & $5.0$  &       & $1.0$ & $0.5$ & $0.5$ &       &       \\
    2&vaddsd xmm4, ... & 2 & $5.0$  & $7.7$  &       & $1.0$ & $0.5$ & $0.5$ &       &       \\
    3&vaddsd xmm5, ... & 2 & $7.0$  & $10.3$ &       & $1.0$ & $0.5$ & $0.5$ &       &       \\
    4&vmulsd xmm6, ... & 1 & $10.0$ & $14.0$ & $1.0$ &       &       &       &       &       \\
    5&vmovsd qword ... & 2 & $14.0$ & $0.3$  &       &       & $0.5$ & $0.5$ & $1.0$ &       \\
    6&inc r15          & 1 &        & $1.0$  & $0.2$ &       &       &       &       & $0.8$ \\
    7&cmp r15, r13     & 1 & $1.0$  &        & $0.3$ &       &       &       &       & $0.7$ \\
    \hline
\end{mytab}
\end{frame}



\section{Limitations}

\begin{frame}{What is \suaca?}

\begin{itemize}[<+- | alert@+>]
    \item Only works with Intel architectures.
    \item Very limited information about \microops and front-end.
    \item Scheduler algorithm is not accurate.
    \item Memory dependencies are not tracked.
\end{itemize}
\end{frame}

{\setbeamercolor{palette primary}{fg=white, bg=black}
    \begin{frame}[standout]
    Thank you for your attention!\\
    Questions?
\end{frame}
}




\end{document}