// Seed: 3734578062
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2
    , id_6,
    input tri0 id_3,
    output wor id_4
);
  wire id_7;
  wire id_8;
  supply1 id_9 = 1;
  id_10(
      .id_0(id_6), .id_1(1'b0), .id_2(1 << id_0), .id_3(~id_9)
  );
  assign id_1 = 1'b0;
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3,
    input tri1 id_4
    , id_11,
    input supply0 id_5,
    output wire id_6,
    output wor id_7,
    input supply1 id_8,
    input uwire id_9
);
  wire id_12;
  assign id_1 = 1;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  module_0(
      id_4, id_3, id_2, id_5, id_1
  );
  wire id_18 = id_15;
  nor (id_1, id_16, id_4, id_14, id_12, id_9, id_2, id_17, id_5, id_13, id_11, id_8, id_15);
endmodule
