\hypertarget{union_d_a_c___c_t_r_l_b___type}{}\section{D\+A\+C\+\_\+\+C\+T\+R\+L\+B\+\_\+\+Type Union Reference}
\label{union_d_a_c___c_t_r_l_b___type}\index{DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}}


{\ttfamily \#include $<$dac.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type_a96f714232ff7f0675cd21de211d88968}{EOEN}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type_a0c6f7fb6bd241f875e377431ef6b7775}{IOEN}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type_a7ed2886f45e112aefa4cef7a8b2bb472}{LEFTADJ}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type_a8a5093ce0813524f115596f28e7ca694}{VPD}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type_ac116f5987aa66800aa8fb8907eb50ff0}{BDWP}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type_a8b4eebe79ded0459acec2f4950102ba3}{\_\_pad0\_\_}}:1\\
\>uint8\_t \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type_a31386ac97a08a22e5f39b0481794d58a}{REFSEL}}:2\\
\} \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type_a0fe4606727549123804036568f23b947}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_d_a_c___c_t_r_l_b___type_a9428adc9af4653a2050e2536b55dec8d}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_d_a_c___c_t_r_l_b___type_a8b4eebe79ded0459acec2f4950102ba3}\label{union_d_a_c___c_t_r_l_b___type_a8b4eebe79ded0459acec2f4950102ba3}} 
\index{DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 5 Reserved \mbox{\Hypertarget{union_d_a_c___c_t_r_l_b___type_ac116f5987aa66800aa8fb8907eb50ff0}\label{union_d_a_c___c_t_r_l_b___type_ac116f5987aa66800aa8fb8907eb50ff0}} 
\index{DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}!BDWP@{BDWP}}
\index{BDWP@{BDWP}!DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{BDWP}{BDWP}}
{\footnotesize\ttfamily uint8\+\_\+t B\+D\+WP}

bit\+: 4 Bypass D\+A\+T\+A\+B\+UF Write Protection \mbox{\Hypertarget{union_d_a_c___c_t_r_l_b___type_a0fe4606727549123804036568f23b947}\label{union_d_a_c___c_t_r_l_b___type_a0fe4606727549123804036568f23b947}} 
\index{DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}!bit@{bit}}
\index{bit@{bit}!DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_d_a_c___c_t_r_l_b___type_a96f714232ff7f0675cd21de211d88968}\label{union_d_a_c___c_t_r_l_b___type_a96f714232ff7f0675cd21de211d88968}} 
\index{DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}!EOEN@{EOEN}}
\index{EOEN@{EOEN}!DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{EOEN}{EOEN}}
{\footnotesize\ttfamily uint8\+\_\+t E\+O\+EN}

bit\+: 0 External Output Enable \mbox{\Hypertarget{union_d_a_c___c_t_r_l_b___type_a0c6f7fb6bd241f875e377431ef6b7775}\label{union_d_a_c___c_t_r_l_b___type_a0c6f7fb6bd241f875e377431ef6b7775}} 
\index{DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}!IOEN@{IOEN}}
\index{IOEN@{IOEN}!DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{IOEN}{IOEN}}
{\footnotesize\ttfamily uint8\+\_\+t I\+O\+EN}

bit\+: 1 Internal Output Enable \mbox{\Hypertarget{union_d_a_c___c_t_r_l_b___type_a7ed2886f45e112aefa4cef7a8b2bb472}\label{union_d_a_c___c_t_r_l_b___type_a7ed2886f45e112aefa4cef7a8b2bb472}} 
\index{DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}!LEFTADJ@{LEFTADJ}}
\index{LEFTADJ@{LEFTADJ}!DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{LEFTADJ}{LEFTADJ}}
{\footnotesize\ttfamily uint8\+\_\+t L\+E\+F\+T\+A\+DJ}

bit\+: 2 Left Adjusted Data \mbox{\Hypertarget{union_d_a_c___c_t_r_l_b___type_a31386ac97a08a22e5f39b0481794d58a}\label{union_d_a_c___c_t_r_l_b___type_a31386ac97a08a22e5f39b0481794d58a}} 
\index{DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}!REFSEL@{REFSEL}}
\index{REFSEL@{REFSEL}!DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{REFSEL}{REFSEL}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+F\+S\+EL}

bit\+: 6.. 7 Reference Selection \mbox{\Hypertarget{union_d_a_c___c_t_r_l_b___type_a9428adc9af4653a2050e2536b55dec8d}\label{union_d_a_c___c_t_r_l_b___type_a9428adc9af4653a2050e2536b55dec8d}} 
\index{DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}!reg@{reg}}
\index{reg@{reg}!DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t reg}

Type used for register access \mbox{\Hypertarget{union_d_a_c___c_t_r_l_b___type_a8a5093ce0813524f115596f28e7ca694}\label{union_d_a_c___c_t_r_l_b___type_a8a5093ce0813524f115596f28e7ca694}} 
\index{DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}!VPD@{VPD}}
\index{VPD@{VPD}!DAC\_CTRLB\_Type@{DAC\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{VPD}{VPD}}
{\footnotesize\ttfamily uint8\+\_\+t V\+PD}

bit\+: 3 Voltage Pump Disable 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2dac_8h}{dac.\+h}}\end{DoxyCompactItemize}
