
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Mon Nov 13 21:39:50 2023
| Design       : hdmi_ddr_ov5640_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                          
*****************************************************************************************************************************************************************************************
                                                                                                                   Clock   Non-clock                                                     
 Clock                                                         Period       Waveform       Type                    Loads       Loads  Sources                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                       20.000       {0 10}         Declared                   87           9  {sys_clk}                                          
   ddrphy_clkin                                                10.000       {0 5}          Generated (sys_clk)      5421           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}         
   ioclk0                                                      2.500        {0 1.25}       Generated (sys_clk)        11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}       
   ioclk1                                                      2.500        {0 1.25}       Generated (sys_clk)        27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}       
   ioclk2                                                      2.500        {0 1.25}       Generated (sys_clk)         2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}       
   ioclk_gate_clk                                              10.000       {0 5}          Generated (sys_clk)         1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}      
   sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred  20.000       {0 10}         Generated (sys_clk)       157           0  {u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0} 
   sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred  20.000       {10 20}        Generated (sys_clk)        35           0  {u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1} 
   sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred                     100.000      {0 50}         Generated (sys_clk)       238           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                    
   sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred                     40.000       {0 20}         Generated (sys_clk)         7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                    
 pix_clk_in                                                    13.500       {0 6.75}       Declared                  926           0  {pixclk_in}                                        
 pix_clk                                                       13.500       {0 6.75}       Declared                    0           0  {pix_clk}                                          
 coms1_clk                                                     11.900       {0 5.95}       Declared                   39           1  {cmos1_pclk}                                       
   coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred   23.800       {0 11.9}       Generated (coms1_clk)     379           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}    
 coms2_clk                                                     11.900       {0 5.95}       Declared                   39           1  {cmos2_pclk}                                       
   coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred   23.800       {0 11.9}       Generated (coms2_clk)     347           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}    
 sd_clk                                                        20.000       {0 10}         Declared                    0           0  {sd_clk}                                           
 hdmi_ddr_ov5640_top|rgmii_rxc                                 1000.000     {0 500}        Declared                 2232           1  {rgmii_rxc}                                        
=========================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|rgmii_rxc             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     183.016 MHz         20.000          5.464         14.536
 ddrphy_clkin               100.000 MHz     109.878 MHz         10.000          9.101          0.899
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 pix_clk_in                  74.074 MHz      44.096 MHz         13.500         22.678         -9.178
 coms1_clk                   84.034 MHz     408.664 MHz         11.900          2.447          9.453
 coms2_clk                   84.034 MHz     454.752 MHz         11.900          2.199          9.701
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                             50.000 MHz     101.709 MHz         20.000          9.832         10.168
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                             50.000 MHz     317.561 MHz         20.000          3.149         16.851
 hdmi_ddr_ov5640_top|rgmii_rxc
                              1.000 MHz     107.689 MHz       1000.000          9.286        990.714
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                             10.000 MHz     177.588 MHz        100.000          5.631         94.369
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                             25.000 MHz     310.366 MHz         40.000          3.222         36.778
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     125.502 MHz         23.800          7.968         15.832
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     129.282 MHz         23.800          7.735         16.065
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.536       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 0.899       0.000              0          17528
 pix_clk_in             ddrphy_clkin                -2.823     -51.786             30             49
 coms1_clk              ddrphy_clkin                 2.926       0.000              0              1
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -2.798     -59.770             30             32
 coms2_clk              ddrphy_clkin                 1.945       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -1.834      -1.834              1              1
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 9.994       0.000              0              6
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 ddrphy_clkin           pix_clk_in                 -12.045   -2655.294            333            333
 pix_clk_in             pix_clk_in                  -9.178    -123.405             27           3285
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                  -5.894    -619.029            164            164
 coms1_clk              coms1_clk                    9.453       0.000              0             88
 coms2_clk              coms2_clk                    9.701       0.000              0             88
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    10.168       0.000              0            636
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    14.403       0.000              0             23
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     6.499       0.000              0             44
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    16.851       0.000              0            121
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     7.342       0.000              0             17
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   990.714       0.000              0           7075
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    94.369       0.000              0           1096
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    36.778       0.000              0             31
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     9.532       0.000              0            176
 ddrphy_clkin           coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -4.820    -168.097             53             53
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    15.832       0.000              0           1078
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -1.582      -9.723             22             91
 ddrphy_clkin           coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -9.277    -410.586             53             53
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     6.668       0.000              0            176
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    16.065       0.000              0           1085
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -5.300    -308.558             91             91
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.193       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                -0.279      -3.900             48          17528
 pix_clk_in             ddrphy_clkin                -5.661    -170.671             49             49
 coms1_clk              ddrphy_clkin                -4.828      -4.828              1              1
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -4.980     -92.580             32             32
 coms2_clk              ddrphy_clkin                -4.255      -4.255              1              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -0.666      -0.666              1              1
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -3.758     -19.596              6              6
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 ddrphy_clkin           pix_clk_in                   5.300       0.000              0            333
 pix_clk_in             pix_clk_in                   0.245       0.000              0           3285
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                   0.828       0.000              0            164
 coms1_clk              coms1_clk                    0.346       0.000              0             88
 coms2_clk              coms2_clk                    0.314       0.000              0             88
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.241       0.000              0            636
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     2.165       0.000              0             23
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    10.139       0.000              0             44
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.340       0.000              0            121
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    10.588       0.000              0             17
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.124       0.000              0           7075
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.192       0.000              0           1096
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.428       0.000              0             31
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -5.197    -579.639            176            176
 ddrphy_clkin           coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.489      -6.353             23             53
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.244       0.000              0           1078
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -5.237    -371.367             91             91
 ddrphy_clkin           coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     4.946       0.000              0             53
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.297      -1.561             12            176
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.242       0.000              0           1085
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.442       0.000              0             91
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.655       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 3.482       0.000              0           2265
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                10.729       0.000              0             45
 pix_clk_in             pix_clk_in                   8.269       0.000              0             68
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                  -6.860   -2926.375            585            585
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    13.022       0.000              0            137
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.066       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   993.490       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    95.827       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    20.880       0.000              0              8
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.291       0.000              0            154
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.794       0.000              0            154
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    18.729       0.000              0             52
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     8.676       0.000              0            186
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -4.698    -636.201            186            186
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.844       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.525       0.000              0           2265
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -4.834    -191.464             45             45
 pix_clk_in             pix_clk_in                   0.743       0.000              0             68
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                   1.203       0.000              0            585
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.521       0.000              0            137
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    12.478       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     1.202       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     2.277       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.764       0.000              0              8
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -4.777    -641.640            154            154
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.517    -447.188            154            154
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.193       0.000              0             52
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.640       0.000              0            186
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.358       0.000              0            186
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             87
 ddrphy_clkin                                        3.100       0.000              0           5421
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 pix_clk_in                                          5.612       0.000              0            926
 coms1_clk                                           5.330       0.000              0             39
 coms2_clk                                           5.330       0.000              0             39
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     8.862       0.000              0            157
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     9.380       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.100       0.000              0           2232
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred            49.102       0.000              0            238
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred            19.580       0.000              0              7
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.762       0.000              0            347
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.762       0.000              0            379
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.102       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                 3.376       0.000              0          17528
 pix_clk_in             ddrphy_clkin                -2.550     -51.338             30             49
 coms1_clk              ddrphy_clkin                 1.542       0.000              0              1
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -2.550     -58.519             30             32
 coms2_clk              ddrphy_clkin                 0.840       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -1.448      -1.448              1              1
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 9.241       0.000              0              6
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 ddrphy_clkin           pix_clk_in                  -8.050   -1666.032            333            333
 pix_clk_in             pix_clk_in                  -2.796     -16.011             11           3285
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                  -4.165    -429.784            164            164
 coms1_clk              coms1_clk                   10.154       0.000              0             88
 coms2_clk              coms2_clk                   10.338       0.000              0             88
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    13.075       0.000              0            636
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    15.927       0.000              0             23
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     7.398       0.000              0             44
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    17.666       0.000              0            121
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     8.068       0.000              0             17
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   993.498       0.000              0           7075
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    95.996       0.000              0           1096
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    37.676       0.000              0             31
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.023       0.000              0            176
 ddrphy_clkin           coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.119     -99.992             53             53
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    18.074       0.000              0           1078
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -1.327     -10.831             23             91
 ddrphy_clkin           coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -6.144    -265.036             53             53
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     8.124       0.000              0            176
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    18.256       0.000              0           1085
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.862    -226.304             91             91
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.219       0.000              0            329
 ddrphy_clkin           ddrphy_clkin                -0.253      -7.559             96          17528
 pix_clk_in             ddrphy_clkin                -3.582     -98.853             49             49
 coms1_clk              ddrphy_clkin                -3.027      -3.027              1              1
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -3.138     -52.172             32             32
 coms2_clk              ddrphy_clkin                -2.576      -2.576              1              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        ddrphy_clkin                -0.192      -0.192              1              1
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -2.204     -11.304              6              6
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 ddrphy_clkin           pix_clk_in                   3.308       0.000              0            333
 pix_clk_in             pix_clk_in                   0.180       0.000              0           3285
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                   0.677       0.000              0            164
 coms1_clk              coms1_clk                    0.268       0.000              0             88
 coms2_clk              coms2_clk                    0.242       0.000              0             88
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.139       0.000              0            636
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.492       0.000              0             23
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    10.078       0.000              0             44
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.265       0.000              0            121
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    10.375       0.000              0             17
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.090       0.000              0           7075
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.138       0.000              0           1096
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.335       0.000              0             31
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.259    -342.123            176            176
 ddrphy_clkin           coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.453      -7.363             23             53
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.188       0.000              0           1078
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.248    -222.266             91             91
 ddrphy_clkin           coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     3.059       0.000              0             53
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.178      -0.924             12            176
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.187       0.000              0           1085
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.421       0.000              0             91
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.596       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.254       0.000              0           2265
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                 9.778       0.000              0             45
 pix_clk_in             pix_clk_in                   9.749       0.000              0             68
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                  -4.848   -2065.943            585            585
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                    14.943       0.000              0            137
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     4.946       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                   995.457       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    96.930       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.737       0.000              0              8
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -0.023      -0.223             11            154
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.653       0.000              0            154
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    20.166       0.000              0             52
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     9.528       0.000              0            186
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -3.438    -462.054            186            186
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.622       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.347       0.000              0           2265
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clkin                -2.940    -114.237             45             45
 pix_clk_in             pix_clk_in                   0.544       0.000              0             68
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        pix_clk_in                   0.936       0.000              0            585
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.014       0.000              0            137
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                    11.653       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc
                        hdmi_ddr_ov5640_top|rgmii_rxc
                                                     0.868       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.574       0.000              0              1
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.565       0.000              0              8
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -2.909    -387.982            154            154
 coms2_clk              coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    -2.103    -263.858            154            154
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.817       0.000              0             52
 coms1_clk              coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.463       0.000              0            186
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.426       0.000              0            186
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0             87
 ddrphy_clkin                                        3.480       0.000              0           5421
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 pix_clk_in                                          5.840       0.000              0            926
 coms1_clk                                           5.454       0.000              0             39
 coms2_clk                                           5.454       0.000              0             39
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
                                                     9.090       0.000              0            157
 sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
                                                     9.504       0.000              0             35
 hdmi_ddr_ov5640_top|rgmii_rxc                     498.480       0.000              0           2232
 sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred            49.282       0.000              0            238
 sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred            19.664       0.000              0              7
 coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.990       0.000              0            347
 coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.990       0.000              0            379
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_66_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_66_216/Q2                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.030       7.746         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.210       7.956 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.396       9.352         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_70_216/Y1                    td                    0.304       9.656 r       _N11566_inv/gateop_perm/Z
                                   net (fanout=8)        0.392      10.048         _N11566          
                                   td                    0.474      10.522 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.522         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
 CLMS_70_217/COUT                  td                    0.058      10.580 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.580         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8377
                                   td                    0.058      10.638 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.638         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8379
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  10.638         Logic Levels: 3  
                                                                                   Logic: 1.393ns(26.732%), Route: 3.818ns(73.268%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_70_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  10.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.536                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_66_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_66_216/Q2                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.030       7.746         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.210       7.956 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.396       9.352         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_70_216/Y1                    td                    0.304       9.656 r       _N11566_inv/gateop_perm/Z
                                   net (fanout=8)        0.392      10.048         _N11566          
                                   td                    0.474      10.522 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.522         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
 CLMS_70_217/COUT                  td                    0.058      10.580 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.580         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8377
 CLMS_70_221/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.580         Logic Levels: 3  
                                                                                   Logic: 1.335ns(25.907%), Route: 3.818ns(74.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_70_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  10.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_66_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_66_216/Q2                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        2.030       7.746         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.210       7.956 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.396       9.352         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_70_216/Y1                    td                    0.304       9.656 r       _N11566_inv/gateop_perm/Z
                                   net (fanout=8)        0.392      10.048         _N11566          
                                   td                    0.458      10.506 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.506         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.506         Logic Levels: 2  
                                                                                   Logic: 1.261ns(24.828%), Route: 3.818ns(75.172%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_70_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  10.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.668                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.691
  Launch Clock Delay      :  4.810
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       3.607       4.810         nt_sys_clk       
 CLMA_110_20/CLK                                                           r       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_20/Q0                    tco                   0.222       5.032 f       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.215       5.247         power_on_delay_inst/cnt1 [0]
 CLMA_110_24/B0                                                            f       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   5.247         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.801%), Route: 0.215ns(49.199%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       4.237       5.691         nt_sys_clk       
 CLMA_110_24/CLK                                                           r       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.557       5.134                          
 clock uncertainty                                       0.000       5.134                          

 Hold time                                              -0.080       5.054                          

 Data required time                                                  5.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.054                          
 Data arrival time                                                   5.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.193                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.691
  Launch Clock Delay      :  4.810
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       3.607       4.810         nt_sys_clk       
 CLMA_110_20/CLK                                                           r       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_20/Q0                    tco                   0.222       5.032 f       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.215       5.247         power_on_delay_inst/cnt1 [0]
 CLMA_110_24/A0                                                            f       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   5.247         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.801%), Route: 0.215ns(49.199%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       4.237       5.691         nt_sys_clk       
 CLMA_110_24/CLK                                                           r       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.557       5.134                          
 clock uncertainty                                       0.000       5.134                          

 Hold time                                              -0.094       5.040                          

 Data required time                                                  5.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.040                          
 Data arrival time                                                   5.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.563  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.691
  Launch Clock Delay      :  4.571
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       3.368       4.571         nt_sys_clk       
 CLMA_110_33/CLK                                                           r       power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK

 CLMA_110_33/Q0                    tco                   0.226       4.797 r       power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.348       5.145         power_on_delay_inst/camera_pwnd
 CLMA_110_25/RS                                                            r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.226ns(39.373%), Route: 0.348ns(60.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       4.237       5.691         nt_sys_clk       
 CLMA_110_25/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.557       5.134                          
 clock uncertainty                                       0.000       5.134                          

 Hold time                                              -0.242       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMS_122_141/CLK                                                          r       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_122_141/Q1                   tco                   0.291      11.245 r       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.559      11.804         frame_buf/ddr_arbit/state_4
 CLMA_126_140/Y1                   td                    0.468      12.272 f       frame_buf/ddr_arbit/N98/gateop_perm/Z
                                   net (fanout=288)      1.095      13.367         frame_buf/ddr_arbit/N98
 CLMS_134_109/COUT                 td                    0.515      13.882 r       frame_buf/wr_buf_4/N82_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.882         frame_buf/wr_buf_4/_N7543
                                   td                    0.058      13.940 r       frame_buf/wr_buf_4/N82_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.940         frame_buf/wr_buf_4/_N7545
 CLMS_134_113/COUT                 td                    0.058      13.998 r       frame_buf/wr_buf_4/N82_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.998         frame_buf/wr_buf_4/_N7547
                                   td                    0.058      14.056 r       frame_buf/wr_buf_4/N82_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.056         frame_buf/wr_buf_4/_N7549
 CLMS_134_117/COUT                 td                    0.058      14.114 r       frame_buf/wr_buf_4/N82_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.114         frame_buf/wr_buf_4/_N7551
 CLMS_134_121/Y1                   td                    0.498      14.612 r       frame_buf/wr_buf_4/N82_23/gateop_A2/Y1
                                   net (fanout=1)        0.400      15.012         frame_buf/_N14815
 CLMA_138_124/Y1                   td                    0.694      15.706 r       frame_buf/wr_buf_3/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.577      16.283         frame_buf/_N14844
                                   td                    0.477      16.760 f       frame_buf/wr_buf_2/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.760         frame_buf/wr_buf_2/_N7448
 CLMS_146_129/Y3                   td                    0.501      17.261 r       frame_buf/wr_buf_2/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.437      17.698         frame_buf/_N14874
 CLMA_146_136/Y3                   td                    0.468      18.166 f       frame_buf/wr_buf_1/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.800      18.966         frame_buf/_N14902
 CLMS_114_121/COUT                 td                    0.515      19.481 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      19.481         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_114_125/CIN                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  19.481         Logic Levels: 9  
                                                                                   Logic: 4.659ns(54.638%), Route: 3.868ns(45.362%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMS_114_125/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.170      20.380                          

 Data required time                                                 20.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.380                          
 Data arrival time                                                  19.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.899                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMS_122_141/CLK                                                          r       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/CLK

 CLMS_122_141/Q1                   tco                   0.291      11.245 r       frame_buf/ddr_arbit/state_4/opit_0_inv_L5Q_perm/Q
                                   net (fanout=13)       0.559      11.804         frame_buf/ddr_arbit/state_4
 CLMA_126_140/Y1                   td                    0.468      12.272 f       frame_buf/ddr_arbit/N98/gateop_perm/Z
                                   net (fanout=288)      1.095      13.367         frame_buf/ddr_arbit/N98
 CLMS_134_109/COUT                 td                    0.515      13.882 r       frame_buf/wr_buf_4/N82_13/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.882         frame_buf/wr_buf_4/_N7543
                                   td                    0.058      13.940 r       frame_buf/wr_buf_4/N82_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.940         frame_buf/wr_buf_4/_N7545
 CLMS_134_113/COUT                 td                    0.058      13.998 r       frame_buf/wr_buf_4/N82_17/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.998         frame_buf/wr_buf_4/_N7547
                                   td                    0.058      14.056 r       frame_buf/wr_buf_4/N82_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.056         frame_buf/wr_buf_4/_N7549
 CLMS_134_117/COUT                 td                    0.058      14.114 r       frame_buf/wr_buf_4/N82_21/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.114         frame_buf/wr_buf_4/_N7551
 CLMS_134_121/Y1                   td                    0.498      14.612 r       frame_buf/wr_buf_4/N82_23/gateop_A2/Y1
                                   net (fanout=1)        0.400      15.012         frame_buf/_N14815
 CLMA_138_124/Y1                   td                    0.694      15.706 r       frame_buf/wr_buf_3/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.577      16.283         frame_buf/_N14844
                                   td                    0.477      16.760 f       frame_buf/wr_buf_2/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.760         frame_buf/wr_buf_2/_N7448
 CLMS_146_129/Y3                   td                    0.501      17.261 r       frame_buf/wr_buf_2/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.437      17.698         frame_buf/_N14874
 CLMA_146_136/COUT                 td                    0.515      18.213 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.213         frame_buf/wr_buf_1/_N7597
 CLMA_146_140/Y0                   td                    0.267      18.480 f       frame_buf/wr_buf_1/N82_28/gateop_perm/Y
                                   net (fanout=1)        0.802      19.282         frame_buf/_N14903
 CLMS_114_125/A1                                                           f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                  19.282         Logic Levels: 9  
                                                                                   Logic: 4.458ns(53.530%), Route: 3.870ns(46.470%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMS_114_125/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.248      20.302                          

 Data required time                                                 20.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.302                          
 Data arrival time                                                  19.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.993
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.624      10.993         ntclkbufg_0      
 CLMA_50_84/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK

 CLMA_50_84/Q2                     tco                   0.290      11.283 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.896      12.179         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_almost_match [7]
 CLMA_74_72/Y6CD                   td                    0.444      12.623 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]_muxf6/F
                                   net (fanout=2)        0.869      13.492         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
 CLMA_34_80/Y3                     td                    0.459      13.951 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=3)        0.403      14.354         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMA_30_80/Y2                     td                    0.210      14.564 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=4)        0.474      15.038         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.477      15.515 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.515         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMS_22_81/Y3                     td                    0.563      16.078 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=2)        0.576      16.654         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_30_76/Y1                     td                    0.304      16.958 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_64/gateop_perm/Z
                                   net (fanout=10)       0.260      17.218         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17028
 CLMA_30_76/Y3                     td                    0.287      17.505 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/gateop_perm/Z
                                   net (fanout=2)        0.438      17.943         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N17038
 CLMA_30_84/Y0                     td                    0.320      18.263 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.577      18.840         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N10556
 CLMS_22_77/Y2                     td                    0.322      19.162 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_4/gateop_perm/Z
                                   net (fanout=1)        0.119      19.281         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N11106
 CLMS_22_77/A4                                                             r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.281         Logic Levels: 8  
                                                                                   Logic: 3.676ns(44.353%), Route: 4.612ns(55.647%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMS_22_77/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.121      20.447                          

 Data required time                                                 20.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.447                          
 Data arrival time                                                  19.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.999
  Launch Clock Delay      :  10.429
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.574      10.429         ntclkbufg_0      
 CLMA_50_88/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_88/Q0                     tco                   0.222      10.651 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=41)       0.110      10.761         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_50_89/M0                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WADM0

 Data arrival time                                                  10.761         Logic Levels: 0  
                                                                                   Logic: 0.222ns(66.867%), Route: 0.110ns(33.133%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.630      10.999         ntclkbufg_0      
 CLMS_50_89/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.460                          
 clock uncertainty                                       0.200      10.660                          

 Hold time                                               0.380      11.040                          

 Data required time                                                 11.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.040                          
 Data arrival time                                                  10.761                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.999
  Launch Clock Delay      :  10.429
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.574      10.429         ntclkbufg_0      
 CLMA_50_88/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_88/Q0                     tco                   0.222      10.651 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=41)       0.110      10.761         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_50_89/M0                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WADM0

 Data arrival time                                                  10.761         Logic Levels: 0  
                                                                                   Logic: 0.222ns(66.867%), Route: 0.110ns(33.133%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.630      10.999         ntclkbufg_0      
 CLMS_50_89/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.460                          
 clock uncertainty                                       0.200      10.660                          

 Hold time                                               0.380      11.040                          

 Data required time                                                 11.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.040                          
 Data arrival time                                                  10.761                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_35/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.999
  Launch Clock Delay      :  10.429
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.574      10.429         ntclkbufg_0      
 CLMA_50_88/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_88/Q0                     tco                   0.222      10.651 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=41)       0.110      10.761         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_50_89/M0                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_35/ram16x1d/WADM0

 Data arrival time                                                  10.761         Logic Levels: 0  
                                                                                   Logic: 0.222ns(66.867%), Route: 0.110ns(33.133%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.630      10.999         ntclkbufg_0      
 CLMS_50_89/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_35/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.460                          
 clock uncertainty                                       0.200      10.660                          

 Hold time                                               0.380      11.040                          

 Data required time                                                 11.040                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.040                          
 Data arrival time                                                  10.761                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.279                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[11]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     230.832 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.832         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     230.908 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     233.438         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     233.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585     235.023         ntclkbufg_1      
 CLMS_198_129/CLK                                                          r       y_scale_2[11]/opit_0/CLK

 CLMS_198_129/Q0                   tco                   0.287     235.310 f       y_scale_2[11]/opit_0/Q
                                   net (fanout=6)        0.106     235.416         y_scale_2[11]    
 CLMA_198_128/Y2                   td                    0.492     235.908 f       scaler_2/N1_mux3_4/gateop_perm/Z
                                   net (fanout=18)       1.181     237.089         scaler_2/N1      
                                   td                    0.477     237.566 f       scaler_2/N12_4.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.566         scaler_2/N12_4.co [2]
 CLMS_150_117/COUT                 td                    0.058     237.624 r       scaler_2/N12_4.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.624         scaler_2/N12_4.co [4]
                                   td                    0.058     237.682 r       scaler_2/N12_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.682         scaler_2/N12_4.co [6]
 CLMS_150_121/COUT                 td                    0.058     237.740 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.740         scaler_2/N12_4.co [8]
 CLMS_150_125/Y1                   td                    0.498     238.238 r       scaler_2/N12_4.fsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.411     238.649         DDR3_ADDR_2[17]  
 CLMS_146_121/COUT                 td                    0.502     239.151 r       frame_buf/wr_buf_2/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     239.151         frame_buf/wr_buf_2/_N7442
 CLMS_146_125/Y1                   td                    0.498     239.649 r       frame_buf/wr_buf_2/N82_20/gateop_A2/Y1
                                   net (fanout=1)        0.525     240.174         frame_buf/m2_wr_addr [20]
 CLMA_138_133/Y0                   td                    0.478     240.652 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[20]/gateop_perm/Z
                                   net (fanout=1)        0.120     240.772         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14868
 CLMA_138_133/Y2                   td                    0.492     241.264 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[20]/gateop_perm/Z
                                   net (fanout=1)        0.774     242.038         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14896
                                   td                    0.477     242.515 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     242.515         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.058     242.573 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     242.573         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.058     242.631 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     242.631         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
 CLMS_114_121/COUT                 td                    0.058     242.689 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     242.689         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_114_125/CIN                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                 242.689         Logic Levels: 10 
                                                                                   Logic: 4.549ns(59.340%), Route: 3.117ns(40.660%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     231.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     231.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     233.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     233.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     235.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     235.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     236.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     236.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     236.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     236.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     238.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     238.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     240.386         ntclkbufg_0      
 CLMS_114_125/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000     240.386                          
 clock uncertainty                                      -0.350     240.036                          

 Setup time                                             -0.170     239.866                          

 Data required time                                                239.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                239.866                          
 Data arrival time                                                 242.689                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.823                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[11]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     230.832 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.832         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     230.908 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     233.438         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     233.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585     235.023         ntclkbufg_1      
 CLMS_198_129/CLK                                                          r       y_scale_2[11]/opit_0/CLK

 CLMS_198_129/Q0                   tco                   0.287     235.310 f       y_scale_2[11]/opit_0/Q
                                   net (fanout=6)        0.106     235.416         y_scale_2[11]    
 CLMA_198_128/Y2                   td                    0.492     235.908 f       scaler_2/N1_mux3_4/gateop_perm/Z
                                   net (fanout=18)       1.181     237.089         scaler_2/N1      
                                   td                    0.477     237.566 f       scaler_2/N12_4.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.566         scaler_2/N12_4.co [2]
 CLMS_150_117/COUT                 td                    0.058     237.624 r       scaler_2/N12_4.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.624         scaler_2/N12_4.co [4]
                                   td                    0.058     237.682 r       scaler_2/N12_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.682         scaler_2/N12_4.co [6]
 CLMS_150_121/COUT                 td                    0.058     237.740 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.740         scaler_2/N12_4.co [8]
 CLMS_150_125/Y1                   td                    0.498     238.238 r       scaler_2/N12_4.fsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.411     238.649         DDR3_ADDR_2[17]  
 CLMS_146_121/COUT                 td                    0.502     239.151 r       frame_buf/wr_buf_2/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     239.151         frame_buf/wr_buf_2/_N7442
 CLMS_146_125/Y1                   td                    0.498     239.649 r       frame_buf/wr_buf_2/N82_20/gateop_A2/Y1
                                   net (fanout=1)        0.525     240.174         frame_buf/m2_wr_addr [20]
 CLMA_138_133/Y0                   td                    0.478     240.652 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[20]/gateop_perm/Z
                                   net (fanout=1)        0.120     240.772         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14868
 CLMA_138_133/Y2                   td                    0.492     241.264 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[20]/gateop_perm/Z
                                   net (fanout=1)        0.774     242.038         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14896
                                   td                    0.477     242.515 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     242.515         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.058     242.573 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     242.573         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.058     242.631 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     242.631         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 242.631         Logic Levels: 9  
                                                                                   Logic: 4.491ns(59.030%), Route: 3.117ns(40.970%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     231.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     231.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     233.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     233.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     235.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     235.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     236.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     236.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     236.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     236.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     238.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     238.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     240.386         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     240.386                          
 clock uncertainty                                      -0.350     240.036                          

 Setup time                                             -0.167     239.869                          

 Data required time                                                239.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                239.869                          
 Data arrival time                                                 242.631                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.762                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[11]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     230.832 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.832         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     230.908 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     233.438         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     233.438 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585     235.023         ntclkbufg_1      
 CLMS_198_129/CLK                                                          r       y_scale_2[11]/opit_0/CLK

 CLMS_198_129/Q0                   tco                   0.287     235.310 f       y_scale_2[11]/opit_0/Q
                                   net (fanout=6)        0.106     235.416         y_scale_2[11]    
 CLMA_198_128/Y2                   td                    0.492     235.908 f       scaler_2/N1_mux3_4/gateop_perm/Z
                                   net (fanout=18)       1.181     237.089         scaler_2/N1      
                                   td                    0.477     237.566 f       scaler_2/N12_4.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.566         scaler_2/N12_4.co [2]
 CLMS_150_117/COUT                 td                    0.058     237.624 r       scaler_2/N12_4.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.624         scaler_2/N12_4.co [4]
                                   td                    0.058     237.682 r       scaler_2/N12_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.682         scaler_2/N12_4.co [6]
 CLMS_150_121/COUT                 td                    0.058     237.740 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     237.740         scaler_2/N12_4.co [8]
 CLMS_150_125/Y1                   td                    0.498     238.238 r       scaler_2/N12_4.fsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.411     238.649         DDR3_ADDR_2[17]  
 CLMS_146_121/COUT                 td                    0.502     239.151 r       frame_buf/wr_buf_2/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     239.151         frame_buf/wr_buf_2/_N7442
 CLMS_146_125/Y1                   td                    0.498     239.649 r       frame_buf/wr_buf_2/N82_20/gateop_A2/Y1
                                   net (fanout=1)        0.525     240.174         frame_buf/m2_wr_addr [20]
 CLMA_138_133/Y0                   td                    0.478     240.652 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[20]/gateop_perm/Z
                                   net (fanout=1)        0.120     240.772         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14868
 CLMA_138_133/Y2                   td                    0.492     241.264 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[20]/gateop_perm/Z
                                   net (fanout=1)        0.774     242.038         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14896
                                   td                    0.477     242.515 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     242.515         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.058     242.573 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     242.573         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
 CLMS_114_121/CIN                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 242.573         Logic Levels: 9  
                                                                                   Logic: 4.433ns(58.715%), Route: 3.117ns(41.285%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     231.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     231.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     231.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     233.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     233.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     235.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     235.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     236.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     236.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     236.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     236.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     238.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     238.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     240.386         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     240.386                          
 clock uncertainty                                      -0.350     240.036                          

 Setup time                                             -0.170     239.866                          

 Data required time                                                239.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                239.866                          
 Data arrival time                                                 242.573                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.707                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_3/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_90_152/CLK                                                           r       frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/CLK

 CLMA_90_152/Q0                    tco                   0.226       5.416 r       frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.629         frame_buf/wr_buf_3/rd_pulse
 CLMA_94_152/M2                                                            r       frame_buf/wr_buf_3/rd_pulse_1d/opit_0/D

 Data arrival time                                                   5.629         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_94_152/CLK                                                           r       frame_buf/wr_buf_3/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   5.629                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.661                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_2/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/CLK

 CLMS_78_153/Q3                    tco                   0.226       5.416 r       frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.514       5.930         frame_buf/wr_buf_2/rd_pulse
 CLMA_90_141/M3                                                            r       frame_buf/wr_buf_2/rd_pulse_1d/opit_0/D

 Data arrival time                                                   5.930         Logic Levels: 0  
                                                                                   Logic: 0.226ns(30.541%), Route: 0.514ns(69.459%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_90_141/CLK                                                           r       frame_buf/wr_buf_2/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   5.930                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.360                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : frame_buf/rd_buf/wr_en_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_194_165/CLK                                                          r       sync_vg/de_re/opit_0_inv_MUX4TO1Q/CLK

 CLMA_194_165/Q3                   tco                   0.226       5.416 r       sync_vg/de_re/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=18)       1.275       6.691         de_re            
 CLMA_102_156/M0                                                           r       frame_buf/rd_buf/wr_en_1d/opit_0/D

 Data arrival time                                                   6.691         Logic Levels: 0  
                                                                                   Logic: 0.226ns(15.057%), Route: 1.275ns(84.943%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_102_156/CLK                                                          r       frame_buf/rd_buf/wr_en_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   6.691                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.599                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.865  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                         249.900     249.900 r                        
 T12                                                     0.000     249.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     249.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254     251.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     251.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076     251.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530     253.836         _N33             
 USCM_84_113/CLK_USCM              td                    0.000     253.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585     255.421         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.287     255.708 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       1.314     257.022         vs_in_test       
 CLMS_146_137/M1                                                           f       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D

 Data arrival time                                                 257.022         Logic Levels: 0  
                                                                                   Logic: 0.287ns(17.926%), Route: 1.314ns(82.074%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      250.000     250.000 r                        
 P20                                                     0.000     250.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     250.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     251.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     251.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     251.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     253.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     253.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     255.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     255.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     256.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     256.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     256.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     256.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     258.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     258.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     260.386         ntclkbufg_0      
 CLMS_146_137/CLK                                                          r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000     260.386                          
 clock uncertainty                                      -0.350     260.036                          

 Setup time                                             -0.088     259.948                          

 Data required time                                                259.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                259.948                          
 Data arrival time                                                 257.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.926                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.766  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.188         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.226       5.414 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       1.048       6.462         vs_in_test       
 CLMS_146_137/M1                                                           r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D

 Data arrival time                                                   6.462         Logic Levels: 0  
                                                                                   Logic: 0.226ns(17.739%), Route: 1.048ns(82.261%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMS_146_137/CLK                                                          r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   6.462                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.828                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[2]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254     501.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076     501.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010     502.216         _N33             
 IOCKGATE_86_20/OUT                td                    0.348     502.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     502.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     502.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650     504.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     504.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585     505.799         ntclkbufg_2      
 CLMS_174_113/CLK                                                          r       TARGET_V_NUM_1[2]/opit_0/CLK

 CLMS_174_113/Q3                   tco                   0.288     506.087 r       TARGET_V_NUM_1[2]/opit_0/Q
                                   net (fanout=6)        0.452     506.539         TARGET_V_NUM_1[2]
 CLMA_182_113/Y2                   td                    0.487     507.026 r       scaler_1/N10_0_dif9/gateop_perm/Z
                                   net (fanout=1)        0.119     507.145         scaler_1/_N2079  
                                   td                    0.474     507.619 f       scaler_1/N10_3.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     507.619         scaler_1/N10_3.co [2]
 CLMA_182_112/Y3                   td                    0.501     508.120 r       scaler_1/N10_3.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.119     508.239         scaler_1/N10 [11]
 CLMA_182_113/Y3                   td                    0.210     508.449 r       scaler_1/N11[4]/gateop_perm/Z
                                   net (fanout=2)        0.986     509.435         DDR3_ADDR_1[11]  
                                   td                    0.477     509.912 f       frame_buf/wr_buf_1/N82_12/gateop_A2/Cout
                                   net (fanout=1)        0.000     509.912         frame_buf/wr_buf_1/_N7583
 CLMA_146_124/Y3                   td                    0.501     510.413 r       frame_buf/wr_buf_1/N82_14/gateop_A2/Y1
                                   net (fanout=1)        0.510     510.923         frame_buf/m1_wr_addr [14]
 CLMS_130_117/Y1                   td                    0.290     511.213 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[14]/gateop_perm/Z
                                   net (fanout=1)        0.588     511.801         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14890
 CLMS_114_109/COUT                 td                    0.515     512.316 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.316         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7713
                                   td                    0.058     512.374 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.374         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7715
 CLMS_114_113/COUT                 td                    0.058     512.432 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.432         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7717
                                   td                    0.058     512.490 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.490         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.058     512.548 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.548         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.058     512.606 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.606         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
 CLMS_114_121/COUT                 td                    0.058     512.664 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.664         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_114_125/CIN                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                 512.664         Logic Levels: 9  
                                                                                   Logic: 4.091ns(59.592%), Route: 2.774ns(40.408%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     501.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     501.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     503.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     503.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     505.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     505.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     506.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     506.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     506.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     506.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     508.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     508.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     510.386         ntclkbufg_0      
 CLMS_114_125/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000     510.386                          
 clock uncertainty                                      -0.350     510.036                          

 Setup time                                             -0.170     509.866                          

 Data required time                                                509.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                509.866                          
 Data arrival time                                                 512.664                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.798                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[2]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254     501.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076     501.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010     502.216         _N33             
 IOCKGATE_86_20/OUT                td                    0.348     502.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     502.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     502.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650     504.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     504.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585     505.799         ntclkbufg_2      
 CLMS_174_113/CLK                                                          r       TARGET_V_NUM_1[2]/opit_0/CLK

 CLMS_174_113/Q3                   tco                   0.288     506.087 r       TARGET_V_NUM_1[2]/opit_0/Q
                                   net (fanout=6)        0.452     506.539         TARGET_V_NUM_1[2]
 CLMA_182_113/Y2                   td                    0.487     507.026 r       scaler_1/N10_0_dif9/gateop_perm/Z
                                   net (fanout=1)        0.119     507.145         scaler_1/_N2079  
                                   td                    0.474     507.619 f       scaler_1/N10_3.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     507.619         scaler_1/N10_3.co [2]
 CLMA_182_112/Y3                   td                    0.501     508.120 r       scaler_1/N10_3.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.119     508.239         scaler_1/N10 [11]
 CLMA_182_113/Y3                   td                    0.210     508.449 r       scaler_1/N11[4]/gateop_perm/Z
                                   net (fanout=2)        0.986     509.435         DDR3_ADDR_1[11]  
                                   td                    0.477     509.912 f       frame_buf/wr_buf_1/N82_12/gateop_A2/Cout
                                   net (fanout=1)        0.000     509.912         frame_buf/wr_buf_1/_N7583
 CLMA_146_124/Y3                   td                    0.501     510.413 r       frame_buf/wr_buf_1/N82_14/gateop_A2/Y1
                                   net (fanout=1)        0.510     510.923         frame_buf/m1_wr_addr [14]
 CLMS_130_117/Y1                   td                    0.290     511.213 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[14]/gateop_perm/Z
                                   net (fanout=1)        0.588     511.801         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14890
 CLMS_114_109/COUT                 td                    0.515     512.316 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.316         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7713
                                   td                    0.058     512.374 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.374         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7715
 CLMS_114_113/COUT                 td                    0.058     512.432 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.432         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7717
                                   td                    0.058     512.490 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.490         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.058     512.548 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.548         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.058     512.606 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.606         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 512.606         Logic Levels: 8  
                                                                                   Logic: 4.033ns(59.248%), Route: 2.774ns(40.752%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     501.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     501.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     503.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     503.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     505.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     505.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     506.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     506.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     506.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     506.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     508.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     508.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     510.386         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     510.386                          
 clock uncertainty                                      -0.350     510.036                          

 Setup time                                             -0.167     509.869                          

 Data required time                                                509.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                509.869                          
 Data arrival time                                                 512.606                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.737                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[2]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254     501.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076     501.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010     502.216         _N33             
 IOCKGATE_86_20/OUT                td                    0.348     502.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     502.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     502.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650     504.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     504.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585     505.799         ntclkbufg_2      
 CLMS_174_113/CLK                                                          r       TARGET_V_NUM_1[2]/opit_0/CLK

 CLMS_174_113/Q3                   tco                   0.288     506.087 r       TARGET_V_NUM_1[2]/opit_0/Q
                                   net (fanout=6)        0.452     506.539         TARGET_V_NUM_1[2]
 CLMA_182_113/Y2                   td                    0.487     507.026 r       scaler_1/N10_0_dif9/gateop_perm/Z
                                   net (fanout=1)        0.119     507.145         scaler_1/_N2079  
                                   td                    0.474     507.619 f       scaler_1/N10_3.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     507.619         scaler_1/N10_3.co [2]
 CLMA_182_112/Y3                   td                    0.501     508.120 r       scaler_1/N10_3.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.119     508.239         scaler_1/N10 [11]
 CLMA_182_113/Y3                   td                    0.210     508.449 r       scaler_1/N11[4]/gateop_perm/Z
                                   net (fanout=2)        0.986     509.435         DDR3_ADDR_1[11]  
                                   td                    0.477     509.912 f       frame_buf/wr_buf_1/N82_12/gateop_A2/Cout
                                   net (fanout=1)        0.000     509.912         frame_buf/wr_buf_1/_N7583
 CLMA_146_124/Y3                   td                    0.501     510.413 r       frame_buf/wr_buf_1/N82_14/gateop_A2/Y1
                                   net (fanout=1)        0.510     510.923         frame_buf/m1_wr_addr [14]
 CLMS_130_117/Y1                   td                    0.290     511.213 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[14]/gateop_perm/Z
                                   net (fanout=1)        0.588     511.801         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14890
 CLMS_114_109/COUT                 td                    0.515     512.316 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.316         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7713
                                   td                    0.058     512.374 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.374         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7715
 CLMS_114_113/COUT                 td                    0.058     512.432 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.432         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7717
                                   td                    0.058     512.490 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.490         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.058     512.548 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     512.548         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
 CLMS_114_121/CIN                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 512.548         Logic Levels: 8  
                                                                                   Logic: 3.975ns(58.898%), Route: 2.774ns(41.102%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     501.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     501.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     503.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     503.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     505.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     505.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     506.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     506.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     506.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     506.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     508.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     508.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     510.386         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     510.386                          
 clock uncertainty                                      -0.350     510.036                          

 Setup time                                             -0.170     509.866                          

 Data required time                                                509.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                509.866                          
 Data arrival time                                                 512.548                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.682                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_1/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N33             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMA_110_97/CLK                                                           r       frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/CLK

 CLMA_110_97/Q0                    tco                   0.226       5.790 r       frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.520       6.310         frame_buf/wr_buf_1/rd_pulse
 CLMA_114_124/M0                                                           r       frame_buf/wr_buf_1/rd_pulse_1d/opit_0/D

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.226ns(30.295%), Route: 0.520ns(69.705%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_114_124/CLK                                                          r       frame_buf/wr_buf_1/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.980                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[11]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N33             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMA_174_112/CLK                                                          r       y_scale_1[11]/opit_0/CLK

 CLMA_174_112/Q2                   tco                   0.224       5.788 f       y_scale_1[11]/opit_0/Q
                                   net (fanout=18)       0.375       6.163         y_scale_1[11]    
 CLMA_166_116/Y2                   td                    0.162       6.325 r       scaler_1/N11[0]/gateop_perm/Z
                                   net (fanout=2)        0.486       6.811         DDR3_ADDR_1[7]   
 CLMA_146_120/Y0                   td                    0.232       7.043 f       frame_buf/wr_buf_1/N82_8/gateop_A2/Y0
                                   net (fanout=1)        0.695       7.738         frame_buf/m1_wr_addr [7]
 CLMA_118_112/C4                                                           f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.738         Logic Levels: 2  
                                                                                   Logic: 0.618ns(28.427%), Route: 1.556ns(71.573%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_118_112/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.034      11.270                          

 Data required time                                                 11.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.270                          
 Data arrival time                                                   7.738                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.532                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[12]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N33             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMS_174_113/CLK                                                          r       y_scale_1[12]/opit_0/CLK

 CLMS_174_113/Q2                   tco                   0.224       5.788 f       y_scale_1[12]/opit_0/Q
                                   net (fanout=18)       0.738       6.526         y_scale_1[12]    
 CLMS_146_133/Y1                   td                    0.194       6.720 f       scaler_1/N11[12]/gateop_perm/Z
                                   net (fanout=2)        0.187       6.907         DDR3_ADDR_1[19]  
                                   td                    0.131       7.038 r       frame_buf/wr_buf_1/N82_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.038         frame_buf/wr_buf_1/_N7591
 CLMA_146_132/COUT                 td                    0.047       7.085 r       frame_buf/wr_buf_1/N82_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.085         frame_buf/wr_buf_1/_N7593
                                   td                    0.047       7.132 r       frame_buf/wr_buf_1/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.132         frame_buf/wr_buf_1/_N7595
 CLMA_146_136/COUT                 td                    0.047       7.179 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.179         frame_buf/wr_buf_1/_N7597
 CLMA_146_140/Y0                   td                    0.209       7.388 r       frame_buf/wr_buf_1/N82_28/gateop_perm/Y
                                   net (fanout=1)        0.648       8.036         frame_buf/_N14903
 CLMS_114_125/A1                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   8.036         Logic Levels: 4  
                                                                                   Logic: 0.899ns(36.367%), Route: 1.573ns(63.633%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMS_114_125/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.113      11.191                          

 Data required time                                                 11.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.191                          
 Data arrival time                                                   8.036                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.155                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  6.206
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                         249.900     249.900 r                        
 W6                                                      0.000     249.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     249.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254     251.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     251.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126     251.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170     254.521         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000     254.521 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585     256.106         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.287     256.393 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.610     258.003         vs_in_test2      
 CLMA_134_136/M2                                                           f       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D

 Data arrival time                                                 258.003         Logic Levels: 0  
                                                                                   Logic: 0.287ns(15.129%), Route: 1.610ns(84.871%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      250.000     250.000 r                        
 P20                                                     0.000     250.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     250.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     251.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     251.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     251.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     253.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     253.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     255.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     255.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     256.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     256.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     256.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     256.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     258.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     258.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     260.386         ntclkbufg_0      
 CLMA_134_136/CLK                                                          r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000     260.386                          
 clock uncertainty                                      -0.350     260.036                          

 Setup time                                             -0.088     259.948                          

 Data required time                                                259.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                259.948                          
 Data arrival time                                                 258.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.945                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.400  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  5.554
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823       4.023         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.023 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.554         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.226       5.780 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.255       7.035         vs_in_test2      
 CLMA_134_136/M2                                                           r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D

 Data arrival time                                                   7.035         Logic Levels: 0  
                                                                                   Logic: 0.226ns(15.260%), Route: 1.255ns(84.740%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_134_136/CLK                                                          r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                   7.035                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.255                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  11.422
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 W6                                                      0.000     499.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     499.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254     501.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126     501.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847     507.098         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348     507.446 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     507.446         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     507.446 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     509.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     509.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585     511.222         ntclkbufg_3      
 CLMS_134_145/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK

 CLMS_134_145/Q2                   tco                   0.289     511.511 f       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.271     511.782         frame_buf/wr_buf_4/rd_pulse
 CLMS_130_145/M1                                                           f       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D

 Data arrival time                                                 511.782         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.607%), Route: 0.271ns(48.393%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     501.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     501.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     503.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     503.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     505.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     505.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     506.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     506.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     506.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     506.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     508.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     508.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     510.386         ntclkbufg_0      
 CLMS_130_145/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000     510.386                          
 clock uncertainty                                      -0.350     510.036                          

 Setup time                                             -0.088     509.948                          

 Data required time                                                509.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                509.948                          
 Data arrival time                                                 511.782                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.834                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.168
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036       6.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.485 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.485         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.485 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.168         ntclkbufg_3      
 CLMS_134_145/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK

 CLMS_134_145/Q2                   tco                   0.228      10.396 r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228      10.624         frame_buf/wr_buf_4/rd_pulse
 CLMS_130_145/M1                                                           r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D

 Data arrival time                                                  10.624         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.000%), Route: 0.228ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMS_130_145/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000      10.954                          
 clock uncertainty                                       0.350      11.304                          

 Hold time                                              -0.014      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                  10.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.666                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291       5.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310       5.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478       6.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270       6.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.482       8.254         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.197       8.451 f       N577/gateop_perm/Z
                                   net (fanout=6)        1.220       9.671         N577             
 CLMS_130_153/CE                                                           f       key_scan[0]/opit_0/CE

 Data arrival time                                                   9.671         Logic Levels: 3  
                                                                                   Logic: 1.434ns(30.407%), Route: 3.282ns(69.593%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMS_130_153/CLK                                                          r       key_scan[0]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   9.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.994                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[1]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291       5.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310       5.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478       6.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270       6.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.482       8.254         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.197       8.451 f       N577/gateop_perm/Z
                                   net (fanout=6)        1.220       9.671         N577             
 CLMS_130_153/CE                                                           f       key_scan[1]/opit_0/CE

 Data arrival time                                                   9.671         Logic Levels: 3  
                                                                                   Logic: 1.434ns(30.407%), Route: 3.282ns(69.593%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMS_130_153/CLK                                                          r       key_scan[1]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   9.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.994                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[2]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291       5.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310       5.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478       6.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270       6.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.482       8.254         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.197       8.451 f       N577/gateop_perm/Z
                                   net (fanout=6)        1.220       9.671         N577             
 CLMS_130_153/CE                                                           f       key_scan[2]/opit_0/CE

 Data arrival time                                                   9.671         Logic Levels: 3  
                                                                                   Logic: 1.434ns(30.407%), Route: 3.282ns(69.593%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMS_130_153/CLK                                                          r       key_scan[2]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   9.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.994                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_key_config/key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.225       6.613         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.156       6.769 f       N577/gateop_perm/Z
                                   net (fanout=6)        0.311       7.080         N577             
 CLMA_210_149/CE                                                           f       u_key_config/key_scan[0]/opit_0/CE

 Data arrival time                                                   7.080         Logic Levels: 2  
                                                                                   Logic: 0.582ns(23.591%), Route: 1.885ns(76.409%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_210_149/CLK                                                          r       u_key_config/key_scan[0]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.220      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                   7.080                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.758                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_key_config/key_scan[1]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.225       6.613         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.156       6.769 f       N577/gateop_perm/Z
                                   net (fanout=6)        0.311       7.080         N577             
 CLMA_210_149/CE                                                           f       u_key_config/key_scan[1]/opit_0/CE

 Data arrival time                                                   7.080         Logic Levels: 2  
                                                                                   Logic: 0.582ns(23.591%), Route: 1.885ns(76.409%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_210_149/CLK                                                          r       u_key_config/key_scan[1]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.220      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                   7.080                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.758                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.225       6.613         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.162       6.775 r       N577/gateop_perm/Z
                                   net (fanout=6)        1.037       7.812         N577             
 CLMS_130_153/CE                                                           r       key_scan[0]/opit_0/CE

 Data arrival time                                                   7.812         Logic Levels: 2  
                                                                                   Logic: 0.588ns(18.381%), Route: 2.611ns(81.619%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMS_130_153/CLK                                                          r       key_scan[0]/opit_0/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.226      10.832                          

 Data required time                                                 10.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.832                          
 Data arrival time                                                   7.812                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.020                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       6.064         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[7]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438      43.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      43.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      45.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      45.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      46.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      47.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      47.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      47.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      49.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      49.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      50.954         ntclkbufg_0      
 CLMS_122_169/CLK                                                          r       v_factor[3]/opit_0_inv_A2Q21/CLK

 CLMS_122_169/Q1                   tco                   0.291      51.245 r       v_factor[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.427      51.672         v_factor[3]      
                                   td                    0.474      52.146 f       N249_0.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.146         N249_0.co [3]    
 CLMS_122_153/COUT                 td                    0.058      52.204 r       N249_0.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.204         N249_0.co [5]    
 CLMS_122_157/Y1                   td                    0.498      52.702 r       N249_0.fsub_6/gateop_A2/Y1
                                   net (fanout=2)        0.546      53.248         N249[7]          
 CLMA_126_164/COUT                 td                    0.507      53.755 r       N251.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.755         N251.co [6]      
 CLMA_126_168/Y0                   td                    0.269      54.024 r       N251.lt_4/gateop/Y
                                   net (fanout=7)        0.465      54.489         N251             
 CLMS_114_165/Y3                   td                    0.468      54.957 r       u_hsv_rgb/i_hsv_v_r1[7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.446      55.403         N269[7]          
 APM_106_152/Y[16]                                                         r       u_hsv_rgb/N33/gopapm/Y[7]

 Data arrival time                                                  55.403         Logic Levels: 5  
                                                                                   Logic: 2.565ns(57.653%), Route: 1.884ns(42.347%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      41.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      41.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      44.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      44.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      45.690         ntclkbufg_1      
 APM_106_152/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      45.690                          
 clock uncertainty                                      -0.050      45.640                          

 Setup time                                             -2.282      43.358                          

 Data required time                                                 43.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.358                          
 Data arrival time                                                  55.403                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -12.045                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[1]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438      43.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      43.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      45.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      45.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      46.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      47.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      47.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      47.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      49.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      49.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      50.954         ntclkbufg_0      
 CLMS_122_169/CLK                                                          r       v_factor[3]/opit_0_inv_A2Q21/CLK

 CLMS_122_169/Q1                   tco                   0.291      51.245 r       v_factor[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.427      51.672         v_factor[3]      
                                   td                    0.474      52.146 f       N249_0.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.146         N249_0.co [3]    
 CLMS_122_153/COUT                 td                    0.058      52.204 r       N249_0.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.204         N249_0.co [5]    
 CLMS_122_157/Y1                   td                    0.498      52.702 r       N249_0.fsub_6/gateop_A2/Y1
                                   net (fanout=2)        0.546      53.248         N249[7]          
 CLMA_126_164/COUT                 td                    0.507      53.755 r       N251.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.755         N251.co [6]      
 CLMA_126_168/Y0                   td                    0.269      54.024 r       N251.lt_4/gateop/Y
                                   net (fanout=7)        0.131      54.155         N251             
 CLMA_126_168/Y3                   td                    0.468      54.623 r       u_hsv_rgb/i_hsv_v_r1[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.747      55.370         N269[1]          
 APM_106_152/Y[10]                                                         r       u_hsv_rgb/N33/gopapm/Y[1]

 Data arrival time                                                  55.370         Logic Levels: 5  
                                                                                   Logic: 2.565ns(58.084%), Route: 1.851ns(41.916%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      41.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      41.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      44.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      44.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      45.690         ntclkbufg_1      
 APM_106_152/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      45.690                          
 clock uncertainty                                      -0.050      45.640                          

 Setup time                                             -2.282      43.358                          

 Data required time                                                 43.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.358                          
 Data arrival time                                                  55.370                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -12.012                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[4]
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      41.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438      43.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      43.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      45.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      45.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      46.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      47.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      47.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      47.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      49.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      49.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      50.954         ntclkbufg_0      
 CLMS_122_169/CLK                                                          r       v_factor[3]/opit_0_inv_A2Q21/CLK

 CLMS_122_169/Q1                   tco                   0.291      51.245 r       v_factor[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.427      51.672         v_factor[3]      
                                   td                    0.474      52.146 f       N249_0.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.146         N249_0.co [3]    
 CLMS_122_153/COUT                 td                    0.058      52.204 r       N249_0.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.204         N249_0.co [5]    
 CLMS_122_157/Y1                   td                    0.498      52.702 r       N249_0.fsub_6/gateop_A2/Y1
                                   net (fanout=2)        0.546      53.248         N249[7]          
 CLMA_126_164/COUT                 td                    0.507      53.755 r       N251.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      53.755         N251.co [6]      
 CLMA_126_168/Y0                   td                    0.269      54.024 r       N251.lt_4/gateop/Y
                                   net (fanout=7)        0.131      54.155         N251             
 CLMA_126_169/Y2                   td                    0.492      54.647 f       u_hsv_rgb/i_hsv_v_r1[4]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.605      55.252         N269[4]          
 APM_106_152/Y[13]                                                         f       u_hsv_rgb/N33/gopapm/Y[4]

 Data arrival time                                                  55.252         Logic Levels: 5  
                                                                                   Logic: 2.589ns(60.237%), Route: 1.709ns(39.763%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      41.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      41.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      44.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      44.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      45.690         ntclkbufg_1      
 APM_106_152/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      45.690                          
 clock uncertainty                                      -0.050      45.640                          

 Setup time                                             -2.282      43.358                          

 Data required time                                                 43.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.358                          
 Data arrival time                                                  55.252                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_2[5]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     271.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     271.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     273.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     273.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     275.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     275.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     276.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     276.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     276.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     276.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     278.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     278.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     280.386         ntclkbufg_0      
 CLMS_174_129/CLK                                                          r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK

 CLMS_174_129/Q0                   tco                   0.226     280.612 r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.247     280.859         TARGET_H_NUM_reg[5]
 CLMA_174_144/M0                                                           r       TARGET_H_NUM_2[5]/opit_0/D

 Data arrival time                                                 280.859         Logic Levels: 0  
                                                                                   Logic: 0.226ns(47.780%), Route: 0.247ns(52.220%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     271.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     271.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     273.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     273.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585     275.523         ntclkbufg_1      
 CLMA_174_144/CLK                                                          r       TARGET_H_NUM_2[5]/opit_0/CLK
 clock pessimism                                         0.000     275.523                          
 clock uncertainty                                       0.050     275.573                          

 Hold time                                              -0.014     275.559                          

 Data required time                                                275.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                275.559                          
 Data arrival time                                                 280.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.300                          
====================================================================================================

====================================================================================================

Startpoint  : hue_factor[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/i_hsv_h_r[5]/opit_0_inv_A2Q0/I01
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     271.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     271.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     273.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     273.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     275.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     275.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     276.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     276.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     276.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     276.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     278.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     278.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     280.386         ntclkbufg_0      
 CLMA_110_168/CLK                                                          r       hue_factor[5]/opit_0_inv_A2Q21/CLK

 CLMA_110_168/Q1                   tco                   0.224     280.610 f       hue_factor[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.188     280.798         hue_factor[5]    
 CLMA_110_169/C1                                                           f       u_hsv_rgb/i_hsv_h_r[5]/opit_0_inv_A2Q0/I01

 Data arrival time                                                 280.798         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.369%), Route: 0.188ns(45.631%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     271.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     271.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     273.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     273.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585     275.523         ntclkbufg_1      
 CLMA_110_169/CLK                                                          r       u_hsv_rgb/i_hsv_h_r[5]/opit_0_inv_A2Q0/CLK
 clock pessimism                                         0.000     275.523                          
 clock uncertainty                                       0.050     275.573                          

 Hold time                                              -0.121     275.452                          

 Data required time                                                275.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                                275.452                          
 Data arrival time                                                 280.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.346                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_2[2]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     271.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     271.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395     273.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     273.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     275.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     275.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     276.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     276.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     276.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     276.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     278.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     278.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531     280.386         ntclkbufg_0      
 CLMS_174_125/CLK                                                          r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMS_174_125/Q1                   tco                   0.229     280.615 r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.336     280.951         TARGET_H_NUM_reg[2]
 CLMS_170_133/M2                                                           r       TARGET_H_NUM_2[2]/opit_0/D

 Data arrival time                                                 280.951         Logic Levels: 0  
                                                                                   Logic: 0.229ns(40.531%), Route: 0.336ns(59.469%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254     271.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     271.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076     271.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530     273.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     273.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585     275.523         ntclkbufg_1      
 CLMS_170_133/CLK                                                          r       TARGET_H_NUM_2[2]/opit_0/CLK
 clock pessimism                                         0.000     275.523                          
 clock uncertainty                                       0.050     275.573                          

 Hold time                                              -0.014     275.559                          

 Data required time                                                275.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                275.559                          
 Data arrival time                                                 280.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/max_r[3]/opit_0_inv/CLK
Endpoint    : u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMS_118_169/CLK                                                          r       u_rgb_hsv/max_r[3]/opit_0_inv/CLK

 CLMS_118_169/Q2                   tco                   0.290       5.813 r       u_rgb_hsv/max_r[3]/opit_0_inv/Q
                                   net (fanout=23)       0.413       6.226         u_rgb_hsv/max_r [3]
                                   td                    0.327       6.553 f       u_rgb_hsv/N254_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.553         u_rgb_hsv/N254_sub15.co [5]
 CLMA_122_168/COUT                 td                    0.058       6.611 r       u_rgb_hsv/N254_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.611         u_rgb_hsv/N254_sub15.co [7]
 CLMA_122_172/Y1                   td                    0.498       7.109 r       u_rgb_hsv/N254_sub15.faddsub_8/gateop_A2/Y1
                                   net (fanout=8)        0.770       7.879         u_rgb_hsv/_N395  
 CLMS_118_145/COUT                 td                    0.502       8.381 r       u_rgb_hsv/N254_sub14.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.381         u_rgb_hsv/N254_sub14.co [4]
                                   td                    0.058       8.439 r       u_rgb_hsv/N254_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.439         u_rgb_hsv/N254_sub14.co [6]
 CLMS_118_149/COUT                 td                    0.058       8.497 r       u_rgb_hsv/N254_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.497         u_rgb_hsv/N254_sub14.co [8]
 CLMS_118_153/Y0                   td                    0.269       8.766 r       u_rgb_hsv/N254_sub14.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.558       9.324         u_rgb_hsv/_N404  
 CLMA_118_152/COUT                 td                    0.511       9.835 r       u_rgb_hsv/N254_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.835         u_rgb_hsv/N254_sub13.co [8]
 CLMA_118_156/Y0                   td                    0.269      10.104 r       u_rgb_hsv/N254_sub13.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.452      10.556         u_rgb_hsv/_N413  
                                   td                    0.479      11.035 f       u_rgb_hsv/N254_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.035         u_rgb_hsv/N254_sub12.co [6]
 CLMA_118_164/COUT                 td                    0.058      11.093 r       u_rgb_hsv/N254_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.093         u_rgb_hsv/N254_sub12.co [8]
 CLMA_118_168/Y0                   td                    0.269      11.362 r       u_rgb_hsv/N254_sub12.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.551      11.913         u_rgb_hsv/_N422  
                                   td                    0.288      12.201 f       u_rgb_hsv/N254_sub11.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.201         u_rgb_hsv/N254_sub11.co [2]
 CLMS_118_169/COUT                 td                    0.058      12.259 r       u_rgb_hsv/N254_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.259         u_rgb_hsv/N254_sub11.co [4]
 CLMS_118_173/Y1                   td                    0.498      12.757 r       u_rgb_hsv/N254_sub11.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.455      13.212         u_rgb_hsv/_N428  
 CLMS_118_185/COUT                 td                    0.502      13.714 r       u_rgb_hsv/N254_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.714         u_rgb_hsv/N254_sub10.co [8]
 CLMS_118_193/Y0                   td                    0.269      13.983 r       u_rgb_hsv/N254_sub10.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.304      14.287         u_rgb_hsv/_N440  
 CLMA_118_184/COUT                 td                    0.515      14.802 r       u_rgb_hsv/N254_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.802         u_rgb_hsv/N254_sub9.co [4]
                                   td                    0.058      14.860 r       u_rgb_hsv/N254_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.860         u_rgb_hsv/N254_sub9.co [6]
 CLMA_118_192/COUT                 td                    0.058      14.918 r       u_rgb_hsv/N254_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.918         u_rgb_hsv/N254_sub9.co [8]
 CLMA_118_196/Y0                   td                    0.269      15.187 r       u_rgb_hsv/N254_sub9.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.548      15.735         u_rgb_hsv/_N449  
                                   td                    0.288      16.023 f       u_rgb_hsv/N254_sub8.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.023         u_rgb_hsv/N254_sub8.co [2]
 CLMS_118_197/COUT                 td                    0.058      16.081 r       u_rgb_hsv/N254_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.081         u_rgb_hsv/N254_sub8.co [4]
                                   td                    0.058      16.139 r       u_rgb_hsv/N254_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.139         u_rgb_hsv/N254_sub8.co [6]
 CLMS_118_201/COUT                 td                    0.058      16.197 r       u_rgb_hsv/N254_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.197         u_rgb_hsv/N254_sub8.co [8]
 CLMS_118_205/Y0                   td                    0.269      16.466 r       u_rgb_hsv/N254_sub8.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.629      17.095         u_rgb_hsv/_N458  
 CLMA_122_176/COUT                 td                    0.502      17.597 r       u_rgb_hsv/N254_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.597         u_rgb_hsv/N254_sub7.co [4]
                                   td                    0.058      17.655 r       u_rgb_hsv/N254_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.655         u_rgb_hsv/N254_sub7.co [6]
 CLMA_122_180/COUT                 td                    0.058      17.713 r       u_rgb_hsv/N254_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.713         u_rgb_hsv/N254_sub7.co [8]
 CLMA_122_184/Y0                   td                    0.269      17.982 r       u_rgb_hsv/N254_sub7.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.445      18.427         u_rgb_hsv/_N467  
 CLMS_122_177/COUT                 td                    0.515      18.942 r       u_rgb_hsv/N254_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.942         u_rgb_hsv/N254_sub6.co [4]
                                   td                    0.058      19.000 r       u_rgb_hsv/N254_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.000         u_rgb_hsv/N254_sub6.co [6]
 CLMS_122_181/COUT                 td                    0.058      19.058 r       u_rgb_hsv/N254_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.058         u_rgb_hsv/N254_sub6.co [8]
 CLMS_122_185/Y0                   td                    0.267      19.325 f       u_rgb_hsv/N254_sub6.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.755      20.080         u_rgb_hsv/_N476  
 CLMS_114_157/COUT                 td                    0.502      20.582 r       u_rgb_hsv/N254_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.582         u_rgb_hsv/N254_sub5.co [4]
 CLMS_114_161/Y1                   td                    0.498      21.080 r       u_rgb_hsv/N254_sub5.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.589      21.669         u_rgb_hsv/_N482  
 CLMS_114_173/COUT                 td                    0.344      22.013 r       u_rgb_hsv/N254_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.013         u_rgb_hsv/N254_sub4.co [8]
 CLMS_114_177/Y0                   td                    0.269      22.282 r       u_rgb_hsv/N254_sub4.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.408      22.690         u_rgb_hsv/_N494  
 CLMA_118_172/COUT                 td                    0.502      23.192 r       u_rgb_hsv/N254_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.192         u_rgb_hsv/N254_sub3.co [4]
 CLMA_118_176/Y1                   td                    0.498      23.690 r       u_rgb_hsv/N254_sub3.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.548      24.238         u_rgb_hsv/_N500  
 CLMS_114_185/COUT                 td                    0.344      24.582 r       u_rgb_hsv/N254_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.582         u_rgb_hsv/N254_sub2.co [8]
 CLMS_114_193/Y0                   td                    0.269      24.851 r       u_rgb_hsv/N254_sub2.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.594      25.445         u_rgb_hsv/_N512  
 CLMA_118_204/COUT                 td                    0.515      25.960 r       u_rgb_hsv/N254_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.960         u_rgb_hsv/N254_sub1.co [8]
 CLMA_118_208/Y0                   td                    0.269      26.229 r       u_rgb_hsv/N254_sub1.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.572      26.801         u_rgb_hsv/_N521  
 CLMA_114_192/COUT                 td                    0.515      27.316 r       u_rgb_hsv/N254_sub0.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.316         u_rgb_hsv/N254_sub0.co [5]
                                   td                    0.058      27.374 r       u_rgb_hsv/N254_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.374         u_rgb_hsv/N254_sub0.co [7]
 CLMA_114_196/Y3                   td                    0.501      27.875 r       u_rgb_hsv/N254_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.120      27.995         u_rgb_hsv/_N530  
 CLMS_114_197/D4                                                           r       u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.995         Logic Levels: 37 
                                                                                   Logic: 13.761ns(61.236%), Route: 8.711ns(38.764%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      18.690         ntclkbufg_1      
 CLMS_114_197/CLK                                                          r       u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.297      18.987                          
 clock uncertainty                                      -0.050      18.937                          

 Setup time                                             -0.120      18.817                          

 Data required time                                                 18.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.817                          
 Data arrival time                                                  27.995                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/rgb_b_r[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_74_184/CLK                                                           r       u_rgb_hsv/rgb_b_r[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_74_184/Q2                    tco                   0.290       5.813 r       u_rgb_hsv/rgb_b_r[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.759       6.572         u_rgb_hsv/rgb_b_r [7]
 CLMA_78_200/COUT                  td                    0.511       7.083 r       u_rgb_hsv/N16.lt_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.083         u_rgb_hsv/N16.co [8]
 CLMA_78_204/Y1                    td                    0.180       7.263 r       u_rgb_hsv/N16.lt_5/gateop_A2/Y1
                                   net (fanout=9)        0.594       7.857         _N3              
 CLMS_78_193/Y3                    td                    0.303       8.160 r       u_rgb_hsv/N25_2[7]/gateop_perm/Z
                                   net (fanout=4)        0.810       8.970         u_rgb_hsv/b_r [12]
                                   td                    0.327       9.297 f       u_rgb_hsv/N131_sub12.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.297         u_rgb_hsv/N131_sub12.co [2]
 CLMA_90_164/Y3                    td                    0.501       9.798 r       u_rgb_hsv/N131_sub12.faddsub_3/gateop_A2/Y1
                                   net (fanout=2)        0.442      10.240         u_rgb_hsv/_N147  
                                   td                    0.477      10.717 f       u_rgb_hsv/N131_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.717         u_rgb_hsv/N131_sub11.co [6]
 CLMA_90_173/COUT                  td                    0.058      10.775 r       u_rgb_hsv/N131_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.775         u_rgb_hsv/N131_sub11.co [8]
 CLMA_90_177/Y0                    td                    0.269      11.044 r       u_rgb_hsv/N131_sub11.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.670      11.714         u_rgb_hsv/_N161  
                                   td                    0.288      12.002 f       u_rgb_hsv/N131_sub10.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.002         u_rgb_hsv/N131_sub10.co [2]
 CLMA_90_176/COUT                  td                    0.058      12.060 r       u_rgb_hsv/N131_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.060         u_rgb_hsv/N131_sub10.co [4]
 CLMA_90_180/Y1                    td                    0.498      12.558 r       u_rgb_hsv/N131_sub10.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.730      13.288         u_rgb_hsv/_N167  
 CLMA_90_196/COUT                  td                    0.502      13.790 r       u_rgb_hsv/N131_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.790         u_rgb_hsv/N131_sub9.co [8]
 CLMA_90_200/Y0                    td                    0.269      14.059 r       u_rgb_hsv/N131_sub9.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.613      14.672         u_rgb_hsv/_N179  
 CLMS_78_197/COUT                  td                    0.511      15.183 r       u_rgb_hsv/N131_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.183         u_rgb_hsv/N131_sub8.co [4]
 CLMS_78_201/Y1                    td                    0.498      15.681 r       u_rgb_hsv/N131_sub8.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.611      16.292         u_rgb_hsv/_N185  
 CLMA_90_208/COUT                  td                    0.502      16.794 r       u_rgb_hsv/N131_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.794         u_rgb_hsv/N131_sub7.co [8]
 CLMA_90_212/Y0                    td                    0.269      17.063 r       u_rgb_hsv/N131_sub7.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.610      17.673         u_rgb_hsv/_N197  
 CLMS_78_209/COUT                  td                    0.511      18.184 r       u_rgb_hsv/N131_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.184         u_rgb_hsv/N131_sub6.co [4]
                                   td                    0.058      18.242 r       u_rgb_hsv/N131_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.242         u_rgb_hsv/N131_sub6.co [6]
 CLMS_78_213/COUT                  td                    0.058      18.300 r       u_rgb_hsv/N131_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.300         u_rgb_hsv/N131_sub6.co [8]
 CLMS_78_217/Y0                    td                    0.269      18.569 r       u_rgb_hsv/N131_sub6.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.613      19.182         u_rgb_hsv/_N206  
 CLMA_90_209/COUT                  td                    0.511      19.693 r       u_rgb_hsv/N131_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.693         u_rgb_hsv/N131_sub5.co [4]
                                   td                    0.058      19.751 r       u_rgb_hsv/N131_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.751         u_rgb_hsv/N131_sub5.co [6]
 CLMA_90_213/COUT                  td                    0.058      19.809 r       u_rgb_hsv/N131_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.809         u_rgb_hsv/N131_sub5.co [8]
 CLMA_90_217/Y0                    td                    0.269      20.078 r       u_rgb_hsv/N131_sub5.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.403      20.481         u_rgb_hsv/_N215  
 CLMA_90_220/COUT                  td                    0.511      20.992 r       u_rgb_hsv/N131_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.992         u_rgb_hsv/N131_sub4.co [4]
 CLMA_90_224/Y1                    td                    0.498      21.490 r       u_rgb_hsv/N131_sub4.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.455      21.945         u_rgb_hsv/_N221  
 CLMA_90_236/COUT                  td                    0.502      22.447 r       u_rgb_hsv/N131_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.447         u_rgb_hsv/N131_sub3.co [8]
 CLMA_90_240/Y0                    td                    0.269      22.716 r       u_rgb_hsv/N131_sub3.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.274      22.990         u_rgb_hsv/_N233  
 CLMA_90_237/COUT                  td                    0.515      23.505 r       u_rgb_hsv/N131_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.505         u_rgb_hsv/N131_sub2.co [4]
                                   td                    0.058      23.563 r       u_rgb_hsv/N131_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.563         u_rgb_hsv/N131_sub2.co [6]
 CLMA_90_241/COUT                  td                    0.058      23.621 r       u_rgb_hsv/N131_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.621         u_rgb_hsv/N131_sub2.co [8]
 CLMA_90_245/Y0                    td                    0.267      23.888 f       u_rgb_hsv/N131_sub2.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.950      24.838         u_rgb_hsv/_N242  
 CLMA_90_197/COUT                  td                    0.502      25.340 r       u_rgb_hsv/N131_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.340         u_rgb_hsv/N131_sub1.co [4]
 CLMA_90_201/Y1                    td                    0.498      25.838 r       u_rgb_hsv/N131_sub1.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.762      26.600         u_rgb_hsv/_N248  
                                   td                    0.474      27.074 f       u_rgb_hsv/N131_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.074         u_rgb_hsv/N131_sub0.co [7]
 CLMA_94_228/Y3                    td                    0.501      27.575 r       u_rgb_hsv/N131_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.394      27.969         u_rgb_hsv/_N260  
 CLMA_90_228/B4                                                            r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.969         Logic Levels: 30 
                                                                                   Logic: 12.756ns(56.830%), Route: 9.690ns(43.170%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      18.690         ntclkbufg_1      
 CLMA_90_228/CLK                                                           r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.297      18.987                          
 clock uncertainty                                      -0.050      18.937                          

 Setup time                                             -0.120      18.817                          

 Data required time                                                 18.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.817                          
 Data arrival time                                                  27.969                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/rgb_g_r[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L1
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_74_192/CLK                                                           r       u_rgb_hsv/rgb_g_r[8]/opit_0_inv_A2Q21/CLK

 CLMA_74_192/Q2                    tco                   0.290       5.813 r       u_rgb_hsv/rgb_g_r[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.820       6.633         u_rgb_hsv/rgb_g_r [7]
 CLMA_102_180/COUT                 td                    0.502       7.135 r       u_rgb_hsv/N15_7.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.135         u_rgb_hsv/N15_7.co [4]
                                   td                    0.058       7.193 r       u_rgb_hsv/N15_7.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.193         u_rgb_hsv/N15_7.co [6]
 CLMA_102_184/Y3                   td                    0.501       7.694 r       u_rgb_hsv/N15_7.fsub_7/gateop_A2/Y1
                                   net (fanout=1)        0.626       8.320         u_rgb_hsv/nb20 [12]
 CLMA_98_156/Y1                    td                    0.304       8.624 r       u_rgb_hsv/N15_2[7]/gateop_perm/Z
                                   net (fanout=4)        0.271       8.895         u_rgb_hsv/g_b [12]
                                   td                    0.327       9.222 f       u_rgb_hsv/N127_sub12.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.222         u_rgb_hsv/N127_sub12.co [2]
 CLMA_98_160/COUT                  td                    0.058       9.280 r       u_rgb_hsv/N127_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.280         u_rgb_hsv/N127_sub12.co [4]
                                   td                    0.058       9.338 r       u_rgb_hsv/N127_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.338         u_rgb_hsv/N127_sub12.co [6]
 CLMA_98_164/COUT                  td                    0.058       9.396 r       u_rgb_hsv/N127_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.396         u_rgb_hsv/N127_sub12.co [8]
 CLMA_98_168/Y0                    td                    0.269       9.665 r       u_rgb_hsv/N127_sub12.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.420      10.085         u_rgb_hsv/_N26   
 CLMS_98_165/COUT                  td                    0.515      10.600 r       u_rgb_hsv/N127_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.600         u_rgb_hsv/N127_sub11.co [4]
 CLMS_98_169/Y1                    td                    0.498      11.098 r       u_rgb_hsv/N127_sub11.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.455      11.553         u_rgb_hsv/_N32   
 CLMS_98_181/COUT                  td                    0.502      12.055 r       u_rgb_hsv/N127_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.055         u_rgb_hsv/N127_sub10.co [8]
 CLMS_98_185/Y0                    td                    0.269      12.324 r       u_rgb_hsv/N127_sub10.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.554      12.878         u_rgb_hsv/_N44   
 CLMA_94_176/COUT                  td                    0.511      13.389 r       u_rgb_hsv/N127_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.389         u_rgb_hsv/N127_sub9.co [4]
 CLMA_94_180/Y1                    td                    0.498      13.887 r       u_rgb_hsv/N127_sub9.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.589      14.476         u_rgb_hsv/_N50   
 CLMS_98_197/COUT                  td                    0.502      14.978 r       u_rgb_hsv/N127_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.978         u_rgb_hsv/N127_sub8.co [8]
 CLMS_98_201/Y0                    td                    0.269      15.247 r       u_rgb_hsv/N127_sub8.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.542      15.789         u_rgb_hsv/_N62   
                                   td                    0.288      16.077 f       u_rgb_hsv/N127_sub7.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.077         u_rgb_hsv/N127_sub7.co [2]
 CLMA_94_200/Y3                    td                    0.501      16.578 r       u_rgb_hsv/N127_sub7.faddsub_3/gateop_A2/Y1
                                   net (fanout=2)        0.547      17.125         u_rgb_hsv/_N66   
                                   td                    0.477      17.602 f       u_rgb_hsv/N127_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.602         u_rgb_hsv/N127_sub6.co [6]
 CLMS_98_209/COUT                  td                    0.058      17.660 r       u_rgb_hsv/N127_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.660         u_rgb_hsv/N127_sub6.co [8]
 CLMS_98_213/Y0                    td                    0.269      17.929 r       u_rgb_hsv/N127_sub6.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.412      18.341         u_rgb_hsv/_N80   
 CLMA_102_208/COUT                 td                    0.515      18.856 r       u_rgb_hsv/N127_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.856         u_rgb_hsv/N127_sub5.co [4]
 CLMA_102_212/Y1                   td                    0.498      19.354 r       u_rgb_hsv/N127_sub5.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.416      19.770         u_rgb_hsv/_N86   
 CLMS_98_221/COUT                  td                    0.502      20.272 r       u_rgb_hsv/N127_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.272         u_rgb_hsv/N127_sub4.co [8]
 CLMS_98_225/Y0                    td                    0.269      20.541 r       u_rgb_hsv/N127_sub4.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.592      21.133         u_rgb_hsv/_N98   
 CLMA_98_232/COUT                  td                    0.515      21.648 r       u_rgb_hsv/N127_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      21.648         u_rgb_hsv/N127_sub3.co [8]
 CLMA_98_236/Y0                    td                    0.269      21.917 r       u_rgb_hsv/N127_sub3.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.424      22.341         u_rgb_hsv/_N107  
 CLMS_98_229/COUT                  td                    0.515      22.856 r       u_rgb_hsv/N127_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.856         u_rgb_hsv/N127_sub2.co [4]
 CLMS_98_233/Y1                    td                    0.498      23.354 r       u_rgb_hsv/N127_sub2.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.731      24.085         u_rgb_hsv/_N113  
 CLMA_110_220/COUT                 td                    0.502      24.587 r       u_rgb_hsv/N127_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.587         u_rgb_hsv/N127_sub1.co [8]
 CLMA_110_224/Y0                   td                    0.269      24.856 r       u_rgb_hsv/N127_sub1.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.420      25.276         u_rgb_hsv/_N125  
 CLMA_110_217/COUT                 td                    0.515      25.791 r       u_rgb_hsv/N127_sub0.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.791         u_rgb_hsv/N127_sub0.co [5]
                                   td                    0.058      25.849 r       u_rgb_hsv/N127_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.849         u_rgb_hsv/N127_sub0.co [7]
 CLMA_110_221/Y3                   td                    0.501      26.350 r       u_rgb_hsv/N127_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.615      26.965         u_rgb_hsv/_N134  
 CLMA_90_228/B1                                                            r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.965         Logic Levels: 29 
                                                                                   Logic: 13.008ns(60.666%), Route: 8.434ns(39.334%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      18.690         ntclkbufg_1      
 CLMA_90_228/CLK                                                           r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.297      18.987                          
 clock uncertainty                                      -0.050      18.937                          

 Setup time                                             -0.213      18.724                          

 Data required time                                                 18.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.724                          
 Data arrival time                                                  26.965                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.241                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_230_121/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_230_121/Q1                   tco                   0.224       5.414 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.218       5.632         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/wr_addr [1]
 DRM_234_108/ADA0[4]                                                       f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   5.632         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 DRM_234_108/CLKA[0]                                                       r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.161       5.387                          

 Data required time                                                  5.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.387                          
 Data arrival time                                                   5.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_3/x_cnt[11]/opit_0_AQ/CLK
Endpoint    : frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_90_153/CLK                                                           r       frame_buf/wr_buf_3/x_cnt[11]/opit_0_AQ/CLK

 CLMA_90_153/Q2                    tco                   0.224       5.414 f       frame_buf/wr_buf_3/x_cnt[11]/opit_0_AQ/Q
                                   net (fanout=2)        0.085       5.499         frame_buf/wr_buf_3/x_cnt [11]
 CLMA_90_152/A4                                                            f       frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.499         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_90_152/CLK                                                           r       frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.035       5.184                          

 Data required time                                                  5.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.184                          
 Data arrival time                                                   5.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsv_rgb/i_hsv_s_r3[2]/opit_0_inv/CLK
Endpoint    : u_hsv_rgb/i_hsv_s_r4[2]/opit_0_inv/D
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_114_160/CLK                                                          r       u_hsv_rgb/i_hsv_s_r3[2]/opit_0_inv/CLK

 CLMA_114_160/Q2                   tco                   0.228       5.418 r       u_hsv_rgb/i_hsv_s_r3[2]/opit_0_inv/Q
                                   net (fanout=1)        0.103       5.521         u_hsv_rgb/i_hsv_s_r3 [2]
 CLMS_114_161/M1                                                           r       u_hsv_rgb/i_hsv_s_r4[2]/opit_0_inv/D

 Data arrival time                                                   5.521         Logic Levels: 0  
                                                                                   Logic: 0.228ns(68.882%), Route: 0.103ns(31.118%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMS_114_161/CLK                                                          r       u_hsv_rgb/i_hsv_s_r4[2]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.014       5.205                          

 Data required time                                                  5.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.205                          
 Data arrival time                                                   5.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291    2205.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310    2205.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478    2206.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270    2206.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468    2206.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.419    2207.191         nt_rstn_out      
 CLMS_190_81/Y1                    td                    0.212    2207.403 r       N88/gateop_perm/Z
                                   net (fanout=2)        0.253    2207.656         N88              
 CLMS_190_81/Y3                    td                    0.210    2207.866 r       scaler_3/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.140    2209.006         fifo_rd_en_3     
                                   td                    0.327    2209.333 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2209.333         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8867
 CLMA_218_116/Y3                   td                    0.501    2209.834 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.421    2210.255         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [4]
 CLMS_226_121/Y3                   td                    0.459    2210.714 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[4]/gateop_perm/Z
                                   net (fanout=1)        0.119    2210.833         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [4]
 CLMA_226_120/COUT                 td                    0.344    2211.177 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000    2211.177         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_226_124/CIN                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                2211.177         Logic Levels: 7  
                                                                                   Logic: 3.290ns(52.877%), Route: 2.932ns(47.123%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMA_226_124/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Setup time                                             -0.357    2205.283                          

 Data required time                                               2205.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.283                          
 Data arrival time                                                2211.177                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.894                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291    2205.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310    2205.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478    2206.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270    2206.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468    2206.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.419    2207.191         nt_rstn_out      
 CLMS_190_81/Y1                    td                    0.212    2207.403 r       N88/gateop_perm/Z
                                   net (fanout=2)        0.253    2207.656         N88              
 CLMS_190_81/Y3                    td                    0.197    2207.853 f       scaler_3/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.303    2209.156         fifo_rd_en_3     
                                   td                    0.477    2209.633 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2209.633         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8875
 CLMA_218_124/Y2                   td                    0.271    2209.904 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.253    2210.157         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMS_218_125/Y3                   td                    0.210    2210.367 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.413    2210.780         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_226_124/B3                                                           r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                2210.780         Logic Levels: 6  
                                                                                   Logic: 2.604ns(44.704%), Route: 3.221ns(55.296%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMA_226_124/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Setup time                                             -0.483    2205.157                          

 Data required time                                               2205.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.157                          
 Data arrival time                                                2210.780                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.623                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I01
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291    2205.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310    2205.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478    2206.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270    2206.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468    2206.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.419    2207.191         nt_rstn_out      
 CLMS_190_81/Y1                    td                    0.212    2207.403 r       N88/gateop_perm/Z
                                   net (fanout=2)        0.253    2207.656         N88              
 CLMS_190_81/Y3                    td                    0.210    2207.866 r       scaler_3/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       1.140    2209.006         fifo_rd_en_3     
                                   td                    0.327    2209.333 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2209.333         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8867
 CLMA_218_116/COUT                 td                    0.058    2209.391 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2209.391         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8869
                                   td                    0.058    2209.449 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2209.449         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8871
 CLMA_218_120/Y3                   td                    0.501    2209.950 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.402    2210.352         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [8]
 CLMA_218_124/Y3                   td                    0.210    2210.562 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[8]/gateop_perm/Z
                                   net (fanout=1)        0.438    2211.000         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [8]
 CLMA_226_124/A1                                                           r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I01

 Data arrival time                                                2211.000         Logic Levels: 7  
                                                                                   Logic: 2.813ns(46.534%), Route: 3.232ns(53.466%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMA_226_124/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Setup time                                             -0.231    2205.409                          

 Data required time                                               2205.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.409                          
 Data arrival time                                                2211.000                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.591                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : image_size_down_without_fifo_2/row_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.365       5.753         nt_rstn_out      
 CLMS_190_69/Y2                    td                    0.208       5.961 r       image_size_down_without_fifo_2/N45/gateop_perm/Z
                                   net (fanout=9)        0.198       6.159         image_size_down_without_fifo_2/N45
 CLMS_190_69/RS                                                            r       image_size_down_without_fifo_2/row_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.159         Logic Levels: 2  
                                                                                   Logic: 0.634ns(41.009%), Route: 0.912ns(58.991%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMS_190_69/CLK                                                           r       image_size_down_without_fifo_2/row_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.242       5.331                          

 Data required time                                                  5.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.331                          
 Data arrival time                                                   6.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.828                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : image_size_down_without_fifo_2/row_cnt[10]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.365       5.753         nt_rstn_out      
 CLMS_190_69/Y2                    td                    0.208       5.961 r       image_size_down_without_fifo_2/N45/gateop_perm/Z
                                   net (fanout=9)        0.211       6.172         image_size_down_without_fifo_2/N45
 CLMA_194_69/RS                                                            r       image_size_down_without_fifo_2/row_cnt[10]/opit_0_A2Q21/RS

 Data arrival time                                                   6.172         Logic Levels: 2  
                                                                                   Logic: 0.634ns(40.667%), Route: 0.925ns(59.333%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_194_69/CLK                                                           r       image_size_down_without_fifo_2/row_cnt[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.242       5.331                          

 Data required time                                                  5.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.331                          
 Data arrival time                                                   6.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.841                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : image_size_down_without_fifo_2/row_cnt[12]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.365       5.753         nt_rstn_out      
 CLMS_190_69/Y2                    td                    0.208       5.961 r       image_size_down_without_fifo_2/N45/gateop_perm/Z
                                   net (fanout=9)        0.211       6.172         image_size_down_without_fifo_2/N45
 CLMA_194_69/RS                                                            r       image_size_down_without_fifo_2/row_cnt[12]/opit_0_A2Q21/RS

 Data arrival time                                                   6.172         Logic Levels: 2  
                                                                                   Logic: 0.634ns(40.667%), Route: 0.925ns(59.333%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_194_69/CLK                                                           r       image_size_down_without_fifo_2/row_cnt[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.242       5.331                          

 Data required time                                                  5.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.331                          
 Data arrival time                                                   6.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.841                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.590       6.400         cmos1_href_d0    
 CLMA_146_44/Y1                    td                    0.290       6.690 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.575       7.265         cmos1_8_16bit/N12
 CLMA_138_32/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0/CE

 Data arrival time                                                   7.265         Logic Levels: 1  
                                                                                   Logic: 0.579ns(33.200%), Route: 1.165ns(66.800%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.088         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.050      17.335                          

 Setup time                                             -0.617      16.718                          

 Data required time                                                 16.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.718                          
 Data arrival time                                                   7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.453                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.590       6.400         cmos1_href_d0    
 CLMA_146_44/Y1                    td                    0.290       6.690 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.575       7.265         cmos1_8_16bit/N12
 CLMA_138_32/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0/CE

 Data arrival time                                                   7.265         Logic Levels: 1  
                                                                                   Logic: 0.579ns(33.200%), Route: 1.165ns(66.800%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.088         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.050      17.335                          

 Setup time                                             -0.617      16.718                          

 Data required time                                                 16.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.718                          
 Data arrival time                                                   7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.453                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[4]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.590       6.400         cmos1_href_d0    
 CLMA_146_44/Y1                    td                    0.290       6.690 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.575       7.265         cmos1_8_16bit/N12
 CLMA_138_32/CE                                                            f       cmos1_8_16bit/pdata_out1[4]/opit_0/CE

 Data arrival time                                                   7.265         Logic Levels: 1  
                                                                                   Logic: 0.579ns(33.200%), Route: 1.165ns(66.800%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      15.557 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.088         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[4]/opit_0/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.050      17.335                          

 Setup time                                             -0.617      16.718                          

 Data required time                                                 16.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.718                          
 Data arrival time                                                   7.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.453                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4
Path Group  : coms1_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.188         ntclkbufg_8      
 CLMS_146_45/CLK                                                           r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_146_45/Q2                    tco                   0.224       5.412 f       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.087       5.499         cmos1_8_16bit/cnt [0]
 CLMS_146_45/A4                                                            f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.499         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMS_146_45/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.000       5.188                          

 Hold time                                              -0.035       5.153                          

 Data required time                                                  5.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.153                          
 Data arrival time                                                   5.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.346                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[0]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0/D
Path Group  : coms1_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.188         ntclkbufg_8      
 CLMA_138_37/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[0]/opit_0/CLK

 CLMA_138_37/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/pdata_i_reg[0]/opit_0/Q
                                   net (fanout=1)        0.212       5.622         cmos1_8_16bit/pdata_i_reg [0]
 CLMA_138_32/AD                                                            f       cmos1_8_16bit/pdata_out1[8]/opit_0/D

 Data arrival time                                                   5.622         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.152%), Route: 0.212ns(48.848%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.000       5.217                          

 Hold time                                               0.053       5.270                          

 Data required time                                                  5.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.270                          
 Data arrival time                                                   5.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.352                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : coms1_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       3.657 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.188         ntclkbufg_8      
 CLMS_146_45/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_146_45/Q0                    tco                   0.222       5.410 f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.088       5.498         cmos1_8_16bit/cnt [1]
 CLMA_146_44/A0                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.498         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       3.936 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       5.521         ntclkbufg_8      
 CLMA_146_44/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.000       5.217                          

 Hold time                                              -0.094       5.123                          

 Data required time                                                  5.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.123                          
 Data arrival time                                                   5.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[5]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.554
  Launch Clock Delay      :  6.206
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.206         ntclkbufg_7      
 CLMS_170_25/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_170_25/Q3                    tco                   0.288       6.494 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.596       7.090         cmos2_href_d0    
 CLMA_174_32/Y3                    td                    0.197       7.287 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.422       7.709         cmos2_8_16bit/N12
 CLMS_170_41/CE                                                            f       cmos2_8_16bit/pdata_out1[5]/opit_0/CE

 Data arrival time                                                   7.709         Logic Levels: 1  
                                                                                   Logic: 0.485ns(32.269%), Route: 1.018ns(67.731%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823      15.923         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.923 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.454         ntclkbufg_7      
 CLMS_170_41/CLK                                                           r       cmos2_8_16bit/pdata_out1[5]/opit_0/CLK
 clock pessimism                                         0.623      18.077                          
 clock uncertainty                                      -0.050      18.027                          

 Setup time                                             -0.617      17.410                          

 Data required time                                                 17.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.410                          
 Data arrival time                                                   7.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.701                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[6]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.554
  Launch Clock Delay      :  6.206
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.206         ntclkbufg_7      
 CLMS_170_25/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_170_25/Q3                    tco                   0.288       6.494 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.596       7.090         cmos2_href_d0    
 CLMA_174_32/Y3                    td                    0.197       7.287 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.422       7.709         cmos2_8_16bit/N12
 CLMS_170_41/CE                                                            f       cmos2_8_16bit/pdata_out1[6]/opit_0/CE

 Data arrival time                                                   7.709         Logic Levels: 1  
                                                                                   Logic: 0.485ns(32.269%), Route: 1.018ns(67.731%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823      15.923         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.923 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.454         ntclkbufg_7      
 CLMS_170_41/CLK                                                           r       cmos2_8_16bit/pdata_out1[6]/opit_0/CLK
 clock pessimism                                         0.623      18.077                          
 clock uncertainty                                      -0.050      18.027                          

 Setup time                                             -0.617      17.410                          

 Data required time                                                 17.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.410                          
 Data arrival time                                                   7.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.701                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[7]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.554
  Launch Clock Delay      :  6.206
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.206         ntclkbufg_7      
 CLMS_170_25/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_170_25/Q3                    tco                   0.288       6.494 r       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.596       7.090         cmos2_href_d0    
 CLMA_174_32/Y3                    td                    0.197       7.287 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.422       7.709         cmos2_8_16bit/N12
 CLMS_170_41/CE                                                            f       cmos2_8_16bit/pdata_out1[7]/opit_0/CE

 Data arrival time                                                   7.709         Logic Levels: 1  
                                                                                   Logic: 0.485ns(32.269%), Route: 1.018ns(67.731%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823      15.923         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      15.923 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      17.454         ntclkbufg_7      
 CLMS_170_41/CLK                                                           r       cmos2_8_16bit/pdata_out1[7]/opit_0/CLK
 clock pessimism                                         0.623      18.077                          
 clock uncertainty                                      -0.050      18.027                          

 Setup time                                             -0.617      17.410                          

 Data required time                                                 17.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.410                          
 Data arrival time                                                   7.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.701                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[5]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[5]/opit_0/D
Path Group  : coms2_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.206
  Launch Clock Delay      :  5.554
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823       4.023         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.023 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.554         ntclkbufg_7      
 CLMA_174_36/CLK                                                           r       cmos2_d_d0[5]/opit_0/CLK

 CLMA_174_36/Q0                    tco                   0.226       5.780 r       cmos2_d_d0[5]/opit_0/Q
                                   net (fanout=2)        0.103       5.883         cmos2_d_d0[5]    
 CLMS_174_37/M0                                                            r       cmos2_8_16bit/pdata_i_reg[5]/opit_0/D

 Data arrival time                                                   5.883         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.693%), Route: 0.103ns(31.307%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.206         ntclkbufg_7      
 CLMS_174_37/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[5]/opit_0/CLK
 clock pessimism                                        -0.623       5.583                          
 clock uncertainty                                       0.000       5.583                          

 Hold time                                              -0.014       5.569                          

 Data required time                                                  5.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.569                          
 Data arrival time                                                   5.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[0]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[0]/opit_0/D
Path Group  : coms2_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.206
  Launch Clock Delay      :  5.554
  Clock Pessimism Removal :  -0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823       4.023         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.023 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.554         ntclkbufg_7      
 CLMS_170_25/CLK                                                           r       cmos2_d_d0[0]/opit_0/CLK

 CLMS_170_25/Q0                    tco                   0.226       5.780 r       cmos2_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.212       5.992         cmos2_d_d0[0]    
 CLMA_174_28/M0                                                            r       cmos2_8_16bit/pdata_out1[0]/opit_0/D

 Data arrival time                                                   5.992         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.206         ntclkbufg_7      
 CLMA_174_28/CLK                                                           r       cmos2_8_16bit/pdata_out1[0]/opit_0/CLK
 clock pessimism                                        -0.616       5.590                          
 clock uncertainty                                       0.000       5.590                          

 Hold time                                              -0.014       5.576                          

 Data required time                                                  5.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.576                          
 Data arrival time                                                   5.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[5]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[5]/opit_0/D
Path Group  : coms2_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.206
  Launch Clock Delay      :  5.554
  Clock Pessimism Removal :  -0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823       4.023         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.023 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531       5.554         ntclkbufg_7      
 CLMA_174_36/CLK                                                           r       cmos2_d_d0[5]/opit_0/CLK

 CLMA_174_36/Q0                    tco                   0.226       5.780 r       cmos2_d_d0[5]/opit_0/Q
                                   net (fanout=2)        0.213       5.993         cmos2_d_d0[5]    
 CLMS_170_41/M0                                                            r       cmos2_8_16bit/pdata_out1[5]/opit_0/D

 Data arrival time                                                   5.993         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170       4.621         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       4.621 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585       6.206         ntclkbufg_7      
 CLMS_170_41/CLK                                                           r       cmos2_8_16bit/pdata_out1[5]/opit_0/CLK
 clock pessimism                                        -0.616       5.590                          
 clock uncertainty                                       0.000       5.590                          

 Hold time                                              -0.014       5.576                          

 Data required time                                                  5.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.576                          
 Data arrival time                                                   5.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMS_150_193/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_150_193/Q2                   tco                   0.290       5.772 r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      1.203       6.975         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMA_138_181/Y3                   td                    0.303       7.278 r       u_top_sd_rw/u_data_gen/N71_7[0]/gateop/F
                                   net (fanout=1)        0.575       7.853         u_top_sd_rw/u_data_gen/_N17857
 CLMA_146_176/Y1                   td                    0.304       8.157 r       u_top_sd_rw/u_data_gen/N71_12[0]/gateop_perm/Z
                                   net (fanout=1)        0.750       8.907         u_top_sd_rw/u_data_gen/_N17897
 CLMS_150_205/Y1                   td                    0.288       9.195 r       u_top_sd_rw/u_data_gen/ascii_or_gbk[1]/opit_0_MUX4TO1Q/F
                                   net (fanout=5)        1.072      10.267         u_top_sd_rw/u_data_gen/N367 [8]
 CLMS_134_185/Y1                   td                    0.290      10.557 f       u_top_sd_rw/u_data_gen/N73_mux7/gateop_perm/Z
                                   net (fanout=2)        0.974      11.531         u_top_sd_rw/u_data_gen/N73
 CLMS_118_229/Y1                   td                    0.212      11.743 r       u_top_sd_rw/u_data_gen/N36872/gateop_perm/Z
                                   net (fanout=17)       1.030      12.773         u_top_sd_rw/u_data_gen/N36872
 CLMA_162_224/Y2                   td                    0.322      13.095 r       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        0.945      14.040         u_top_sd_rw/u_data_gen/N37054
 APM_106_216/CE_X                                                          r       u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X

 Data arrival time                                                  14.040         Logic Levels: 6  
                                                                                   Logic: 2.009ns(23.475%), Route: 6.549ns(76.525%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 APM_106_216/CLK                                                           r       u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 clock pessimism                                         0.317      25.446                          
 clock uncertainty                                      -0.150      25.296                          

 Setup time                                             -1.088      24.208                          

 Data required time                                                 24.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.208                          
 Data arrival time                                                  14.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.168                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMS_150_193/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_150_193/Q2                   tco                   0.290       5.772 r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      1.089       6.861         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMA_166_176/Y6CD                 td                    0.288       7.149 r       u_top_sd_rw/u_data_gen/N71_57[2]_muxf6/F
                                   net (fanout=1)        1.019       8.168         u_top_sd_rw/u_data_gen/_N18259
 CLMS_150_173/Y6AB                 td                    0.299       8.467 f       u_top_sd_rw/u_data_gen/N71_60[2]_muxf6/F
                                   net (fanout=4)        1.690      10.157         u_top_sd_rw/u_data_gen/N367 [10]
                                   td                    0.474      10.631 f       u_top_sd_rw/u_data_gen/N147_5_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.631         u_top_sd_rw/u_data_gen/_N9079
 CLMA_102_224/COUT                 td                    0.058      10.689 r       u_top_sd_rw/u_data_gen/N147_5_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.689         u_top_sd_rw/u_data_gen/_N9081
 CLMA_102_228/Y1                   td                    0.498      11.187 r       u_top_sd_rw/u_data_gen/N147_5_5/gateop_A2/Y1
                                   net (fanout=2)        0.560      11.747         u_top_sd_rw/u_data_gen/nb4 [6]
 CLMS_102_217/COUT                 td                    0.344      12.091 r       u_top_sd_rw/u_data_gen/N147_6.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.091         u_top_sd_rw/u_data_gen/N147_6.co [8]
 CLMS_102_221/Y1                   td                    0.498      12.589 r       u_top_sd_rw/u_data_gen/N147_6.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.575      13.164         u_top_sd_rw/u_data_gen/N377 [18]
                                   td                    0.474      13.638 f       u_top_sd_rw/u_data_gen/N152_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.638         u_top_sd_rw/u_data_gen/_N11015
 CLMA_110_228/COUT                 td                    0.058      13.696 r       u_top_sd_rw/u_data_gen/N152_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.696         u_top_sd_rw/u_data_gen/_N11017
                                   td                    0.058      13.754 r       u_top_sd_rw/u_data_gen/N152_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.754         u_top_sd_rw/u_data_gen/_N11019
 CLMA_110_232/COUT                 td                    0.058      13.812 r       u_top_sd_rw/u_data_gen/N152_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.812         u_top_sd_rw/u_data_gen/_N11021
                                   td                    0.058      13.870 r       u_top_sd_rw/u_data_gen/N152_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.870         u_top_sd_rw/u_data_gen/_N11023
 CLMA_110_236/COUT                 td                    0.058      13.928 r       u_top_sd_rw/u_data_gen/N152_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.928         u_top_sd_rw/u_data_gen/_N11025
 CLMA_110_240/Y1                   td                    0.498      14.426 r       u_top_sd_rw/u_data_gen/N152_1_13/gateop_A2/Y1
                                   net (fanout=1)        0.527      14.953         u_top_sd_rw/u_data_gen/N152 [30]
 CLMS_102_233/C4                                                           r       u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.953         Logic Levels: 10 
                                                                                   Logic: 4.011ns(42.350%), Route: 5.460ns(57.650%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMS_102_233/CLK                                                          r       u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.317      25.446                          
 clock uncertainty                                      -0.150      25.296                          

 Setup time                                             -0.123      25.173                          

 Data required time                                                 25.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.173                          
 Data arrival time                                                  14.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/rd_sec_addr[19]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.482
  Clock Pessimism Removal :  0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMS_150_193/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_150_193/Q2                   tco                   0.290       5.772 r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      1.089       6.861         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMA_166_176/Y6CD                 td                    0.288       7.149 r       u_top_sd_rw/u_data_gen/N71_57[2]_muxf6/F
                                   net (fanout=1)        1.019       8.168         u_top_sd_rw/u_data_gen/_N18259
 CLMS_150_173/Y6AB                 td                    0.299       8.467 f       u_top_sd_rw/u_data_gen/N71_60[2]_muxf6/F
                                   net (fanout=4)        1.690      10.157         u_top_sd_rw/u_data_gen/N367 [10]
                                   td                    0.474      10.631 f       u_top_sd_rw/u_data_gen/N147_5_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.631         u_top_sd_rw/u_data_gen/_N9079
 CLMA_102_224/COUT                 td                    0.058      10.689 r       u_top_sd_rw/u_data_gen/N147_5_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.689         u_top_sd_rw/u_data_gen/_N9081
 CLMA_102_228/Y1                   td                    0.498      11.187 r       u_top_sd_rw/u_data_gen/N147_5_5/gateop_A2/Y1
                                   net (fanout=2)        0.560      11.747         u_top_sd_rw/u_data_gen/nb4 [6]
 CLMS_102_217/COUT                 td                    0.344      12.091 r       u_top_sd_rw/u_data_gen/N147_6.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.091         u_top_sd_rw/u_data_gen/N147_6.co [8]
 CLMS_102_221/Y1                   td                    0.498      12.589 r       u_top_sd_rw/u_data_gen/N147_6.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.575      13.164         u_top_sd_rw/u_data_gen/N377 [18]
                                   td                    0.474      13.638 f       u_top_sd_rw/u_data_gen/N152_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.638         u_top_sd_rw/u_data_gen/_N11015
 CLMA_110_228/COUT                 td                    0.058      13.696 r       u_top_sd_rw/u_data_gen/N152_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.696         u_top_sd_rw/u_data_gen/_N11017
                                   td                    0.058      13.754 r       u_top_sd_rw/u_data_gen/N152_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.754         u_top_sd_rw/u_data_gen/_N11019
 CLMA_110_232/COUT                 td                    0.058      13.812 r       u_top_sd_rw/u_data_gen/N152_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.812         u_top_sd_rw/u_data_gen/_N11021
                                   td                    0.058      13.870 r       u_top_sd_rw/u_data_gen/N152_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.870         u_top_sd_rw/u_data_gen/_N11023
 CLMA_110_236/Y3                   td                    0.501      14.371 r       u_top_sd_rw/u_data_gen/N152_1_11/gateop_A2/Y1
                                   net (fanout=1)        0.441      14.812         u_top_sd_rw/u_data_gen/N152 [28]
 CLMS_102_233/D4                                                           r       u_top_sd_rw/u_data_gen/rd_sec_addr[19]/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.812         Logic Levels: 9  
                                                                                   Logic: 3.956ns(42.401%), Route: 5.374ns(57.599%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMS_102_233/CLK                                                          r       u_top_sd_rw/u_data_gen/rd_sec_addr[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.317      25.446                          
 clock uncertainty                                      -0.150      25.296                          

 Setup time                                             -0.120      25.176                          

 Data required time                                                 25.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.176                          
 Data arrival time                                                  14.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  5.129
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100       2.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       3.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.129         ntclkbufg_5      
 CLMS_174_245/CLK                                                          r       u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/CLK

 CLMS_174_245/Q0                   tco                   0.226       5.355 r       u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.357       5.712         des_addr[5]      
 DRM_178_252/ADA0[6]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   5.712         Logic Levels: 0  
                                                                                   Logic: 0.226ns(38.765%), Route: 0.357ns(61.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.299       5.306                          
 clock uncertainty                                       0.000       5.306                          

 Hold time                                               0.165       5.471                          

 Data required time                                                  5.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.471                          
 Data arrival time                                                   5.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  5.129
  Clock Pessimism Removal :  -0.299

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100       2.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       3.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.129         ntclkbufg_5      
 CLMS_174_245/CLK                                                          r       u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/CLK

 CLMS_174_245/Q3                   tco                   0.226       5.355 r       u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.364       5.719         des_addr[8]      
 DRM_178_252/ADA0[9]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]

 Data arrival time                                                   5.719         Logic Levels: 0  
                                                                                   Logic: 0.226ns(38.305%), Route: 0.364ns(61.695%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.299       5.306                          
 clock uncertainty                                       0.000       5.306                          

 Hold time                                               0.165       5.471                          

 Data required time                                                  5.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.471                          
 Data arrival time                                                   5.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_addr[2]/opit_0_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  5.129
  Clock Pessimism Removal :  -0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100       2.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571       3.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531       5.129         ntclkbufg_5      
 CLMS_174_241/CLK                                                          r       u_top_sd_rw/u_data_gen/des_addr[2]/opit_0_A2Q21/CLK

 CLMS_174_241/Q1                   tco                   0.224       5.353 f       u_top_sd_rw/u_data_gen/des_addr[2]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.218       5.571         des_addr[2]      
 DRM_178_232/ADA0[3]                                                       f       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/ADA0[3]

 Data arrival time                                                   5.571         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 DRM_178_232/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.317       5.165                          
 clock uncertainty                                       0.000       5.165                          

 Hold time                                               0.113       5.278                          

 Data required time                                                  5.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.278                          
 Data arrival time                                                   5.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289       5.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       5.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490       6.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257       6.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.829       8.568         nt_rstn_out      
 CLMA_162_224/Y2                   td                    0.210       8.778 r       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        0.945       9.723         u_top_sd_rw/u_data_gen/N37054
 APM_106_216/CE_X                                                          r       u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X

 Data arrival time                                                   9.723         Logic Levels: 3  
                                                                                   Logic: 1.457ns(30.558%), Route: 3.311ns(69.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 APM_106_216/CLK                                                           r       u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 clock pessimism                                         0.235      25.364                          
 clock uncertainty                                      -0.150      25.214                          

 Setup time                                             -1.088      24.126                          

 Data required time                                                 24.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.126                          
 Data arrival time                                                   9.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.403                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/ascii_or_gbk[1]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291       5.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310       5.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478       6.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270       6.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.098       8.870         nt_rstn_out      
 CLMA_162_232/Y2                   td                    0.341       9.211 f       u_top_sd_rw/u_data_gen/N37043_1/gateop/F
                                   net (fanout=2)        0.894      10.105         u_top_sd_rw/u_data_gen/N37043
 CLMS_150_205/RS                                                           f       u_top_sd_rw/u_data_gen/ascii_or_gbk[1]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  10.105         Logic Levels: 3  
                                                                                   Logic: 1.578ns(30.641%), Route: 3.572ns(69.359%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMS_150_205/CLK                                                          r       u_top_sd_rw/u_data_gen/ascii_or_gbk[1]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.235      25.364                          
 clock uncertainty                                      -0.150      25.214                          

 Setup time                                             -0.394      24.820                          

 Data required time                                                 24.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.820                          
 Data arrival time                                                  10.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.715                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289       5.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       5.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490       6.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257       6.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.829       8.568         nt_rstn_out      
 CLMA_162_224/Y1                   td                    0.468       9.036 f       u_top_sd_rw/u_data_gen/N37068/gateop_perm/Z
                                   net (fanout=1)        0.444       9.480         u_top_sd_rw/u_data_gen/N37068
 CLMA_158_212/CE                                                           f       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CE

 Data arrival time                                                   9.480         Logic Levels: 3  
                                                                                   Logic: 1.715ns(37.901%), Route: 2.810ns(62.099%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_158_212/CLK                                                          r       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CLK
 clock pessimism                                         0.235      25.364                          
 clock uncertainty                                      -0.150      25.214                          

 Setup time                                             -0.617      24.597                          

 Data required time                                                 24.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.597                          
 Data arrival time                                                   9.480                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.117                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/des_data[6]/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.757  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.585       6.973         nt_rstn_out      
 CLMS_170_253/Y0                   td                    0.155       7.128 f       u_top_sd_rw/u_data_gen/N36850/gateop_perm/Z
                                   net (fanout=16)       0.337       7.465         u_top_sd_rw/u_data_gen/N36850
 CLMA_174_252/CE                                                           f       u_top_sd_rw/u_data_gen/des_data[6]/opit_0/CE

 Data arrival time                                                   7.465         Logic Levels: 2  
                                                                                   Logic: 0.581ns(20.372%), Route: 2.271ns(79.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 CLMA_174_252/CLK                                                          r       u_top_sd_rw/u_data_gen/des_data[6]/opit_0/CLK
 clock pessimism                                        -0.235       5.370                          
 clock uncertainty                                       0.150       5.520                          

 Hold time                                              -0.220       5.300                          

 Data required time                                                  5.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.300                          
 Data arrival time                                                   7.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.165                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/des_data[7]/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.757  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.585       6.973         nt_rstn_out      
 CLMS_170_253/Y0                   td                    0.155       7.128 f       u_top_sd_rw/u_data_gen/N36850/gateop_perm/Z
                                   net (fanout=16)       0.337       7.465         u_top_sd_rw/u_data_gen/N36850
 CLMA_174_252/CE                                                           f       u_top_sd_rw/u_data_gen/des_data[7]/opit_0/CE

 Data arrival time                                                   7.465         Logic Levels: 2  
                                                                                   Logic: 0.581ns(20.372%), Route: 2.271ns(79.628%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 CLMA_174_252/CLK                                                          r       u_top_sd_rw/u_data_gen/des_data[7]/opit_0/CLK
 clock pessimism                                        -0.235       5.370                          
 clock uncertainty                                       0.150       5.520                          

 Hold time                                              -0.220       5.300                          

 Data required time                                                  5.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.300                          
 Data arrival time                                                   7.465                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.165                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/ascii_or_gbk[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.634  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.519       6.907         nt_rstn_out      
 CLMA_154_225/Y3                   td                    0.194       7.101 f       u_top_sd_rw/u_data_gen/N37030/gateop_perm/Z
                                   net (fanout=2)        0.331       7.432         u_top_sd_rw/u_data_gen/N37030
 CLMS_158_229/CE                                                           f       u_top_sd_rw/u_data_gen/ascii_or_gbk[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.432         Logic Levels: 2  
                                                                                   Logic: 0.620ns(21.994%), Route: 2.199ns(78.006%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 CLMS_158_229/CLK                                                          r       u_top_sd_rw/u_data_gen/ascii_or_gbk[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235       5.247                          
 clock uncertainty                                       0.150       5.397                          

 Hold time                                              -0.220       5.177                          

 Data required time                                                  5.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.177                          
 Data arrival time                                                   7.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.599
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      15.599         ntclkbufg_6      
 CLMS_170_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK

 CLMS_170_257/Q0                   tco                   0.287      15.886 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.380      17.266         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en
 CLMA_114_248/Y3                   td                    0.468      17.734 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/gateop/F
                                   net (fanout=2)        0.393      18.127         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391
 CLMA_114_248/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  18.127         Logic Levels: 1  
                                                                                   Logic: 0.755ns(29.866%), Route: 1.773ns(70.134%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_114_248/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      25.393                          
 clock uncertainty                                      -0.150      25.243                          

 Setup time                                             -0.617      24.626                          

 Data required time                                                 24.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.626                          
 Data arrival time                                                  18.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.599
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      15.599         ntclkbufg_6      
 CLMS_170_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK

 CLMS_170_257/Q0                   tco                   0.287      15.886 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.380      17.266         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en
 CLMA_114_248/Y3                   td                    0.468      17.734 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/gateop/F
                                   net (fanout=2)        0.393      18.127         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391
 CLMA_114_248/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  18.127         Logic Levels: 1  
                                                                                   Logic: 0.755ns(29.866%), Route: 1.773ns(70.134%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_114_248/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      25.393                          
 clock uncertainty                                      -0.150      25.243                          

 Setup time                                             -0.617      24.626                          

 Data required time                                                 24.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.626                          
 Data arrival time                                                  18.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.499                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  5.476
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMA_110_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMA_110_245/Q1                   tco                   0.291      15.767 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.398      16.165         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en
 CLMA_114_244/Y0                   td                    0.210      16.375 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N411/gateop_perm/Z
                                   net (fanout=4)        0.408      16.783         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N411
 CLMA_114_236/CECO                 td                    0.184      16.967 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[3]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000      16.967         ntR2001          
 CLMA_114_240/CECI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CE

 Data arrival time                                                  16.967         Logic Levels: 2  
                                                                                   Logic: 0.685ns(45.942%), Route: 0.806ns(54.058%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMA_114_240/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      25.393                          
 clock uncertainty                                      -0.150      25.243                          

 Setup time                                             -0.729      24.514                          

 Data required time                                                 24.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.514                          
 Data arrival time                                                  16.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.547                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[2]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  5.246
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.652      15.246         ntclkbufg_6      
 CLMS_190_261/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CLK

 CLMS_190_261/Q0                   tco                   0.222      15.468 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.215      15.683         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [2]
 CLMS_190_257/AD                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[2]/opit_0/D

 Data arrival time                                                  15.683         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.801%), Route: 0.215ns(49.199%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 CLMS_190_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[2]/opit_0/CLK
 clock pessimism                                        -0.264       5.341                          
 clock uncertainty                                       0.150       5.491                          

 Hold time                                               0.053       5.544                          

 Data required time                                                  5.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.544                          
 Data arrival time                                                  15.683                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[11]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  5.246
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.652      15.246         ntclkbufg_6      
 CLMS_186_261/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK

 CLMS_186_261/Q0                   tco                   0.226      15.472 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.212      15.684         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [11]
 CLMS_190_257/M0                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[11]/opit_0/D

 Data arrival time                                                  15.684         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.598%), Route: 0.212ns(48.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 CLMS_190_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[11]/opit_0/CLK
 clock pessimism                                        -0.264       5.341                          
 clock uncertainty                                       0.150       5.491                          

 Hold time                                              -0.014       5.477                          

 Data required time                                                  5.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.477                          
 Data arrival time                                                  15.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  5.246
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.652      15.246         ntclkbufg_6      
 CLMS_174_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CLK

 CLMS_174_257/Q0                   tco                   0.226      15.472 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.215      15.687         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [9]
 CLMS_170_261/M0                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/D

 Data arrival time                                                  15.687         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 CLMS_170_261/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/CLK
 clock pessimism                                        -0.264       5.341                          
 clock uncertainty                                       0.150       5.491                          

 Hold time                                              -0.014       5.477                          

 Data required time                                                  5.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.477                          
 Data arrival time                                                  15.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.246
  Launch Clock Delay      :  5.599
  Clock Pessimism Removal :  0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      15.599         ntclkbufg_6      
 CLMA_182_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_260/Q1                   tco                   0.291      15.890 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.443      16.333         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMS_174_261/Y0                   td                    0.487      16.820 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=5)        0.124      16.944         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMS_174_261/Y2                   td                    0.478      17.422 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.408      17.830         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64944
 CLMA_174_256/COUT                 td                    0.507      18.337 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      18.337         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8446
                                   td                    0.058      18.395 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      18.395         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8448
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  18.395         Logic Levels: 3  
                                                                                   Logic: 1.821ns(65.129%), Route: 0.975ns(34.871%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      31.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      31.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      31.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      32.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      33.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      33.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.652      35.246         ntclkbufg_6      
 CLMA_174_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.317      35.563                          
 clock uncertainty                                      -0.150      35.413                          

 Setup time                                             -0.167      35.246                          

 Data required time                                                 35.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.246                          
 Data arrival time                                                  18.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.246
  Launch Clock Delay      :  5.599
  Clock Pessimism Removal :  0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      15.599         ntclkbufg_6      
 CLMA_182_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_260/Q1                   tco                   0.291      15.890 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.443      16.333         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMS_174_261/Y0                   td                    0.487      16.820 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=5)        0.124      16.944         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMS_174_261/Y2                   td                    0.478      17.422 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.408      17.830         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64944
 CLMA_174_256/COUT                 td                    0.507      18.337 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      18.337         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8446
 CLMA_174_260/CIN                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                  18.337         Logic Levels: 3  
                                                                                   Logic: 1.763ns(64.390%), Route: 0.975ns(35.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      31.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      31.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      31.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      32.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      33.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      33.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.652      35.246         ntclkbufg_6      
 CLMA_174_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.317      35.563                          
 clock uncertainty                                      -0.150      35.413                          

 Setup time                                             -0.170      35.243                          

 Data required time                                                 35.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.243                          
 Data arrival time                                                  18.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.906                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.246
  Launch Clock Delay      :  5.599
  Clock Pessimism Removal :  0.317

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      15.599         ntclkbufg_6      
 CLMA_182_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_260/Q1                   tco                   0.291      15.890 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.443      16.333         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMS_174_261/Y0                   td                    0.487      16.820 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=5)        0.124      16.944         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMS_174_261/Y2                   td                    0.492      17.436 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.264      17.700         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64944
                                   td                    0.458      18.158 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      18.158         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8444
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                  18.158         Logic Levels: 2  
                                                                                   Logic: 1.728ns(67.526%), Route: 0.831ns(32.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      31.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      31.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      31.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      32.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      33.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      33.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.652      35.246         ntclkbufg_6      
 CLMA_174_256/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.317      35.563                          
 clock uncertainty                                      -0.150      35.413                          

 Setup time                                             -0.167      35.246                          

 Data required time                                                 35.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.246                          
 Data arrival time                                                  18.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  5.246
  Clock Pessimism Removal :  -0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.652      15.246         ntclkbufg_6      
 CLMA_182_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_182_260/Q3                   tco                   0.221      15.467 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085      15.552         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [3]
 CLMA_182_260/D4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.552         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      15.599         ntclkbufg_6      
 CLMA_182_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.353      15.246                          
 clock uncertainty                                       0.000      15.246                          

 Hold time                                              -0.034      15.212                          

 Data required time                                                 15.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.212                          
 Data arrival time                                                  15.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.476
  Launch Clock Delay      :  5.125
  Clock Pessimism Removal :  -0.351

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMA_110_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK

 CLMA_110_245/Q0                   tco                   0.222      15.347 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.086      15.433         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag
 CLMA_110_245/B4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.433         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.585      15.476         ntclkbufg_6      
 CLMA_110_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.351      15.125                          
 clock uncertainty                                       0.000      15.125                          

 Hold time                                              -0.035      15.090                          

 Data required time                                                 15.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.090                          
 Data arrival time                                                  15.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  5.246
  Clock Pessimism Removal :  -0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.652      15.246         ntclkbufg_6      
 CLMS_190_261/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK

 CLMS_190_261/Q1                   tco                   0.224      15.470 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085      15.555         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [0]
 CLMS_190_261/C4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.555         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      15.599         ntclkbufg_6      
 CLMS_190_261/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.353      15.246                          
 clock uncertainty                                       0.000      15.246                          

 Hold time                                              -0.034      15.212                          

 Data required time                                                 15.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.212                          
 Data arrival time                                                  15.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.246
  Launch Clock Delay      :  5.605
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.289       5.894 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.603       6.497         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/Y2                   td                    0.210       6.707 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=12)       0.398       7.105         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_174_253/CECO                 td                    0.184       7.289 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.289         ntR1998          
 CLMS_174_257/CECI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.289         Logic Levels: 2  
                                                                                   Logic: 0.683ns(40.558%), Route: 1.001ns(59.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.652      15.246         ntclkbufg_6      
 CLMS_174_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      15.510                          
 clock uncertainty                                      -0.150      15.360                          

 Setup time                                             -0.729      14.631                          

 Data required time                                                 14.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.631                          
 Data arrival time                                                   7.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.246
  Launch Clock Delay      :  5.605
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.289       5.894 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.603       6.497         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/Y2                   td                    0.210       6.707 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=12)       0.398       7.105         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_174_253/CECO                 td                    0.184       7.289 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.289         ntR1998          
 CLMS_174_257/CECI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.289         Logic Levels: 2  
                                                                                   Logic: 0.683ns(40.558%), Route: 1.001ns(59.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.652      15.246         ntclkbufg_6      
 CLMS_174_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      15.510                          
 clock uncertainty                                      -0.150      15.360                          

 Setup time                                             -0.729      14.631                          

 Data required time                                                 14.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.631                          
 Data arrival time                                                   7.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.246
  Launch Clock Delay      :  5.605
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.289       5.894 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.603       6.497         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/Y2                   td                    0.210       6.707 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=12)       0.398       7.105         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_174_253/CECO                 td                    0.184       7.289 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.289         ntR1998          
 CLMS_174_257/CECI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE

 Data arrival time                                                   7.289         Logic Levels: 2  
                                                                                   Logic: 0.683ns(40.558%), Route: 1.001ns(59.442%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.652      15.246         ntclkbufg_6      
 CLMS_174_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264      15.510                          
 clock uncertainty                                      -0.150      15.360                          

 Setup time                                             -0.729      14.631                          

 Data required time                                                 14.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.631                          
 Data arrival time                                                   7.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  5.250
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.652      25.250         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.226      25.476 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.495      25.971         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/B1                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L1

 Data arrival time                                                  25.971         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.345%), Route: 0.495ns(68.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      15.599         ntclkbufg_6      
 CLMS_170_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264      15.335                          
 clock uncertainty                                       0.150      15.485                          

 Hold time                                              -0.102      15.383                          

 Data required time                                                 15.383                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.383                          
 Data arrival time                                                  25.971                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  5.250
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.652      25.250         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.226      25.476 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.486      25.962         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/Y2                   td                    0.155      26.117 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=12)       0.313      26.430         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_174_253/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CE

 Data arrival time                                                  26.430         Logic Levels: 1  
                                                                                   Logic: 0.381ns(32.288%), Route: 0.799ns(67.712%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      15.599         ntclkbufg_6      
 CLMS_174_253/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264      15.335                          
 clock uncertainty                                       0.150      15.485                          

 Hold time                                              -0.220      15.265                          

 Data required time                                                 15.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.265                          
 Data arrival time                                                  26.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  5.250
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.652      25.250         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.226      25.476 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.486      25.962         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/Y2                   td                    0.155      26.117 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=12)       0.378      26.495         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMA_182_252/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CE

 Data arrival time                                                  26.495         Logic Levels: 1  
                                                                                   Logic: 0.381ns(30.602%), Route: 0.864ns(69.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      11.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      12.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      12.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      13.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      15.599         ntclkbufg_6      
 CLMA_182_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264      15.335                          
 clock uncertainty                                       0.150      15.485                          

 Hold time                                              -0.220      15.265                          

 Data required time                                                 15.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.265                          
 Data arrival time                                                  26.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMS_226_221/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK

 CLMS_226_221/Q0                   tco                   0.289      12.095 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.543      12.638         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [13]
 CLMA_230_212/Y1                   td                    0.460      13.098 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/gateop_perm/Z
                                   net (fanout=1)        0.400      13.498         u_top_sd_rw/ethernet_test/eth_udp_test/_N89443
 CLMA_226_216/Y1                   td                    0.212      13.710 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.123      13.833         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
 CLMA_226_216/Y0                   td                    0.478      14.311 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.633      14.944         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_226_200/Y0                   td                    0.210      15.154 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.696      15.850         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
 CLMS_226_201/Y3                   td                    0.303      16.153 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.123      16.276         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
 CLMS_226_201/Y2                   td                    0.341      16.617 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/gateop_perm/Z
                                   net (fanout=3)        0.856      17.473         u_top_sd_rw/ethernet_test/eth_udp_test/udp_tx_data_en
                                   td                    0.234      17.707 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.707         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9201
 CLMA_230_197/COUT                 td                    0.058      17.765 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.765         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9203
                                   td                    0.058      17.823 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.823         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9205
 CLMA_230_201/Y3                   td                    0.501      18.324 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.402      18.726         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11 [7]
 CLMS_226_205/Y3                   td                    0.210      18.936 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=2)        0.548      19.484         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_230_200/COUT                 td                    0.507      19.991 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.991         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_230_204/Y1                   td                    0.498      20.489 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.396      20.885         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21
 CLMA_230_209/A4                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  20.885         Logic Levels: 11 
                                                                                   Logic: 4.359ns(48.012%), Route: 4.720ns(51.988%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMA_230_209/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Setup time                                             -0.121    1011.599                          

 Data required time                                               1011.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.599                          
 Data arrival time                                                  20.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.714                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMS_226_221/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK

 CLMS_226_221/Q0                   tco                   0.289      12.095 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.543      12.638         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [13]
 CLMA_230_212/Y1                   td                    0.460      13.098 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/gateop_perm/Z
                                   net (fanout=1)        0.400      13.498         u_top_sd_rw/ethernet_test/eth_udp_test/_N89443
 CLMA_226_216/Y1                   td                    0.212      13.710 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.123      13.833         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
 CLMA_226_216/Y0                   td                    0.478      14.311 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.633      14.944         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_226_200/Y0                   td                    0.210      15.154 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.696      15.850         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
 CLMS_226_201/Y3                   td                    0.303      16.153 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.123      16.276         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
 CLMS_226_201/Y2                   td                    0.341      16.617 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/gateop_perm/Z
                                   net (fanout=3)        0.856      17.473         u_top_sd_rw/ethernet_test/eth_udp_test/udp_tx_data_en
                                   td                    0.234      17.707 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.707         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9201
 CLMA_230_197/COUT                 td                    0.058      17.765 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.765         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9203
 CLMA_230_201/Y1                   td                    0.498      18.263 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.398      18.661         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11 [5]
 CLMA_230_196/Y3                   td                    0.210      18.871 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=2)        0.723      19.594         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_242_208/COUT                 td                    0.502      20.096 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.096         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N24.co [6]
 CLMA_242_212/CIN                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  20.096         Logic Levels: 10 
                                                                                   Logic: 3.795ns(45.778%), Route: 4.495ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMA_242_212/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Setup time                                             -0.357    1011.363                          

 Data required time                                               1011.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.363                          
 Data arrival time                                                  20.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/L3
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMA_190_216/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK

 CLMA_190_216/Q2                   tco                   0.290      12.096 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=12)       0.825      12.921         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [7]
 CLMS_174_225/Y2                   td                    0.487      13.408 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_129/gateop_perm/Z
                                   net (fanout=1)        0.446      13.854         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N89724
 CLMA_182_228/Y3                   td                    0.315      14.169 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_131/gateop_perm/Z
                                   net (fanout=4)        0.572      14.741         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79283
 CLMA_186_208/Y0                   td                    0.210      14.951 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_43/gateop_perm/Z
                                   net (fanout=5)        0.125      15.076         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79376
 CLMA_186_208/Y1                   td                    0.212      15.288 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_2/gateop_perm/Z
                                   net (fanout=15)       0.510      15.798         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79598
 CLMS_186_225/Y1                   td                    0.468      16.266 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.762      17.028         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMA_194_217/Y0                   td                    0.210      17.238 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[2]/gateop_perm/Z
                                   net (fanout=2)        0.546      17.784         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [2]
 CLMS_190_209/COUT                 td                    0.507      18.291 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.291         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8315
                                   td                    0.058      18.349 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.349         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8317
 CLMS_190_213/COUT                 td                    0.058      18.407 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.407         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8319
                                   td                    0.058      18.465 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.465         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8321
 CLMS_190_217/COUT                 td                    0.058      18.523 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.523         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8323
                                   td                    0.058      18.581 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.581         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8325
 CLMS_190_221/COUT                 td                    0.058      18.639 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.639         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8327
                                   td                    0.058      18.697 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.697         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8329
 CLMS_190_225/COUT                 td                    0.058      18.755 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.755         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8331
                                   td                    0.058      18.813 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.813         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8333
 CLMS_190_229/COUT                 td                    0.058      18.871 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.871         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8335
 CLMS_190_233/Y1                   td                    0.498      19.369 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Y1
                                   net (fanout=1)        0.563      19.932         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [24]
 CLMS_186_245/D3                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/L3

 Data arrival time                                                  19.932         Logic Levels: 13 
                                                                                   Logic: 3.777ns(46.480%), Route: 4.349ns(53.520%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMS_186_245/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Setup time                                             -0.377    1011.343                          

 Data required time                                               1011.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.343                          
 Data arrival time                                                  19.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[0]/opit_0/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WD
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMS_174_185/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[0]/opit_0/CLK

 CLMS_174_185/Q1                   tco                   0.224      10.383 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[0]/opit_0/Q
                                   net (fanout=1)        0.316      10.699         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [0]
 CLMS_170_181/AD                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WD

 Data arrival time                                                  10.699         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.481%), Route: 0.316ns(58.519%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMS_170_181/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 clock pessimism                                        -1.611      10.195                          
 clock uncertainty                                       0.000      10.195                          

 Hold time                                               0.380      10.575                          

 Data required time                                                 10.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.575                          
 Data arrival time                                                  10.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[4]/opit_0/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WD
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMS_174_185/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[4]/opit_0/CLK

 CLMS_174_185/Q3                   tco                   0.221      10.380 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[4]/opit_0/Q
                                   net (fanout=1)        0.315      10.695         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [4]
 CLMS_174_181/AD                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WD

 Data arrival time                                                  10.695         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.231%), Route: 0.315ns(58.769%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMS_174_181/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WCLK
 clock pessimism                                        -1.618      10.188                          
 clock uncertainty                                       0.000      10.188                          

 Hold time                                               0.380      10.568                          

 Data required time                                                 10.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.568                          
 Data arrival time                                                  10.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WD
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMS_174_185/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/CLK

 CLMS_174_185/Q0                   tco                   0.222      10.381 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/Q
                                   net (fanout=1)        0.341      10.722         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [5]
 CLMS_174_177/CD                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WD

 Data arrival time                                                  10.722         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.432%), Route: 0.341ns(60.568%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMS_174_177/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WCLK
 clock pessimism                                        -1.618      10.188                          
 clock uncertainty                                       0.000      10.188                          

 Hold time                                               0.380      10.568                          

 Data required time                                                 10.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.568                          
 Data arrival time                                                  10.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_274_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_113/Q2                   tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.440       5.685         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_274_104/Y3                   td                    0.303       5.988 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.263       6.251         ms72xx_ctl/ms7200_ctl/_N79264
 CLMS_270_105/Y0                   td                    0.210       6.461 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.417       6.878         ms72xx_ctl/ms7200_ctl/_N79269
 CLMS_274_101/Y3                   td                    0.459       7.337 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.587       7.924         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_105/Y0                   td                    0.320       8.244 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.595       8.839         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_282_92/Y3                    td                    0.210       9.049 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.445       9.494         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_93/CECO                  td                    0.184       9.678 r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.678         ntR1753          
 CLMS_274_97/CECI                                                          r       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.678         Logic Levels: 6  
                                                                                   Logic: 1.976ns(41.838%), Route: 2.747ns(58.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMS_274_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.313     104.926                          
 clock uncertainty                                      -0.150     104.776                          

 Setup time                                             -0.729     104.047                          

 Data required time                                                104.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.047                          
 Data arrival time                                                   9.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.369                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_274_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_113/Q2                   tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.440       5.685         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_274_104/Y3                   td                    0.303       5.988 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.263       6.251         ms72xx_ctl/ms7200_ctl/_N79264
 CLMS_270_105/Y0                   td                    0.210       6.461 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.417       6.878         ms72xx_ctl/ms7200_ctl/_N79269
 CLMS_274_101/Y3                   td                    0.459       7.337 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.587       7.924         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_105/Y0                   td                    0.320       8.244 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.595       8.839         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_282_92/Y3                    td                    0.210       9.049 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.445       9.494         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_93/CECO                  td                    0.184       9.678 r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.678         ntR1753          
 CLMS_274_97/CECI                                                          r       ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.678         Logic Levels: 6  
                                                                                   Logic: 1.976ns(41.838%), Route: 2.747ns(58.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMS_274_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.313     104.926                          
 clock uncertainty                                      -0.150     104.776                          

 Setup time                                             -0.729     104.047                          

 Data required time                                                104.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.047                          
 Data arrival time                                                   9.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.369                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMS_274_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_113/Q2                   tco                   0.290       5.245 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.440       5.685         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_274_104/Y3                   td                    0.303       5.988 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.263       6.251         ms72xx_ctl/ms7200_ctl/_N79264
 CLMS_270_105/Y0                   td                    0.210       6.461 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.417       6.878         ms72xx_ctl/ms7200_ctl/_N79269
 CLMS_274_101/Y3                   td                    0.459       7.337 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.587       7.924         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_105/Y0                   td                    0.320       8.244 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.595       8.839         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_282_92/Y3                    td                    0.210       9.049 r       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.445       9.494         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_93/CECO                  td                    0.184       9.678 r       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.678         ntR1753          
 CLMS_274_97/CECI                                                          r       ms72xx_ctl/ms7200_ctl/data_in[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.678         Logic Levels: 6  
                                                                                   Logic: 1.976ns(41.838%), Route: 2.747ns(58.162%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMS_274_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/data_in[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.313     104.926                          
 clock uncertainty                                      -0.150     104.776                          

 Setup time                                             -0.729     104.047                          

 Data required time                                                104.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.047                          
 Data arrival time                                                   9.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.369                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_274_136/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_274_136/Q3                   tco                   0.221       4.834 f       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.217       5.051         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_278_128/ADA0[8]                                                       f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   5.051         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.457%), Route: 0.217ns(49.543%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 DRM_278_128/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.210       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                   5.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_274_136/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_274_136/Q3                   tco                   0.226       4.839 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.224       5.063         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_278_128/ADB0[8]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]

 Data arrival time                                                   5.063         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.222%), Route: 0.224ns(49.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 DRM_278_128/CLKB[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.140       4.789                          

 Data required time                                                  4.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.789                          
 Data arrival time                                                   5.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_274_136/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_274_136/Q1                   tco                   0.224       4.837 f       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.313       5.150         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_278_128/ADA0[6]                                                       f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   5.150         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.713%), Route: 0.313ns(58.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 DRM_278_128/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.210       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                   5.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.646
  Launch Clock Delay      :  4.978
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.606       4.978         ntclkbufg_9      
 CLMA_58_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_58_20/Q2                     tco                   0.290       5.268 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.265       5.533         coms1_reg_config/clock_20k_cnt [3]
 CLMA_58_16/Y1                     td                    0.460       5.993 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.584       6.577         coms1_reg_config/_N842
 CLMA_58_28/Y2                     td                    0.210       6.787 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.451       7.238         coms1_reg_config/N8
 CLMA_58_20/COUT                   td                    0.507       7.745 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.745         coms1_reg_config/_N7339
                                   td                    0.058       7.803 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.803         coms1_reg_config/_N7341
 CLMA_58_24/COUT                   td                    0.058       7.861 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.861         coms1_reg_config/_N7343
 CLMA_58_28/CIN                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.861         Logic Levels: 4  
                                                                                   Logic: 1.583ns(54.908%), Route: 1.300ns(45.092%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      41.927         _N34             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.562      44.646         ntclkbufg_9      
 CLMA_58_28/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.959                          
 clock uncertainty                                      -0.150      44.809                          

 Setup time                                             -0.170      44.639                          

 Data required time                                                 44.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.639                          
 Data arrival time                                                   7.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.778                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.640
  Launch Clock Delay      :  4.978
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.606       4.978         ntclkbufg_9      
 CLMA_58_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_58_20/Q2                     tco                   0.290       5.268 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.265       5.533         coms1_reg_config/clock_20k_cnt [3]
 CLMA_58_16/Y1                     td                    0.460       5.993 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.584       6.577         coms1_reg_config/_N842
 CLMA_58_28/Y2                     td                    0.210       6.787 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.451       7.238         coms1_reg_config/N8
 CLMA_58_20/COUT                   td                    0.507       7.745 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.745         coms1_reg_config/_N7339
                                   td                    0.058       7.803 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.803         coms1_reg_config/_N7341
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.803         Logic Levels: 3  
                                                                                   Logic: 1.525ns(53.982%), Route: 1.300ns(46.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      41.927         _N34             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.556      44.640         ntclkbufg_9      
 CLMA_58_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.953                          
 clock uncertainty                                      -0.150      44.803                          

 Setup time                                             -0.167      44.636                          

 Data required time                                                 44.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.636                          
 Data arrival time                                                   7.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.833                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.640
  Launch Clock Delay      :  4.978
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.606       4.978         ntclkbufg_9      
 CLMA_58_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_58_20/Q2                     tco                   0.290       5.268 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.265       5.533         coms1_reg_config/clock_20k_cnt [3]
 CLMA_58_16/Y1                     td                    0.460       5.993 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.584       6.577         coms1_reg_config/_N842
 CLMA_58_28/Y2                     td                    0.210       6.787 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.451       7.238         coms1_reg_config/N8
 CLMA_58_20/COUT                   td                    0.507       7.745 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.745         coms1_reg_config/_N7339
 CLMA_58_24/CIN                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.745         Logic Levels: 3  
                                                                                   Logic: 1.467ns(53.018%), Route: 1.300ns(46.982%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      41.927         _N34             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      43.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.556      44.640         ntclkbufg_9      
 CLMA_58_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.953                          
 clock uncertainty                                      -0.150      44.803                          

 Setup time                                             -0.170      44.633                          

 Data required time                                                 44.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.633                          
 Data arrival time                                                   7.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.888                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.983
  Launch Clock Delay      :  4.640
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.556       4.640         ntclkbufg_9      
 CLMA_58_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_58_24/Q0                     tco                   0.222       4.862 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.947         coms1_reg_config/clock_20k_cnt [5]
 CLMA_58_24/A1                                                             f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.947         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.611       4.983         ntclkbufg_9      
 CLMA_58_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.343       4.640                          
 clock uncertainty                                       0.000       4.640                          

 Hold time                                              -0.121       4.519                          

 Data required time                                                  4.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.519                          
 Data arrival time                                                   4.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.646
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.562       4.646         ntclkbufg_9      
 CLMA_58_28/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_58_28/Q0                     tco                   0.222       4.868 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.953         coms1_reg_config/clock_20k_cnt [9]
 CLMA_58_28/A1                                                             f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.953         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.617       4.989         ntclkbufg_9      
 CLMA_58_28/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.343       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.121       4.525                          

 Data required time                                                  4.525                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.525                          
 Data arrival time                                                   4.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.978
  Launch Clock Delay      :  4.635
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.084 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.551       4.635         ntclkbufg_9      
 CLMA_58_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_58_20/Q0                     tco                   0.222       4.857 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.943         coms1_reg_config/clock_20k_cnt [1]
 CLMA_58_20/A1                                                             f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.943         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       3.372 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.606       4.978         ntclkbufg_9      
 CLMA_58_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.343       4.635                          
 clock uncertainty                                       0.000       4.635                          

 Hold time                                              -0.121       4.514                          

 Data required time                                                  4.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.514                          
 Data arrival time                                                   4.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  6.206
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170      16.521         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.521 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.106         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.289      18.395 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.408      19.803         vs_in_test2      
 CLMA_194_92/Y2                    td                    0.478      20.281 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.251      20.532         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.212      20.744 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.800      21.544         fifo_rd_en_4     
                                   td                    0.477      22.021 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.021         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.058      22.079 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.079         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.058      22.137 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.137         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/Y2                    td                    0.271      22.408 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.497      22.905         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_49/Y3                    td                    0.459      23.364 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.401      23.765         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_45/COUT                  td                    0.515      24.280 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      24.280         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_49/CIN                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  24.280         Logic Levels: 6  
                                                                                   Logic: 2.817ns(45.627%), Route: 3.357ns(54.373%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.968         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.251      34.219                          
 clock uncertainty                                      -0.050      34.169                          

 Setup time                                             -0.357      33.812                          

 Data required time                                                 33.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.812                          
 Data arrival time                                                  24.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.532                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  6.206
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170      16.521         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.521 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.106         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.289      18.395 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.408      19.803         vs_in_test2      
 CLMA_194_92/Y2                    td                    0.478      20.281 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.251      20.532         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.212      20.744 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.800      21.544         fifo_rd_en_4     
                                   td                    0.477      22.021 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.021         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.058      22.079 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.079         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.058      22.137 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.137         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.058      22.195 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.195         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
 CLMS_190_61/Y1                    td                    0.498      22.693 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.459      23.152         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMS_186_49/Y1                    td                    0.468      23.620 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.398      24.018         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_49/B1                                                            r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                  24.018         Logic Levels: 6  
                                                                                   Logic: 2.596ns(43.911%), Route: 3.316ns(56.089%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.968         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.251      34.219                          
 clock uncertainty                                      -0.050      34.169                          

 Setup time                                             -0.316      33.853                          

 Data required time                                                 33.853                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.853                          
 Data arrival time                                                  24.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.835                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  6.206
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170      16.521         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.521 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.106         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.289      18.395 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.408      19.803         vs_in_test2      
 CLMA_194_92/Y2                    td                    0.478      20.281 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.251      20.532         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.212      20.744 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.800      21.544         fifo_rd_en_4     
                                   td                    0.477      22.021 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.021         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.058      22.079 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.079         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.058      22.137 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.137         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.058      22.195 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.195         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                   td                    0.058      22.253 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.253         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9499
 CLMS_190_61/Y2                    td                    0.271      22.524 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.567      23.091         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_49/Y2                    td                    0.210      23.301 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.254      23.555         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_49/B3                                                            r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  23.555         Logic Levels: 6  
                                                                                   Logic: 2.169ns(39.805%), Route: 3.280ns(60.195%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.968         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.251      34.219                          
 clock uncertainty                                      -0.050      34.169                          

 Setup time                                             -0.483      33.686                          

 Data required time                                                 33.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.686                          
 Data arrival time                                                  23.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.131                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[9]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[9]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  5.554
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823      27.823         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.823 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.354         ntclkbufg_7      
 CLMA_174_28/CLK                                                           r       cmos2_8_16bit/pdata_out1[9]/opit_0/CLK

 CLMA_174_28/Q2                    tco                   0.228      29.582 r       cmos2_8_16bit/pdata_out1[9]/opit_0/Q
                                   net (fanout=1)        0.228      29.810         cmos2_8_16bit/pdata_out1 [9]
 CLMS_174_25/M2                                                            r       cmos2_8_16bit/pdata_out2[9]/opit_0/D

 Data arrival time                                                  29.810         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.000%), Route: 0.228ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847      31.098         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.446 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.446         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.446 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.222         ntclkbufg_3      
 CLMS_174_25/CLK                                                           r       cmos2_8_16bit/pdata_out2[9]/opit_0/CLK
 clock pessimism                                        -0.251      34.971                          
 clock uncertainty                                       0.050      35.021                          

 Hold time                                              -0.014      35.007                          

 Data required time                                                 35.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.007                          
 Data arrival time                                                  29.810                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.197                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[13]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[13]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  5.554
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823      27.823         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.823 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.354         ntclkbufg_7      
 CLMS_170_41/CLK                                                           r       cmos2_8_16bit/pdata_out1[13]/opit_0/CLK

 CLMS_170_41/Q1                    tco                   0.229      29.583 r       cmos2_8_16bit/pdata_out1[13]/opit_0/Q
                                   net (fanout=1)        0.228      29.811         cmos2_8_16bit/pdata_out1 [13]
 CLMS_170_45/M0                                                            r       cmos2_8_16bit/pdata_out2[13]/opit_0/D

 Data arrival time                                                  29.811         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.109%), Route: 0.228ns(49.891%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847      31.098         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.446 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.446         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.446 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.222         ntclkbufg_3      
 CLMS_170_45/CLK                                                           r       cmos2_8_16bit/pdata_out2[13]/opit_0/CLK
 clock pessimism                                        -0.251      34.971                          
 clock uncertainty                                       0.050      35.021                          

 Hold time                                              -0.014      35.007                          

 Data required time                                                 35.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.007                          
 Data arrival time                                                  29.811                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.196                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[4]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[4]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  5.554
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823      27.823         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.823 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.354         ntclkbufg_7      
 CLMS_174_29/CLK                                                           r       cmos2_8_16bit/pdata_out1[4]/opit_0/CLK

 CLMS_174_29/Q1                    tco                   0.229      29.583 r       cmos2_8_16bit/pdata_out1[4]/opit_0/Q
                                   net (fanout=1)        0.325      29.908         cmos2_8_16bit/pdata_out1 [4]
 CLMS_170_33/M1                                                            r       cmos2_8_16bit/pdata_out2[4]/opit_0/D

 Data arrival time                                                  29.908         Logic Levels: 0  
                                                                                   Logic: 0.229ns(41.336%), Route: 0.325ns(58.664%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847      31.098         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.446 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.446         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.446 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.222         ntclkbufg_3      
 CLMS_170_33/CLK                                                           r       cmos2_8_16bit/pdata_out2[4]/opit_0/CLK
 clock pessimism                                        -0.251      34.971                          
 clock uncertainty                                       0.050      35.021                          

 Hold time                                              -0.014      35.007                          

 Data required time                                                 35.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.007                          
 Data arrival time                                                  29.908                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : x_scale_4[9]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585     700.954         ntclkbufg_0      
 DRM_142_108/CLKA[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_108/QA0[0]                tco                   2.351     703.305 f       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=3)        1.745     705.050         x_scale_reg[9]   
 CLMS_202_89/M0                                                            f       x_scale_4[9]/opit_0/D

 Data arrival time                                                 705.050         Logic Levels: 0  
                                                                                   Logic: 2.351ns(57.397%), Route: 1.745ns(42.603%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047     691.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     691.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036     696.436         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249     696.685 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     696.685         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     696.685 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     698.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     698.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531     700.368         ntclkbufg_3      
 CLMS_202_89/CLK                                                           r       x_scale_4[9]/opit_0/CLK
 clock pessimism                                         0.000     700.368                          
 clock uncertainty                                      -0.050     700.318                          

 Setup time                                             -0.088     700.230                          

 Data required time                                                700.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                700.230                          
 Data arrival time                                                 705.050                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_4[12]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585     700.954         ntclkbufg_0      
 DRM_178_168/CLKA[0]                                                       r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_178_168/QA0[3]                tco                   2.351     703.305 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[3]
                                   net (fanout=4)        1.728     705.033         y_scale_reg[12]  
 CLMS_202_113/M1                                                           f       y_scale_4[12]/opit_0/D

 Data arrival time                                                 705.033         Logic Levels: 0  
                                                                                   Logic: 2.351ns(57.637%), Route: 1.728ns(42.363%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047     691.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     691.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036     696.436         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249     696.685 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     696.685         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     696.685 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     698.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     698.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531     700.368         ntclkbufg_3      
 CLMS_202_113/CLK                                                          r       y_scale_4[12]/opit_0/CLK
 clock pessimism                                         0.000     700.368                          
 clock uncertainty                                      -0.050     700.318                          

 Setup time                                             -0.088     700.230                          

 Data required time                                                700.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                700.230                          
 Data arrival time                                                 705.033                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.803                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_4[10]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585     700.954         ntclkbufg_0      
 DRM_178_168/CLKA[0]                                                       r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_178_168/QA0[1]                tco                   2.351     703.305 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=3)        1.667     704.972         y_scale_reg[10]  
 CLMS_202_113/M0                                                           f       y_scale_4[10]/opit_0/D

 Data arrival time                                                 704.972         Logic Levels: 0  
                                                                                   Logic: 2.351ns(58.512%), Route: 1.667ns(41.488%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047     691.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     691.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036     696.436         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249     696.685 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     696.685         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     696.685 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152     698.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     698.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531     700.368         ntclkbufg_3      
 CLMS_202_113/CLK                                                          r       y_scale_4[10]/opit_0/CLK
 clock pessimism                                         0.000     700.368                          
 clock uncertainty                                      -0.050     700.318                          

 Setup time                                             -0.088     700.230                          

 Data required time                                                700.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                700.230                          
 Data arrival time                                                 704.972                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : TARGET_H_NUM_4[0]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531    1200.386         ntclkbufg_0      
 CLMA_170_116/CLK                                                          r       u_key_config/h_num_reg[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_116/Q0                   tco                   0.226    1200.612 r       u_key_config/h_num_reg[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.357    1200.969         TARGET_H_NUM_reg[0]
 CLMS_174_97/M2                                                            r       TARGET_H_NUM_4[0]/opit_0/D

 Data arrival time                                                1200.969         Logic Levels: 0  
                                                                                   Logic: 0.226ns(38.765%), Route: 0.357ns(61.235%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254    1191.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126    1191.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847    1197.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348    1197.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1197.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1197.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1199.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1199.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585    1201.422         ntclkbufg_3      
 CLMS_174_97/CLK                                                           r       TARGET_H_NUM_4[0]/opit_0/CLK
 clock pessimism                                         0.000    1201.422                          
 clock uncertainty                                       0.050    1201.472                          

 Hold time                                              -0.014    1201.458                          

 Data required time                                               1201.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1201.458                          
 Data arrival time                                                1200.969                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_4[6]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531    1200.386         ntclkbufg_0      
 CLMS_174_129/CLK                                                          r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK

 CLMS_174_129/Q1                   tco                   0.229    1200.615 r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.387    1201.002         TARGET_H_NUM_reg[6]
 CLMS_174_97/M0                                                            r       TARGET_H_NUM_4[6]/opit_0/D

 Data arrival time                                                1201.002         Logic Levels: 0  
                                                                                   Logic: 0.229ns(37.175%), Route: 0.387ns(62.825%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254    1191.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126    1191.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847    1197.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348    1197.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1197.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1197.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1199.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1199.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585    1201.422         ntclkbufg_3      
 CLMS_174_97/CLK                                                           r       TARGET_H_NUM_4[6]/opit_0/CLK
 clock pessimism                                         0.000    1201.422                          
 clock uncertainty                                       0.050    1201.472                          

 Hold time                                              -0.014    1201.458                          

 Data required time                                               1201.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1201.458                          
 Data arrival time                                                1201.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.456                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_4[10]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531    1200.386         ntclkbufg_0      
 CLMS_174_133/CLK                                                          r       u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/CLK

 CLMS_174_133/Q1                   tco                   0.229    1200.615 r       u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.412    1201.027         TARGET_H_NUM_reg[10]
 CLMS_174_109/M0                                                           r       TARGET_H_NUM_4[10]/opit_0/D

 Data arrival time                                                1201.027         Logic Levels: 0  
                                                                                   Logic: 0.229ns(35.725%), Route: 0.412ns(64.275%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254    1191.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126    1191.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847    1197.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348    1197.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1197.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1197.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    1199.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1199.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585    1201.422         ntclkbufg_3      
 CLMS_174_109/CLK                                                          r       TARGET_H_NUM_4[10]/opit_0/CLK
 clock pessimism                                         0.000    1201.422                          
 clock uncertainty                                       0.050    1201.472                          

 Hold time                                              -0.014    1201.458                          

 Data required time                                               1201.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1201.458                          
 Data arrival time                                                1201.027                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.431                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  11.422
  Clock Pessimism Removal :  1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 CLMS_202_101/CLK                                                          r       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_202_101/Q1                   tco                   0.291      11.713 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255      11.968         scaler_4/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.474      12.442 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.442         scaler_4/ram_fifo_ctrl_inst/_N10020
 CLMS_202_101/Y3                   td                    0.501      12.943 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Y1
                                   net (fanout=3)        0.589      13.532         scaler_4/ram_fifo_ctrl_inst/current_row [4]
 CLMS_202_113/COUT                 td                    0.344      13.876 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.876         scaler_4/ram_fifo_ctrl_inst/N63.co [6]
 CLMS_202_117/Y1                   td                    0.498      14.374 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.721      15.095         scaler_4/ram_fifo_ctrl_inst/N63
 CLMA_194_92/Y1                    td                    0.316      15.411 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.800      16.211         fifo_rd_en_4     
                                   td                    0.477      16.688 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.688         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.058      16.746 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.746         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.058      16.804 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.804         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/Y2                    td                    0.271      17.075 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.497      17.572         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_49/Y3                    td                    0.459      18.031 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.401      18.432         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_45/COUT                  td                    0.515      18.947 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.947         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_49/CIN                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  18.947         Logic Levels: 8  
                                                                                   Logic: 4.262ns(56.638%), Route: 3.263ns(43.362%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.968         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.218      35.186                          
 clock uncertainty                                      -0.050      35.136                          

 Setup time                                             -0.357      34.779                          

 Data required time                                                 34.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.779                          
 Data arrival time                                                  18.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.832                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  11.422
  Clock Pessimism Removal :  1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 CLMS_202_101/CLK                                                          r       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_202_101/Q1                   tco                   0.291      11.713 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255      11.968         scaler_4/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.474      12.442 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.442         scaler_4/ram_fifo_ctrl_inst/_N10020
 CLMS_202_101/Y3                   td                    0.501      12.943 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Y1
                                   net (fanout=3)        0.589      13.532         scaler_4/ram_fifo_ctrl_inst/current_row [4]
 CLMS_202_113/COUT                 td                    0.344      13.876 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.876         scaler_4/ram_fifo_ctrl_inst/N63.co [6]
 CLMS_202_117/Y1                   td                    0.498      14.374 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.721      15.095         scaler_4/ram_fifo_ctrl_inst/N63
 CLMA_194_92/Y1                    td                    0.316      15.411 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.800      16.211         fifo_rd_en_4     
                                   td                    0.477      16.688 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.688         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.058      16.746 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.746         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.058      16.804 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.804         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.058      16.862 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.862         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
 CLMS_190_61/Y1                    td                    0.498      17.360 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.459      17.819         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMS_186_49/Y1                    td                    0.468      18.287 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.398      18.685         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_49/B1                                                            r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                  18.685         Logic Levels: 8  
                                                                                   Logic: 4.041ns(55.638%), Route: 3.222ns(44.362%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.968         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.218      35.186                          
 clock uncertainty                                      -0.050      35.136                          

 Setup time                                             -0.316      34.820                          

 Data required time                                                 34.820                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.820                          
 Data arrival time                                                  18.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.135                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  11.422
  Clock Pessimism Removal :  1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 CLMS_202_101/CLK                                                          r       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_202_101/Q1                   tco                   0.291      11.713 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.255      11.968         scaler_4/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.474      12.442 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      12.442         scaler_4/ram_fifo_ctrl_inst/_N10020
 CLMS_202_101/Y3                   td                    0.501      12.943 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Y1
                                   net (fanout=3)        0.589      13.532         scaler_4/ram_fifo_ctrl_inst/current_row [4]
 CLMS_202_113/COUT                 td                    0.344      13.876 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.876         scaler_4/ram_fifo_ctrl_inst/N63.co [6]
 CLMS_202_117/Y1                   td                    0.498      14.374 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.721      15.095         scaler_4/ram_fifo_ctrl_inst/N63
 CLMA_194_92/Y1                    td                    0.316      15.411 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.800      16.211         fifo_rd_en_4     
                                   td                    0.477      16.688 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.688         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.058      16.746 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.746         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.058      16.804 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.804         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.058      16.862 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.862         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                   td                    0.058      16.920 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      16.920         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9499
 CLMS_190_61/Y2                    td                    0.271      17.191 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.567      17.758         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_49/Y2                    td                    0.210      17.968 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.254      18.222         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_49/B3                                                            r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  18.222         Logic Levels: 8  
                                                                                   Logic: 3.614ns(53.147%), Route: 3.186ns(46.853%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.968         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.218      35.186                          
 clock uncertainty                                      -0.050      35.136                          

 Setup time                                             -0.483      34.653                          

 Data required time                                                 34.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.653                          
 Data arrival time                                                  18.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.431                          
====================================================================================================

====================================================================================================

Startpoint  : image_size_down_without_fifo_4/tdata[15]/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  10.168
  Clock Pessimism Removal :  -1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036       6.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.485 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.485         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.485 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.168         ntclkbufg_3      
 CLMS_174_25/CLK                                                           r       image_size_down_without_fifo_4/tdata[15]/opit_0/CLK

 CLMS_174_25/Q2                    tco                   0.224      10.392 f       image_size_down_without_fifo_4/tdata[15]/opit_0/Q
                                   net (fanout=1)        0.212      10.604         tdata_o_4[15]    
 DRM_178_24/DA0[7]                                                         f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                  10.604         Logic Levels: 0  
                                                                                   Logic: 0.224ns(51.376%), Route: 0.212ns(48.624%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 DRM_178_24/CLKA[0]                                                        r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.218      10.204                          
 clock uncertainty                                       0.000      10.204                          

 Hold time                                               0.156      10.360                          

 Data required time                                                 10.360                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.360                          
 Data arrival time                                                  10.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[14]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_o[14]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  10.168
  Clock Pessimism Removal :  -1.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036       6.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.485 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.485         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.485 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.168         ntclkbufg_3      
 CLMA_174_48/CLK                                                           r       cmos2_8_16bit/pdata_out2[14]/opit_0/CLK

 CLMA_174_48/Q3                    tco                   0.221      10.389 f       cmos2_8_16bit/pdata_out2[14]/opit_0/Q
                                   net (fanout=1)        0.084      10.473         cmos2_8_16bit/pdata_out2 [14]
 CLMA_174_48/AD                                                            f       cmos2_8_16bit/pdata_o[14]/opit_0/D

 Data arrival time                                                  10.473         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 CLMA_174_48/CLK                                                           r       cmos2_8_16bit/pdata_o[14]/opit_0/CLK
 clock pessimism                                        -1.254      10.168                          
 clock uncertainty                                       0.000      10.168                          

 Hold time                                               0.053      10.221                          

 Data required time                                                 10.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.221                          
 Data arrival time                                                  10.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  10.168
  Clock Pessimism Removal :  -1.254

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036       6.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.485 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.485         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.485 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.168         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_186_40/Q3                    tco                   0.221      10.389 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      10.473         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMA_186_40/AD                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  10.473         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -1.254      10.168                          
 clock uncertainty                                       0.000      10.168                          

 Hold time                                               0.053      10.221                          

 Data required time                                                 10.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.221                          
 Data arrival time                                                  10.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.562   11407.334         nt_rstn_out      
 CLMA_194_92/Y2                    td                    0.210   11407.544 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.251   11407.795         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.212   11408.007 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.800   11408.807         fifo_rd_en_4     
                                   td                    0.477   11409.284 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.284         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.058   11409.342 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.342         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.058   11409.400 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.400         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/Y2                    td                    0.271   11409.671 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.497   11410.168         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_49/Y3                    td                    0.459   11410.627 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.401   11411.028         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_45/COUT                  td                    0.515   11411.543 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000   11411.543         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_49/CIN                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                               11411.543         Logic Levels: 8  
                                                                                   Logic: 3.497ns(53.081%), Route: 3.091ns(46.919%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036   11406.436         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.685         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.368         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11410.368                          
 clock uncertainty                                      -0.050   11410.318                          

 Setup time                                             -0.357   11409.961                          

 Data required time                                              11409.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11409.961                          
 Data arrival time                                               11411.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.582                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.562   11407.334         nt_rstn_out      
 CLMA_194_92/Y2                    td                    0.210   11407.544 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.251   11407.795         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.212   11408.007 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.800   11408.807         fifo_rd_en_4     
                                   td                    0.477   11409.284 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.284         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.058   11409.342 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.342         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.058   11409.400 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.400         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.058   11409.458 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.458         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
 CLMS_190_61/Y1                    td                    0.498   11409.956 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.459   11410.415         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMS_186_49/Y1                    td                    0.468   11410.883 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.398   11411.281         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_49/B1                                                            r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                               11411.281         Logic Levels: 8  
                                                                                   Logic: 3.276ns(51.786%), Route: 3.050ns(48.214%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036   11406.436         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.685         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.368         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11410.368                          
 clock uncertainty                                      -0.050   11410.318                          

 Setup time                                             -0.316   11410.002                          

 Data required time                                              11410.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11410.002                          
 Data arrival time                                               11411.281                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.279                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.562   11407.334         nt_rstn_out      
 CLMA_194_92/Y2                    td                    0.210   11407.544 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.251   11407.795         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.212   11408.007 r       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.800   11408.807         fifo_rd_en_4     
                                   td                    0.477   11409.284 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.284         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.058   11409.342 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.342         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.058   11409.400 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.400         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.058   11409.458 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.458         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                   td                    0.058   11409.516 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11409.516         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9499
 CLMS_190_61/Y2                    td                    0.271   11409.787 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.567   11410.354         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_49/Y2                    td                    0.210   11410.564 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.254   11410.818         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_49/B3                                                            r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                               11410.818         Logic Levels: 8  
                                                                                   Logic: 2.849ns(48.593%), Route: 3.014ns(51.407%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036   11406.436         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.685         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.368         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11410.368                          
 clock uncertainty                                      -0.050   11410.318                          

 Setup time                                             -0.483   11409.835                          

 Data required time                                              11409.835                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11409.835                          
 Data arrival time                                               11410.818                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.983                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.809  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.224       4.837 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.355       5.192         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.194       5.386 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.335       5.721         nt_rstn_out      
 CLMS_186_89/Y3                    td                    0.156       5.877 f       scaler_4/ram_fifo_ctrl_inst/N73/gateop_perm/Z
                                   net (fanout=2)        0.440       6.317         scaler_4/wr_en   
 DRM_178_88/WEA[0]                                                         f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   6.317         Logic Levels: 2  
                                                                                   Logic: 0.574ns(33.685%), Route: 1.130ns(66.315%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 DRM_178_88/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      11.422                          
 clock uncertainty                                       0.050      11.472                          

 Hold time                                               0.082      11.554                          

 Data required time                                                 11.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.554                          
 Data arrival time                                                   6.317                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.237                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.809  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.224       4.837 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.355       5.192         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.194       5.386 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.335       5.721         nt_rstn_out      
 CLMS_186_89/Y3                    td                    0.156       5.877 f       scaler_4/ram_fifo_ctrl_inst/N73/gateop_perm/Z
                                   net (fanout=2)        0.502       6.379         scaler_4/wr_en   
 DRM_178_68/WEA[0]                                                         f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   6.379         Logic Levels: 2  
                                                                                   Logic: 0.574ns(32.503%), Route: 1.192ns(67.497%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 DRM_178_68/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      11.422                          
 clock uncertainty                                       0.050      11.472                          

 Hold time                                               0.082      11.554                          

 Data required time                                                 11.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.554                          
 Data arrival time                                                   6.379                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.175                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : image_size_down_without_fifo_4/row_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.809  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.823       6.211         nt_rstn_out      
 CLMA_174_52/Y0                    td                    0.162       6.373 r       image_size_down_without_fifo_4/N45/gateop_perm/Z
                                   net (fanout=9)        0.308       6.681         image_size_down_without_fifo_4/N45
 CLMA_170_52/RS                                                            r       image_size_down_without_fifo_4/row_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.681         Logic Levels: 2  
                                                                                   Logic: 0.588ns(28.433%), Route: 1.480ns(71.567%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 CLMA_170_52/CLK                                                           r       image_size_down_without_fifo_4/row_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000      11.422                          
 clock uncertainty                                       0.050      11.472                          

 Hold time                                              -0.242      11.230                          

 Data required time                                                 11.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.230                          
 Data arrival time                                                   6.681                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : x_scale_1[9]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585     700.954         ntclkbufg_0      
 DRM_142_108/CLKA[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_108/QA0[0]                tco                   2.351     703.305 f       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=3)        1.598     704.903         x_scale_reg[9]   
 CLMS_202_77/M0                                                            f       x_scale_1[9]/opit_0/D

 Data arrival time                                                 704.903         Logic Levels: 0  
                                                                                   Logic: 2.351ns(59.534%), Route: 1.598ns(40.466%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047     691.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048     691.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992     692.363         _N33             
 IOCKGATE_86_20/OUT                td                    0.249     692.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     692.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     692.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621     694.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     694.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531     695.764         ntclkbufg_2      
 CLMS_202_77/CLK                                                           r       x_scale_1[9]/opit_0/CLK
 clock pessimism                                         0.000     695.764                          
 clock uncertainty                                      -0.050     695.714                          

 Setup time                                             -0.088     695.626                          

 Data required time                                                695.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                695.626                          
 Data arrival time                                                 704.903                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.277                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_1[10]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585     700.954         ntclkbufg_0      
 DRM_178_168/CLKA[0]                                                       r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_178_168/QA0[1]                tco                   2.351     703.305 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=3)        1.475     704.780         y_scale_reg[10]  
 CLMA_214_112/M2                                                           f       y_scale_1[10]/opit_0/D

 Data arrival time                                                 704.780         Logic Levels: 0  
                                                                                   Logic: 2.351ns(61.448%), Route: 1.475ns(38.552%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047     691.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048     691.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992     692.363         _N33             
 IOCKGATE_86_20/OUT                td                    0.249     692.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     692.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     692.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621     694.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     694.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531     695.764         ntclkbufg_2      
 CLMA_214_112/CLK                                                          r       y_scale_1[10]/opit_0/CLK
 clock pessimism                                         0.000     695.764                          
 clock uncertainty                                      -0.050     695.714                          

 Setup time                                             -0.088     695.626                          

 Data required time                                                695.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                695.626                          
 Data arrival time                                                 704.780                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : x_scale_1[10]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254     691.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076     691.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438     693.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     693.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     695.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     695.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     696.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     697.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     697.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     697.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191     699.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     699.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585     700.954         ntclkbufg_0      
 DRM_142_108/CLKA[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_108/QA0[1]                tco                   2.351     703.305 f       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=3)        1.471     704.776         x_scale_reg[10]  
 CLMS_202_81/M2                                                            f       x_scale_1[10]/opit_0/D

 Data arrival time                                                 704.776         Logic Levels: 0  
                                                                                   Logic: 2.351ns(61.512%), Route: 1.471ns(38.488%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047     691.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048     691.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992     692.363         _N33             
 IOCKGATE_86_20/OUT                td                    0.249     692.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     692.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     692.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621     694.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     694.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531     695.764         ntclkbufg_2      
 CLMS_202_81/CLK                                                           r       x_scale_1[10]/opit_0/CLK
 clock pessimism                                         0.000     695.764                          
 clock uncertainty                                      -0.050     695.714                          

 Setup time                                             -0.088     695.626                          

 Data required time                                                695.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                695.626                          
 Data arrival time                                                 704.776                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[4]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_1[4]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531    1200.386         ntclkbufg_0      
 CLMS_174_125/CLK                                                          r       u_key_config/h_num_reg[4]/opit_0_inv_A2Q21/CLK

 CLMS_174_125/Q3                   tco                   0.226    1200.612 r       u_key_config/h_num_reg[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.369    1200.981         TARGET_H_NUM_reg[4]
 CLMA_174_104/M1                                                           r       TARGET_H_NUM_1[4]/opit_0/D

 Data arrival time                                                1200.981         Logic Levels: 0  
                                                                                   Logic: 0.226ns(37.983%), Route: 0.369ns(62.017%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254    1191.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076    1191.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010    1192.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1192.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650    1194.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1194.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585    1195.999         ntclkbufg_2      
 CLMA_174_104/CLK                                                          r       TARGET_H_NUM_1[4]/opit_0/CLK
 clock pessimism                                         0.000    1195.999                          
 clock uncertainty                                       0.050    1196.049                          

 Hold time                                              -0.014    1196.035                          

 Data required time                                               1196.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.035                          
 Data arrival time                                                1200.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_1[2]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531    1200.386         ntclkbufg_0      
 CLMS_174_125/CLK                                                          r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMS_174_125/Q1                   tco                   0.229    1200.615 r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.369    1200.984         TARGET_H_NUM_reg[2]
 CLMA_174_104/M0                                                           r       TARGET_H_NUM_1[2]/opit_0/D

 Data arrival time                                                1200.984         Logic Levels: 0  
                                                                                   Logic: 0.229ns(38.294%), Route: 0.369ns(61.706%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254    1191.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076    1191.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010    1192.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1192.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650    1194.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1194.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585    1195.999         ntclkbufg_2      
 CLMA_174_104/CLK                                                          r       TARGET_H_NUM_1[2]/opit_0/CLK
 clock pessimism                                         0.000    1195.999                          
 clock uncertainty                                       0.050    1196.049                          

 Hold time                                              -0.014    1196.035                          

 Data required time                                               1196.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.035                          
 Data arrival time                                                1200.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : TARGET_H_NUM_1[0]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1191.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1191.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395    1193.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1193.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1195.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1195.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1196.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1196.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1196.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1196.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1198.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1198.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531    1200.386         ntclkbufg_0      
 CLMA_170_116/CLK                                                          r       u_key_config/h_num_reg[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_116/Q0                   tco                   0.222    1200.608 f       u_key_config/h_num_reg[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.470    1201.078         TARGET_H_NUM_reg[0]
 CLMA_174_104/CD                                                           f       TARGET_H_NUM_1[0]/opit_0/D

 Data arrival time                                                1201.078         Logic Levels: 0  
                                                                                   Logic: 0.222ns(32.081%), Route: 0.470ns(67.919%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254    1191.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1191.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076    1191.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010    1192.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1192.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1192.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650    1194.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1194.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585    1195.999         ntclkbufg_2      
 CLMA_174_104/CLK                                                          r       TARGET_H_NUM_1[0]/opit_0/CLK
 clock pessimism                                         0.000    1195.999                          
 clock uncertainty                                       0.050    1196.049                          

 Hold time                                               0.053    1196.102                          

 Data required time                                               1196.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1196.102                          
 Data arrival time                                                1201.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.976                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.289      17.710 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.925      18.635         vs_in_test       
 CLMA_190_84/Y2                    td                    0.478      19.113 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.120      19.233         N65              
 CLMS_190_85/Y0                    td                    0.210      19.443 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.777      20.220         fifo_rd_en_1     
                                   td                    0.326      20.546 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      20.546         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
 CLMA_174_68/COUT                  td                    0.058      20.604 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      20.604         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
 CLMA_174_72/Y1                    td                    0.498      21.102 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.614      21.716         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [6]
 CLMS_166_49/Y2                    td                    0.210      21.926 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[6]/gateop_perm/Z
                                   net (fanout=1)        0.264      22.190         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_166_44/COUT                  td                    0.348      22.538 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.538         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_166_48/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  22.538         Logic Levels: 6  
                                                                                   Logic: 2.417ns(47.235%), Route: 2.700ns(52.765%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Setup time                                             -0.357      29.206                          

 Data required time                                                 29.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.206                          
 Data arrival time                                                  22.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.668                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.289      17.710 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.925      18.635         vs_in_test       
 CLMA_190_84/Y2                    td                    0.478      19.113 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.120      19.233         N65              
 CLMS_190_85/Y0                    td                    0.210      19.443 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.777      20.220         fifo_rd_en_1     
                                   td                    0.326      20.546 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      20.546         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
 CLMA_174_68/COUT                  td                    0.058      20.604 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      20.604         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                   td                    0.058      20.662 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      20.662         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
 CLMA_174_72/COUT                  td                    0.058      20.720 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      20.720         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                   td                    0.058      20.778 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      20.778         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8644
 CLMA_174_76/Y2                    td                    0.271      21.049 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.648      21.697         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_166_52/Y2                    td                    0.210      21.907 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/Z
                                   net (fanout=1)        0.267      22.174         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_166_48/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  22.174         Logic Levels: 6  
                                                                                   Logic: 2.016ns(42.415%), Route: 2.737ns(57.585%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Setup time                                             -0.483      29.080                          

 Data required time                                                 29.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.080                          
 Data arrival time                                                  22.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.906                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.289      17.710 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.925      18.635         vs_in_test       
 CLMA_190_84/Y2                    td                    0.478      19.113 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.120      19.233         N65              
 CLMS_190_85/Y0                    td                    0.210      19.443 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.777      20.220         fifo_rd_en_1     
                                   td                    0.326      20.546 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      20.546         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
 CLMA_174_68/COUT                  td                    0.058      20.604 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      20.604         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                   td                    0.058      20.662 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      20.662         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
 CLMA_174_72/COUT                  td                    0.058      20.720 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      20.720         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
 CLMA_174_76/Y1                    td                    0.498      21.218 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.697      21.915         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_166_48/Y2                    td                    0.210      22.125 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.119      22.244         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_166_48/B1                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                  22.244         Logic Levels: 6  
                                                                                   Logic: 2.185ns(45.304%), Route: 2.638ns(54.696%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Setup time                                             -0.316      29.247                          

 Data required time                                                 29.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.247                          
 Data arrival time                                                  22.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.003                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[5]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[5]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMA_138_45/CLK                                                           r       cmos1_8_16bit/pdata_out1[5]/opit_0/CLK

 CLMA_138_45/Y2                    tco                   0.284      29.272 f       cmos1_8_16bit/pdata_out1[5]/opit_0/Q
                                   net (fanout=1)        0.084      29.356         cmos1_8_16bit/pdata_out1 [5]
 CLMA_138_44/CD                                                            f       cmos1_8_16bit/pdata_out2[5]/opit_0/D

 Data arrival time                                                  29.356         Logic Levels: 0  
                                                                                   Logic: 0.284ns(77.174%), Route: 0.084ns(22.826%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N33             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMA_138_44/CLK                                                           r       cmos1_8_16bit/pdata_out2[5]/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Hold time                                               0.053      29.653                          

 Data required time                                                 29.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.653                          
 Data arrival time                                                  29.356                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.297                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[9]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[9]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[9]/opit_0/CLK

 CLMA_138_32/Q1                    tco                   0.224      29.212 f       cmos1_8_16bit/pdata_out1[9]/opit_0/Q
                                   net (fanout=1)        0.185      29.397         cmos1_8_16bit/pdata_out1 [9]
 CLMA_138_33/AD                                                            f       cmos1_8_16bit/pdata_out2[9]/opit_0/D

 Data arrival time                                                  29.397         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N33             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMA_138_33/CLK                                                           r       cmos1_8_16bit/pdata_out2[9]/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Hold time                                               0.053      29.653                          

 Data required time                                                 29.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.653                          
 Data arrival time                                                  29.397                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.256                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[8]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[8]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0/CLK

 CLMA_138_32/Y0                    tco                   0.284      29.272 f       cmos1_8_16bit/pdata_out1[8]/opit_0/Q
                                   net (fanout=1)        0.185      29.457         cmos1_8_16bit/pdata_out1 [8]
 CLMA_138_33/CD                                                            f       cmos1_8_16bit/pdata_out2[8]/opit_0/D

 Data arrival time                                                  29.457         Logic Levels: 0  
                                                                                   Logic: 0.284ns(60.554%), Route: 0.185ns(39.446%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N33             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMA_138_33/CLK                                                           r       cmos1_8_16bit/pdata_out2[8]/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Hold time                                               0.053      29.653                          

 Data required time                                                 29.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.653                          
 Data arrival time                                                  29.457                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.196                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMS_190_97/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_190_97/Q1                    tco                   0.291       6.290 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.389       6.679         scaler_1/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.474       7.153 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.153         scaler_1/ram_fifo_ctrl_inst/_N10052
 CLMS_190_97/COUT                  td                    0.058       7.211 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       7.211         scaler_1/ram_fifo_ctrl_inst/_N10054
                                   td                    0.058       7.269 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.269         scaler_1/ram_fifo_ctrl_inst/_N10056
 CLMS_190_101/Y2                   td                    0.271       7.540 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.591       8.131         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_194_97/COUT                  td                    0.515       8.646 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.646         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_194_101/Y1                   td                    0.498       9.144 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.565       9.709         scaler_1/ram_fifo_ctrl_inst/N62
 CLMS_190_85/Y0                    td                    0.487      10.196 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.777      10.973         fifo_rd_en_1     
                                   td                    0.326      11.299 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.299         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
 CLMA_174_68/COUT                  td                    0.058      11.357 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.357         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
 CLMA_174_72/Y1                    td                    0.498      11.855 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.614      12.469         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [6]
 CLMS_166_49/Y2                    td                    0.210      12.679 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[6]/gateop_perm/Z
                                   net (fanout=1)        0.264      12.943         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_166_44/COUT                  td                    0.348      13.291 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.291         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_166_48/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  13.291         Logic Levels: 9  
                                                                                   Logic: 4.092ns(56.116%), Route: 3.200ns(43.884%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Setup time                                             -0.357      29.356                          

 Data required time                                                 29.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.356                          
 Data arrival time                                                  13.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.065                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMS_190_97/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_190_97/Q1                    tco                   0.291       6.290 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.389       6.679         scaler_1/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.474       7.153 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.153         scaler_1/ram_fifo_ctrl_inst/_N10052
 CLMS_190_97/COUT                  td                    0.058       7.211 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       7.211         scaler_1/ram_fifo_ctrl_inst/_N10054
                                   td                    0.058       7.269 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.269         scaler_1/ram_fifo_ctrl_inst/_N10056
 CLMS_190_101/Y2                   td                    0.271       7.540 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.591       8.131         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_194_97/COUT                  td                    0.515       8.646 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.646         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_194_101/Y1                   td                    0.498       9.144 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.565       9.709         scaler_1/ram_fifo_ctrl_inst/N62
 CLMS_190_85/Y0                    td                    0.493      10.202 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.771      10.973         fifo_rd_en_1     
 CLMA_174_72/COUT                  td                    0.507      11.480 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.480         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                   td                    0.058      11.538 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.538         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8644
 CLMA_174_76/Y2                    td                    0.271      11.809 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.648      12.457         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_166_52/Y2                    td                    0.210      12.667 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/Z
                                   net (fanout=1)        0.267      12.934         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_166_48/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  12.934         Logic Levels: 8  
                                                                                   Logic: 3.704ns(53.410%), Route: 3.231ns(46.590%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Setup time                                             -0.483      29.230                          

 Data required time                                                 29.230                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.230                          
 Data arrival time                                                  12.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.296                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMS_190_97/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_190_97/Q1                    tco                   0.291       6.290 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.389       6.679         scaler_1/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.474       7.153 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.153         scaler_1/ram_fifo_ctrl_inst/_N10052
 CLMS_190_97/COUT                  td                    0.058       7.211 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       7.211         scaler_1/ram_fifo_ctrl_inst/_N10054
                                   td                    0.058       7.269 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.269         scaler_1/ram_fifo_ctrl_inst/_N10056
 CLMS_190_101/Y2                   td                    0.271       7.540 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.591       8.131         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_194_97/COUT                  td                    0.515       8.646 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.646         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_194_101/Y1                   td                    0.498       9.144 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.565       9.709         scaler_1/ram_fifo_ctrl_inst/N62
 CLMS_190_85/Y0                    td                    0.493      10.202 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.771      10.973         fifo_rd_en_1     
 CLMA_174_72/COUT                  td                    0.507      11.480 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.480         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
 CLMA_174_76/Y1                    td                    0.498      11.978 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.697      12.675         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_166_48/Y2                    td                    0.210      12.885 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.119      13.004         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_166_48/B1                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                  13.004         Logic Levels: 8  
                                                                                   Logic: 3.873ns(55.289%), Route: 3.132ns(44.711%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Setup time                                             -0.316      29.397                          

 Data required time                                                 29.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.397                          
 Data arrival time                                                  13.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.393                          
====================================================================================================

====================================================================================================

Startpoint  : image_size_down_without_fifo_1/tdata[1]/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N33             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMA_138_44/CLK                                                           r       image_size_down_without_fifo_1/tdata[1]/opit_0/CLK

 CLMA_138_44/Q0                    tco                   0.222       5.786 f       image_size_down_without_fifo_1/tdata[1]/opit_0/Q
                                   net (fanout=1)        0.212       5.998         tdata_o_1[1]     
 DRM_142_44/DA0[1]                                                         f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   5.998         Logic Levels: 0  
                                                                                   Logic: 0.222ns(51.152%), Route: 0.212ns(48.848%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 DRM_142_44/CLKA[0]                                                        r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.156       5.756                          

 Data required time                                                  5.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.756                          
 Data arrival time                                                   5.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N33             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMA_162_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK

 CLMA_162_48/Q2                    tco                   0.228       5.792 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/Q
                                   net (fanout=1)        0.100       5.892         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr1 [9]
 CLMS_162_49/M1                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/D

 Data arrival time                                                   5.892         Logic Levels: 0  
                                                                                   Logic: 0.228ns(69.512%), Route: 0.100ns(30.488%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMS_162_49/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.000       5.593                          

 Hold time                                              -0.014       5.579                          

 Data required time                                                  5.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.579                          
 Data arrival time                                                   5.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N33             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMS_162_49/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK

 CLMS_162_49/Q0                    tco                   0.226       5.790 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/Q
                                   net (fanout=1)        0.103       5.893         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr1 [11]
 CLMA_162_48/M0                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/D

 Data arrival time                                                   5.893         Logic Levels: 0  
                                                                                   Logic: 0.226ns(68.693%), Route: 0.103ns(31.307%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_162_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.000       5.593                          

 Hold time                                              -0.014       5.579                          

 Data required time                                                  5.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.579                          
 Data arrival time                                                   5.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.138   11406.910         nt_rstn_out      
 CLMA_190_84/Y2                    td                    0.322   11407.232 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.120   11407.352         N65              
 CLMS_190_85/Y0                    td                    0.210   11407.562 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.777   11408.339         fifo_rd_en_1     
                                   td                    0.326   11408.665 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11408.665         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
 CLMA_174_68/COUT                  td                    0.058   11408.723 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11408.723         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
 CLMA_174_72/Y1                    td                    0.498   11409.221 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.614   11409.835         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [6]
 CLMS_166_49/Y2                    td                    0.210   11410.045 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[6]/gateop_perm/Z
                                   net (fanout=1)        0.264   11410.309         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_166_44/COUT                  td                    0.348   11410.657 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000   11410.657         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_166_48/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                               11410.657         Logic Levels: 8  
                                                                                   Logic: 3.209ns(56.278%), Route: 2.493ns(43.722%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N33             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Setup time                                             -0.357   11405.357                          

 Data required time                                              11405.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.357                          
 Data arrival time                                               11410.657                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.300                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.138   11406.910         nt_rstn_out      
 CLMA_190_84/Y2                    td                    0.322   11407.232 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.120   11407.352         N65              
 CLMS_190_85/Y0                    td                    0.210   11407.562 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.777   11408.339         fifo_rd_en_1     
                                   td                    0.326   11408.665 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11408.665         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
 CLMA_174_68/COUT                  td                    0.058   11408.723 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11408.723         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                   td                    0.058   11408.781 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11408.781         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
 CLMA_174_72/COUT                  td                    0.058   11408.839 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11408.839         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                   td                    0.058   11408.897 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11408.897         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8644
 CLMA_174_76/Y2                    td                    0.271   11409.168 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.648   11409.816         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_166_52/Y2                    td                    0.210   11410.026 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/Z
                                   net (fanout=1)        0.267   11410.293         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_166_48/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                               11410.293         Logic Levels: 8  
                                                                                   Logic: 2.808ns(52.604%), Route: 2.530ns(47.396%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N33             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Setup time                                             -0.483   11405.231                          

 Data required time                                              11405.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.231                          
 Data arrival time                                               11410.293                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.062                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.138   11406.910         nt_rstn_out      
 CLMA_190_84/Y2                    td                    0.322   11407.232 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.120   11407.352         N65              
 CLMS_190_85/Y0                    td                    0.210   11407.562 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.777   11408.339         fifo_rd_en_1     
                                   td                    0.326   11408.665 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11408.665         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
 CLMA_174_68/COUT                  td                    0.058   11408.723 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11408.723         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
                                   td                    0.058   11408.781 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11408.781         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8640
 CLMA_174_72/COUT                  td                    0.058   11408.839 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11408.839         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
 CLMA_174_76/Y1                    td                    0.498   11409.337 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.697   11410.034         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_166_48/Y2                    td                    0.210   11410.244 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.119   11410.363         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_166_48/B1                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                               11410.363         Logic Levels: 8  
                                                                                   Logic: 2.977ns(55.048%), Route: 2.431ns(44.952%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N33             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Setup time                                             -0.316   11405.398                          

 Data required time                                              11405.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.398                          
 Data arrival time                                               11410.363                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.965                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.224       4.837 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.355       5.192         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.194       5.386 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.336       5.722         nt_rstn_out      
 CLMA_186_84/Y1                    td                    0.219       5.941 r       image_size_down_without_fifo_1/N45/gateop_perm/Z
                                   net (fanout=9)        0.308       6.249         image_size_down_without_fifo_1/N45
 CLMA_186_88/RS                                                            r       image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.249         Logic Levels: 2  
                                                                                   Logic: 0.637ns(38.936%), Route: 0.999ns(61.064%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_186_88/CLK                                                           r       image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Hold time                                              -0.242       5.807                          

 Data required time                                                  5.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.807                          
 Data arrival time                                                   6.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/cnt_col[0]/opit_0_L5Q_perm/CE
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.224       4.837 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.355       5.192         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.194       5.386 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.102       5.488         nt_rstn_out      
 CLMA_190_84/Y2                    td                    0.232       5.720 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.084       5.804         N65              
 CLMS_190_85/Y0                    td                    0.155       5.959 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.322       6.281         fifo_rd_en_1     
 CLMA_194_85/CE                                                            f       scaler_1/ram_fifo_ctrl_inst/cnt_col[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.281         Logic Levels: 3  
                                                                                   Logic: 0.805ns(48.261%), Route: 0.863ns(51.739%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_194_85/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_col[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Hold time                                              -0.220       5.829                          

 Data required time                                                  5.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.829                          
 Data arrival time                                                   6.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/cnt_col[7]/opit_0_L5Q_perm/CE
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.224       4.837 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.355       5.192         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.194       5.386 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.102       5.488         nt_rstn_out      
 CLMA_190_84/Y2                    td                    0.232       5.720 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.084       5.804         N65              
 CLMS_190_85/Y0                    td                    0.155       5.959 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.322       6.281         fifo_rd_en_1     
 CLMA_194_85/CE                                                            f       scaler_1/ram_fifo_ctrl_inst/cnt_col[7]/opit_0_L5Q_perm/CE

 Data arrival time                                                   6.281         Logic Levels: 3  
                                                                                   Logic: 0.805ns(48.261%), Route: 0.863ns(51.739%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_194_85/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_col[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Hold time                                              -0.220       5.829                          

 Data required time                                                  5.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.829                          
 Data arrival time                                                   6.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.452                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_114_148/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_114_148/Q0                   tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=716)      2.355       8.069         u_DDR3_50H/ddr_rstn
 CLMA_14_232/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   8.069         Logic Levels: 0  
                                                                                   Logic: 0.287ns(10.863%), Route: 2.355ns(89.137%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_14_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   8.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.655                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_114_148/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_114_148/Q0                   tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=716)      2.003       7.717         u_DDR3_50H/ddr_rstn
 CLMS_74_213/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.717         Logic Levels: 0  
                                                                                   Logic: 0.287ns(12.533%), Route: 2.003ns(87.467%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_74_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   7.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMA_114_148/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_114_148/Q0                   tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=716)      2.003       7.717         u_DDR3_50H/ddr_rstn
 CLMS_74_213/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.717         Logic Levels: 0  
                                                                                   Logic: 0.287ns(12.533%), Route: 2.003ns(87.467%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      23.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_74_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   7.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_74_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_216/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.436       5.755         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_225/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.755         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.939%), Route: 0.436ns(66.061%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_66_225/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.844                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_74_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_216/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.439       5.758         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_78_213/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.758         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.786%), Route: 0.439ns(66.214%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_78_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.847                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_50H/pll_clkin
 CLMA_74_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_216/Q1                    tco                   0.224       5.319 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.461       5.780         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_213/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.780         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.701%), Route: 0.461ns(67.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_66_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                           -0.220       4.911                          

 Data required time                                                  4.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.911                          
 Data arrival time                                                   5.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.869                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      2.313      13.558         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_22_104/RSCO                  td                    0.147      13.705 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.705         ntR1170          
 CLMA_22_108/RSCO                  td                    0.147      13.852 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.852         ntR1169          
 CLMA_22_112/RSCO                  td                    0.147      13.999 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.999         ntR1168          
 CLMA_22_116/RSCO                  td                    0.147      14.146 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.146         ntR1167          
 CLMA_22_120/RSCO                  td                    0.147      14.293 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.293         ntR1166          
 CLMA_22_124/RSCO                  td                    0.147      14.440 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.440         ntR1165          
 CLMA_22_128/RSCO                  td                    0.147      14.587 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[52]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.587         ntR1164          
 CLMA_22_132/RSCO                  td                    0.147      14.734 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.734         ntR1163          
 CLMA_22_136/RSCO                  td                    0.147      14.881 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.881         ntR1162          
 CLMA_22_140/RSCO                  td                    0.147      15.028 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.028         ntR1161          
 CLMA_22_144/RSCO                  td                    0.147      15.175 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.175         ntR1160          
 CLMA_22_148/RSCO                  td                    0.147      15.322 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.322         ntR1159          
 CLMA_22_152/RSCO                  td                    0.147      15.469 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.469         ntR1158          
 CLMA_22_156/RSCO                  td                    0.147      15.616 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[7]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.616         ntR1157          
 CLMA_22_160/RSCO                  td                    0.147      15.763 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.763         ntR1156          
 CLMA_22_164/RSCO                  td                    0.147      15.910 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.910         ntR1155          
 CLMA_22_168/RSCO                  td                    0.147      16.057 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.057         ntR1154          
 CLMA_22_172/RSCO                  td                    0.147      16.204 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.204         ntR1153          
 CLMA_22_176/RSCO                  td                    0.147      16.351 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.351         ntR1152          
 CLMA_22_180/RSCO                  td                    0.147      16.498 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.498         ntR1151          
 CLMA_22_184/RSCO                  td                    0.147      16.645 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      16.645         ntR1150          
 CLMA_22_192/RSCO                  td                    0.147      16.792 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.792         ntR1149          
 CLMA_22_196/RSCO                  td                    0.147      16.939 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[85]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.939         ntR1148          
 CLMA_22_200/RSCO                  td                    0.147      17.086 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.086         ntR1147          
 CLMA_22_204/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RS

 Data arrival time                                                  17.086         Logic Levels: 24 
                                                                                   Logic: 3.819ns(62.280%), Route: 2.313ns(37.720%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMA_22_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  17.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      2.313      13.558         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_22_104/RSCO                  td                    0.147      13.705 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.705         ntR1170          
 CLMA_22_108/RSCO                  td                    0.147      13.852 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.852         ntR1169          
 CLMA_22_112/RSCO                  td                    0.147      13.999 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.999         ntR1168          
 CLMA_22_116/RSCO                  td                    0.147      14.146 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.146         ntR1167          
 CLMA_22_120/RSCO                  td                    0.147      14.293 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.293         ntR1166          
 CLMA_22_124/RSCO                  td                    0.147      14.440 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.440         ntR1165          
 CLMA_22_128/RSCO                  td                    0.147      14.587 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[52]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.587         ntR1164          
 CLMA_22_132/RSCO                  td                    0.147      14.734 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.734         ntR1163          
 CLMA_22_136/RSCO                  td                    0.147      14.881 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.881         ntR1162          
 CLMA_22_140/RSCO                  td                    0.147      15.028 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.028         ntR1161          
 CLMA_22_144/RSCO                  td                    0.147      15.175 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.175         ntR1160          
 CLMA_22_148/RSCO                  td                    0.147      15.322 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.322         ntR1159          
 CLMA_22_152/RSCO                  td                    0.147      15.469 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.469         ntR1158          
 CLMA_22_156/RSCO                  td                    0.147      15.616 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[7]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.616         ntR1157          
 CLMA_22_160/RSCO                  td                    0.147      15.763 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.763         ntR1156          
 CLMA_22_164/RSCO                  td                    0.147      15.910 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.910         ntR1155          
 CLMA_22_168/RSCO                  td                    0.147      16.057 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.057         ntR1154          
 CLMA_22_172/RSCO                  td                    0.147      16.204 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.204         ntR1153          
 CLMA_22_176/RSCO                  td                    0.147      16.351 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.351         ntR1152          
 CLMA_22_180/RSCO                  td                    0.147      16.498 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.498         ntR1151          
 CLMA_22_184/RSCO                  td                    0.147      16.645 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      16.645         ntR1150          
 CLMA_22_192/RSCO                  td                    0.147      16.792 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.792         ntR1149          
 CLMA_22_196/RSCO                  td                    0.147      16.939 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[85]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.939         ntR1148          
 CLMA_22_200/RSCO                  td                    0.147      17.086 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.086         ntR1147          
 CLMA_22_204/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  17.086         Logic Levels: 24 
                                                                                   Logic: 3.819ns(62.280%), Route: 2.313ns(37.720%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMA_22_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  17.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[101]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.291      11.245 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      2.313      13.558         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_22_104/RSCO                  td                    0.147      13.705 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.705         ntR1170          
 CLMA_22_108/RSCO                  td                    0.147      13.852 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.852         ntR1169          
 CLMA_22_112/RSCO                  td                    0.147      13.999 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.999         ntR1168          
 CLMA_22_116/RSCO                  td                    0.147      14.146 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.146         ntR1167          
 CLMA_22_120/RSCO                  td                    0.147      14.293 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      14.293         ntR1166          
 CLMA_22_124/RSCO                  td                    0.147      14.440 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.440         ntR1165          
 CLMA_22_128/RSCO                  td                    0.147      14.587 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[52]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.587         ntR1164          
 CLMA_22_132/RSCO                  td                    0.147      14.734 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.734         ntR1163          
 CLMA_22_136/RSCO                  td                    0.147      14.881 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.881         ntR1162          
 CLMA_22_140/RSCO                  td                    0.147      15.028 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.028         ntR1161          
 CLMA_22_144/RSCO                  td                    0.147      15.175 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.175         ntR1160          
 CLMA_22_148/RSCO                  td                    0.147      15.322 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.322         ntR1159          
 CLMA_22_152/RSCO                  td                    0.147      15.469 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.469         ntR1158          
 CLMA_22_156/RSCO                  td                    0.147      15.616 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[7]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.616         ntR1157          
 CLMA_22_160/RSCO                  td                    0.147      15.763 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      15.763         ntR1156          
 CLMA_22_164/RSCO                  td                    0.147      15.910 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.910         ntR1155          
 CLMA_22_168/RSCO                  td                    0.147      16.057 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.057         ntR1154          
 CLMA_22_172/RSCO                  td                    0.147      16.204 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.204         ntR1153          
 CLMA_22_176/RSCO                  td                    0.147      16.351 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.351         ntR1152          
 CLMA_22_180/RSCO                  td                    0.147      16.498 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      16.498         ntR1151          
 CLMA_22_184/RSCO                  td                    0.147      16.645 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      16.645         ntR1150          
 CLMA_22_192/RSCO                  td                    0.147      16.792 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.792         ntR1149          
 CLMA_22_196/RSCO                  td                    0.147      16.939 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[85]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      16.939         ntR1148          
 CLMA_22_200/RSCO                  td                    0.147      17.086 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.086         ntR1147          
 CLMA_22_204/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[101]/opit_0_inv/RS

 Data arrival time                                                  17.086         Logic Levels: 24 
                                                                                   Logic: 3.819ns(62.280%), Route: 2.313ns(37.720%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMA_22_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[101]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  17.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[15]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      10.386         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      0.317      10.927         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_212/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[15]/opit_0_inv/RS

 Data arrival time                                                  10.927         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.405%), Route: 0.317ns(58.595%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_74_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[15]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.402                          
 Data arrival time                                                  10.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[143]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      10.386         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      0.317      10.927         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_212/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[143]/opit_0_inv/RS

 Data arrival time                                                  10.927         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.405%), Route: 0.317ns(58.595%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_74_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[143]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.402                          
 Data arrival time                                                  10.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[143]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395       3.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       8.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      10.386         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.224      10.610 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      0.317      10.927         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_74_212/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[143]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.927         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.405%), Route: 0.317ns(58.595%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMA_74_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[143]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.402                          
 Data arrival time                                                  10.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.525                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : v_factor[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289       5.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       5.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490       6.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257       6.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.197       8.936         nt_rstn_out      
 CLMA_122_148/RS                                                           f       v_factor[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.936         Logic Levels: 2  
                                                                                   Logic: 1.247ns(31.324%), Route: 2.734ns(68.676%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMA_122_148/CLK                                                          r       v_factor[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   8.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.729                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : hue_factor[8]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291       5.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310       5.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478       6.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270       6.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.964       8.736         nt_rstn_out      
 CLMA_110_152/RSCO                 td                    0.147       8.883 f       mode/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.883         ntR698           
 CLMA_110_156/RSCO                 td                    0.147       9.030 f       hue_factor[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.030         ntR697           
 CLMA_110_160/RSCO                 td                    0.147       9.177 f       u_hsv_rgb/i_hsv_s_r4[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.177         ntR696           
 CLMA_110_164/RSCO                 td                    0.147       9.324 f       u_hsv_rgb/i_hsv_s_r3[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.324         ntR695           
 CLMA_110_168/RSCO                 td                    0.147       9.471 f       hue_factor[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.471         ntR694           
 CLMA_110_172/RSCI                                                         f       hue_factor[8]/opit_0_inv_AQ/RS

 Data arrival time                                                   9.471         Logic Levels: 7  
                                                                                   Logic: 1.972ns(43.667%), Route: 2.544ns(56.333%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMA_110_172/CLK                                                          r       hue_factor[8]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                           0.000      20.282                          

 Data required time                                                 20.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.282                          
 Data arrival time                                                   9.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.811                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : v_factor[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289       5.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       5.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490       6.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257       6.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.411       9.150         nt_rstn_out      
 CLMS_122_165/RSCO                 td                    0.137       9.287 r       u_rgb_hsv/hsv_v_r[7]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.287         ntR750           
 CLMS_122_169/RSCO                 td                    0.137       9.424 r       v_factor[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.424         ntR749           
 CLMS_122_173/RSCI                                                         r       v_factor[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   9.424         Logic Levels: 4  
                                                                                   Logic: 1.521ns(34.034%), Route: 2.948ns(65.966%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.395      13.564         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      18.855 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.531      20.386         ntclkbufg_0      
 CLMS_122_173/CLK                                                          r       v_factor[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                           0.000      20.282                          

 Data required time                                                 20.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.282                          
 Data arrival time                                                   9.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.858                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.224       4.837 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.355       5.192         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.194       5.386 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.850       6.236         nt_rstn_out      
 DRM_178_108/RSTB[0]                                                       f       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.236         Logic Levels: 1  
                                                                                   Logic: 0.418ns(25.755%), Route: 1.205ns(74.245%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 DRM_178_108/CLKB[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                            0.012      11.070                          

 Data required time                                                 11.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.070                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.834                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.224       4.837 f       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.355       5.192         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.194       5.386 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.850       6.236         nt_rstn_out      
 DRM_178_108/RSTA[0]                                                       f       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.236         Logic Levels: 1  
                                                                                   Logic: 0.418ns(25.755%), Route: 1.205ns(74.245%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 DRM_178_108/CLKA[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                            0.000      11.058                          

 Data required time                                                 11.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.058                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.822                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.836       6.224         nt_rstn_out      
 CLMS_174_125/RSCO                 td                    0.115       6.339 f       u_key_config/h_num_reg[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.339         ntR80            
 CLMS_174_129/RSCI                                                         f       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.339         Logic Levels: 2  
                                                                                   Logic: 0.541ns(31.344%), Route: 1.185ns(68.656%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMS_174_129/CLK                                                          r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                            0.000      11.058                          

 Data required time                                                 11.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.058                          
 Data arrival time                                                   6.339                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.719                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[13]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_ce_4/opit_0_A2Q0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_190_116/CLK                                                          r       x_scale_2[13]/opit_0/CLK

 CLMA_190_116/Q1                   tco                   0.289       5.812 f       x_scale_2[13]/opit_0/Q
                                   net (fanout=4)        0.628       6.440         x_scale_2[13]    
 CLMA_186_148/Y0                   td                    0.487       6.927 r       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.556       7.483         scaler_3/u_calculator/N152
                                   td                    0.477       7.960 f       scaler_3/u_calculator/N56_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.960         scaler_3/u_calculator/N56_1.co [2]
 CLMA_182_140/Y3                   td                    0.501       8.461 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Y1
                                   net (fanout=3)        0.417       8.878         scaler_3/u_calculator/N57 [4]
 CLMA_182_148/Y2                   td                    0.494       9.372 f       scaler_3/u_calculator/N197_inv/gateop_perm/Z
                                   net (fanout=2)        0.661      10.033         scaler_3/u_calculator/N197
 CLMS_174_145/RS                                                           f       scaler_3/u_calculator/col_cnt_ce_4/opit_0_A2Q0/RS

 Data arrival time                                                  10.033         Logic Levels: 3  
                                                                                   Logic: 2.248ns(49.845%), Route: 2.262ns(50.155%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      18.690         ntclkbufg_1      
 CLMS_174_145/CLK                                                          r       scaler_3/u_calculator/col_cnt_ce_4/opit_0_A2Q0/CLK
 clock pessimism                                         0.279      18.969                          
 clock uncertainty                                      -0.050      18.919                          

 Recovery time                                          -0.617      18.302                          

 Data required time                                                 18.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.302                          
 Data arrival time                                                  10.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.269                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[13]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_sel_8/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_190_116/CLK                                                          r       x_scale_2[13]/opit_0/CLK

 CLMA_190_116/Q1                   tco                   0.289       5.812 f       x_scale_2[13]/opit_0/Q
                                   net (fanout=4)        0.628       6.440         x_scale_2[13]    
 CLMA_186_148/Y0                   td                    0.487       6.927 r       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.556       7.483         scaler_3/u_calculator/N152
                                   td                    0.477       7.960 f       scaler_3/u_calculator/N56_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.960         scaler_3/u_calculator/N56_1.co [2]
 CLMA_182_140/COUT                 td                    0.058       8.018 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.018         scaler_3/u_calculator/N56_1.co [4]
                                   td                    0.058       8.076 r       scaler_3/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.076         scaler_3/u_calculator/N56_1.co [6]
 CLMA_182_144/Y3                   td                    0.474       8.550 f       scaler_3/u_calculator/N56_1.fsub_7/gateop_A2/Y1
                                   net (fanout=3)        0.694       9.244         scaler_3/u_calculator/N57 [8]
 CLMS_170_153/Y2                   td                    0.196       9.440 f       scaler_3/u_calculator/N210/gateop_perm/Z
                                   net (fanout=2)        0.556       9.996         scaler_3/u_calculator/N210
 CLMA_182_148/RS                                                           f       scaler_3/u_calculator/col_cnt_sel_8/opit_0/RS

 Data arrival time                                                   9.996         Logic Levels: 4  
                                                                                   Logic: 2.039ns(45.585%), Route: 2.434ns(54.415%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      18.690         ntclkbufg_1      
 CLMA_182_148/CLK                                                          r       scaler_3/u_calculator/col_cnt_sel_8/opit_0/CLK
 clock pessimism                                         0.279      18.969                          
 clock uncertainty                                      -0.050      18.919                          

 Recovery time                                          -0.617      18.302                          

 Data required time                                                 18.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.302                          
 Data arrival time                                                   9.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.306                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[13]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_sel_10/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_190_116/CLK                                                          r       x_scale_2[13]/opit_0/CLK

 CLMA_190_116/Q1                   tco                   0.289       5.812 f       x_scale_2[13]/opit_0/Q
                                   net (fanout=4)        0.628       6.440         x_scale_2[13]    
 CLMA_186_148/Y0                   td                    0.487       6.927 r       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.556       7.483         scaler_3/u_calculator/N152
                                   td                    0.477       7.960 f       scaler_3/u_calculator/N56_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.960         scaler_3/u_calculator/N56_1.co [2]
 CLMA_182_140/COUT                 td                    0.058       8.018 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.018         scaler_3/u_calculator/N56_1.co [4]
                                   td                    0.058       8.076 r       scaler_3/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.076         scaler_3/u_calculator/N56_1.co [6]
 CLMA_182_144/COUT                 td                    0.058       8.134 r       scaler_3/u_calculator/N56_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.134         scaler_3/u_calculator/N56_1.co [8]
 CLMA_182_148/Y1                   td                    0.475       8.609 f       scaler_3/u_calculator/N56_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.545       9.154         scaler_3/u_calculator/N57 [10]
 CLMA_174_144/Y3                   td                    0.197       9.351 f       scaler_3/u_calculator/N216/gateop_perm/Z
                                   net (fanout=2)        0.513       9.864         scaler_3/u_calculator/N216
 CLMA_174_148/RS                                                           f       scaler_3/u_calculator/col_cnt_sel_10/opit_0/RS

 Data arrival time                                                   9.864         Logic Levels: 5  
                                                                                   Logic: 2.099ns(48.353%), Route: 2.242ns(51.647%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047      14.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048      14.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      17.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      17.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531      18.690         ntclkbufg_1      
 CLMA_174_148/CLK                                                          r       scaler_3/u_calculator/col_cnt_sel_10/opit_0/CLK
 clock pessimism                                         0.279      18.969                          
 clock uncertainty                                      -0.050      18.919                          

 Recovery time                                          -0.617      18.302                          

 Data required time                                                 18.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.302                          
 Data arrival time                                                   9.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.438                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_78_164/CLK                                                           r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_78_164/Q1                    tco                   0.224       5.414 f       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.555       5.969         frame_buf/rd_buf/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        f       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   5.969         Logic Levels: 0  
                                                                                   Logic: 0.224ns(28.755%), Route: 0.555ns(71.245%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 DRM_82_168/CLKA[0]                                                        r       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   5.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.743                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_78_164/CLK                                                           r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_78_164/Q1                    tco                   0.229       5.419 r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.604       6.023         frame_buf/rd_buf/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        r       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.023         Logic Levels: 0  
                                                                                   Logic: 0.229ns(27.491%), Route: 0.604ns(72.509%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 DRM_82_128/CLKA[0]                                                        r       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.028       5.198                          

 Data required time                                                  5.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.198                          
 Data arrival time                                                   6.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.825                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047       1.125 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531       5.190         ntclkbufg_1      
 CLMA_78_164/CLK                                                           r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_78_164/Q1                    tco                   0.229       5.419 r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.663       6.082         frame_buf/rd_buf/ddr_rstn_2d
 DRM_82_212/RSTA[0]                                                        r       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.082         Logic Levels: 0  
                                                                                   Logic: 0.229ns(25.673%), Route: 0.663ns(74.327%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 DRM_82_212/CLKA[0]                                                        r       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.028       5.198                          

 Data required time                                                  5.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.198                          
 Data arrival time                                                   6.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.884                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289    2205.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280    2205.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490    2206.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257    2206.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468    2206.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.194    2208.933         nt_rstn_out      
 CLMA_90_161/Y0                    td                    0.196    2209.129 f       N76/gateop_perm/Z
                                   net (fanout=171)      2.754    2211.883         N76              
 CLMA_218_80/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                2211.883         Logic Levels: 3  
                                                                                   Logic: 1.443ns(20.829%), Route: 5.485ns(79.171%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMA_218_80/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Recovery time                                          -0.617    2205.023                          

 Data required time                                               2205.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.023                          
 Data arrival time                                                2211.883                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.860                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289    2205.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280    2205.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490    2206.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257    2206.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468    2206.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.194    2208.933         nt_rstn_out      
 CLMA_90_161/Y0                    td                    0.196    2209.129 f       N76/gateop_perm/Z
                                   net (fanout=171)      2.754    2211.883         N76              
 CLMA_218_80/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                2211.883         Logic Levels: 3  
                                                                                   Logic: 1.443ns(20.829%), Route: 5.485ns(79.171%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMA_218_80/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Recovery time                                          -0.617    2205.023                          

 Data required time                                               2205.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.023                          
 Data arrival time                                                2211.883                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.860                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    2201.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    2201.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787    2202.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101    2202.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078    2203.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2203.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585    2204.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289    2205.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280    2205.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490    2206.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257    2206.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468    2206.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.194    2208.933         nt_rstn_out      
 CLMA_90_161/Y0                    td                    0.196    2209.129 f       N76/gateop_perm/Z
                                   net (fanout=171)      2.754    2211.883         N76              
 CLMA_218_80/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

 Data arrival time                                                2211.883         Logic Levels: 3  
                                                                                   Logic: 1.443ns(20.829%), Route: 5.485ns(79.171%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    1.047    2201.625 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.625         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    2201.673 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    2204.159         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2204.159 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.531    2205.690         ntclkbufg_1      
 CLMA_218_80/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000    2205.690                          
 clock uncertainty                                      -0.050    2205.640                          

 Recovery time                                          -0.617    2205.023                          

 Data required time                                               2205.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2205.023                          
 Data arrival time                                                2211.883                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.860                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_2/u_calculator/dst_row_ce_8/opit_0/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.736       6.124         nt_rstn_out      
 CLMS_198_125/Y2                   td                    0.232       6.356 f       scaler_2/u_calculator/N162_inv/gateop_perm/Z
                                   net (fanout=2)        0.200       6.556         scaler_2/u_calculator/N162
 CLMA_202_124/RS                                                           f       scaler_2/u_calculator/dst_row_ce_8/opit_0/RS

 Data arrival time                                                   6.556         Logic Levels: 2  
                                                                                   Logic: 0.658ns(33.865%), Route: 1.285ns(66.135%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_202_124/CLK                                                          r       scaler_2/u_calculator/dst_row_ce_8/opit_0/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Removal time                                           -0.220       5.353                          

 Data required time                                                  5.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.353                          
 Data arrival time                                                   6.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.203                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/de_delay[0]/opit_0_inv/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.305       6.693         nt_rstn_out      
 CLMS_202_145/RSCO                 td                    0.115       6.808 f       u_rgb_hsv/hs_delay[2]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       6.808         ntR712           
 CLMS_202_149/RSCI                                                         f       u_hsv_rgb/de_delay[0]/opit_0_inv/RS

 Data arrival time                                                   6.808         Logic Levels: 2  
                                                                                   Logic: 0.541ns(24.647%), Route: 1.654ns(75.353%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMS_202_149/CLK                                                          r       u_hsv_rgb/de_delay[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Removal time                                            0.000       5.573                          

 Data required time                                                  5.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.573                          
 Data arrival time                                                   6.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.235                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/de_delay[3]/opit_0_inv/RS
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.910  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.305       6.693         nt_rstn_out      
 CLMA_202_144/RSCO                 td                    0.115       6.808 f       u_rgb_hsv/vs_delay[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.808         ntR714           
 CLMA_202_148/RSCI                                                         f       u_hsv_rgb/de_delay[3]/opit_0_inv/RS

 Data arrival time                                                   6.808         Logic Levels: 2  
                                                                                   Logic: 0.541ns(24.647%), Route: 1.654ns(75.353%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    1.254       1.332 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      1.585       5.523         ntclkbufg_1      
 CLMA_202_148/CLK                                                          r       u_hsv_rgb/de_delay[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Removal time                                            0.000       5.573                          

 Data required time                                                  5.573                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.573                          
 Data arrival time                                                   6.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.235                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/rd_start_en/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.129
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289       5.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       5.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490       6.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257       6.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.292       9.031         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.196       9.227 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       2.348      11.575         u_top_sd_rw/N36  
 CLMS_114_229/RS                                                           f       u_top_sd_rw/u_data_gen/rd_start_en/opit_0_L5Q_perm/RS

 Data arrival time                                                  11.575         Logic Levels: 3  
                                                                                   Logic: 1.443ns(21.798%), Route: 5.177ns(78.202%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.531      25.129         ntclkbufg_5      
 CLMS_114_229/CLK                                                          r       u_top_sd_rw/u_data_gen/rd_start_en/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235      25.364                          
 clock uncertainty                                      -0.150      25.214                          

 Recovery time                                          -0.617      24.597                          

 Data required time                                                 24.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.597                          
 Data arrival time                                                  11.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.022                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/sd_init_done_d1/opit_0/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.250
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289       5.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       5.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490       6.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257       6.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.292       9.031         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.196       9.227 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       2.035      11.262         u_top_sd_rw/N36  
 CLMA_110_225/RSCO                 td                    0.147      11.409 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[23]/opit_0/RSOUT
                                   net (fanout=3)        0.000      11.409         ntR1510          
 CLMA_110_229/RSCO                 td                    0.147      11.556 f       u_top_sd_rw/u_data_gen/rd_sec_addr[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.556         ntR1509          
 CLMA_110_233/RSCO                 td                    0.147      11.703 f       u_top_sd_rw/u_data_gen/rd_sec_addr[20]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.703         ntR1508          
 CLMA_110_237/RSCO                 td                    0.147      11.850 f       u_top_sd_rw/u_data_gen/rd_sec_addr[22]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.850         ntR1507          
 CLMA_110_241/RSCO                 td                    0.147      11.997 f       u_top_sd_rw/u_data_gen/sd_init_done_d0/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.997         ntR1506          
 CLMA_110_245/RSCO                 td                    0.147      12.144 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.144         ntR1505          
 CLMA_110_249/RSCO                 td                    0.147      12.291 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.291         ntR1504          
 CLMA_110_253/RSCI                                                         f       u_top_sd_rw/u_data_gen/sd_init_done_d1/opit_0/RS

 Data arrival time                                                  12.291         Logic Levels: 10 
                                                                                   Logic: 2.472ns(33.697%), Route: 4.864ns(66.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.652      25.250         ntclkbufg_5      
 CLMA_110_253/CLK                                                          r       u_top_sd_rw/u_data_gen/sd_init_done_d1/opit_0/CLK
 clock pessimism                                         0.235      25.485                          
 clock uncertainty                                      -0.150      25.335                          

 Recovery time                                           0.000      25.335                          

 Data required time                                                 25.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.335                          
 Data arrival time                                                  12.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.044                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_en_d0/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.250
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289       5.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       5.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490       6.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257       6.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.292       9.031         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.196       9.227 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       2.035      11.262         u_top_sd_rw/N36  
 CLMA_110_225/RSCO                 td                    0.147      11.409 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[23]/opit_0/RSOUT
                                   net (fanout=3)        0.000      11.409         ntR1510          
 CLMA_110_229/RSCO                 td                    0.147      11.556 f       u_top_sd_rw/u_data_gen/rd_sec_addr[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.556         ntR1509          
 CLMA_110_233/RSCO                 td                    0.147      11.703 f       u_top_sd_rw/u_data_gen/rd_sec_addr[20]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.703         ntR1508          
 CLMA_110_237/RSCO                 td                    0.147      11.850 f       u_top_sd_rw/u_data_gen/rd_sec_addr[22]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.850         ntR1507          
 CLMA_110_241/RSCO                 td                    0.147      11.997 f       u_top_sd_rw/u_data_gen/sd_init_done_d0/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.997         ntR1506          
 CLMA_110_245/RSCO                 td                    0.147      12.144 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.144         ntR1505          
 CLMA_110_249/RSCO                 td                    0.147      12.291 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.291         ntR1504          
 CLMA_110_253/RSCI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_en_d0/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.291         Logic Levels: 10 
                                                                                   Logic: 2.472ns(33.697%), Route: 4.864ns(66.303%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      21.927         _N34             
 PLL_158_303/CLK_OUT0              td                    0.100      22.027 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      23.598         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      23.598 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.652      25.250         ntclkbufg_5      
 CLMA_110_253/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_en_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235      25.485                          
 clock uncertainty                                      -0.150      25.335                          

 Recovery time                                           0.000      25.335                          

 Data required time                                                 25.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.335                          
 Data arrival time                                                  12.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.044                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.757  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.625       7.013         nt_rstn_out      
 DRM_178_252/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.013         Logic Levels: 1  
                                                                                   Logic: 0.426ns(17.750%), Route: 1.974ns(82.250%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.235       5.370                          
 clock uncertainty                                       0.150       5.520                          

 Removal time                                           -0.028       5.492                          

 Data required time                                                  5.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.492                          
 Data arrival time                                                   7.013                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.521                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.634  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.482
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.705       7.093         nt_rstn_out      
 DRM_178_232/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.093         Logic Levels: 1  
                                                                                   Logic: 0.426ns(17.177%), Route: 2.054ns(82.823%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.585       5.482         ntclkbufg_5      
 DRM_178_232/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.235       5.247                          
 clock uncertainty                                       0.150       5.397                          

 Removal time                                           -0.028       5.369                          

 Data required time                                                  5.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.369                          
 Data arrival time                                                   7.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.724                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.757  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.605
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.835       7.223         nt_rstn_out      
 DRM_234_252/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.223         Logic Levels: 1  
                                                                                   Logic: 0.426ns(16.322%), Route: 2.184ns(83.678%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_303/CLK_OUT0              td                    0.107       2.298 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599       3.897         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       3.897 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.708       5.605         ntclkbufg_5      
 DRM_234_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.235       5.370                          
 clock uncertainty                                       0.150       5.520                          

 Removal time                                           -0.028       5.492                          

 Data required time                                                  5.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.492                          
 Data arrival time                                                   7.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.731                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289       5.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       5.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490       6.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257       6.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.292       9.031         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.196       9.227 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       2.035      11.262         u_top_sd_rw/N36  
 CLMA_110_224/RSCO                 td                    0.147      11.409 f       u_top_sd_rw/u_data_gen/rd_sec_addr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.409         ntR1528          
 CLMA_110_228/RSCO                 td                    0.147      11.556 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/RSOUT
                                   net (fanout=4)        0.000      11.556         ntR1527          
 CLMA_110_232/RSCO                 td                    0.147      11.703 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[29]/opit_0/RSOUT
                                   net (fanout=4)        0.000      11.703         ntR1526          
 CLMA_110_236/RSCO                 td                    0.147      11.850 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[30]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.850         ntR1525          
 CLMA_110_240/RSCO                 td                    0.147      11.997 f       u_top_sd_rw/u_data_gen/rd_sec_addr[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.997         ntR1524          
 CLMA_110_244/RSCO                 td                    0.147      12.144 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[4]/opit_0_A2Q1/RSOUT
                                   net (fanout=3)        0.000      12.144         ntR1523          
 CLMA_110_248/RSCI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.144         Logic Levels: 9  
                                                                                   Logic: 2.325ns(32.341%), Route: 4.864ns(67.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMA_110_248/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235      15.360                          
 clock uncertainty                                      -0.150      15.210                          

 Recovery time                                           0.000      15.210                          

 Data required time                                                 15.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.210                          
 Data arrival time                                                  12.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.066                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289       5.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       5.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490       6.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257       6.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.292       9.031         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.196       9.227 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       2.035      11.262         u_top_sd_rw/N36  
 CLMA_110_224/RSCO                 td                    0.147      11.409 f       u_top_sd_rw/u_data_gen/rd_sec_addr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.409         ntR1528          
 CLMA_110_228/RSCO                 td                    0.147      11.556 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/RSOUT
                                   net (fanout=4)        0.000      11.556         ntR1527          
 CLMA_110_232/RSCO                 td                    0.147      11.703 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[29]/opit_0/RSOUT
                                   net (fanout=4)        0.000      11.703         ntR1526          
 CLMA_110_236/RSCO                 td                    0.147      11.850 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[30]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.850         ntR1525          
 CLMA_110_240/RSCO                 td                    0.147      11.997 f       u_top_sd_rw/u_data_gen/rd_sec_addr[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.997         ntR1524          
 CLMA_110_244/RSCO                 td                    0.147      12.144 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[4]/opit_0_A2Q1/RSOUT
                                   net (fanout=3)        0.000      12.144         ntR1523          
 CLMA_110_248/RSCI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.144         Logic Levels: 9  
                                                                                   Logic: 2.325ns(32.341%), Route: 4.864ns(67.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMA_110_248/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.235      15.360                          
 clock uncertainty                                      -0.150      15.210                          

 Recovery time                                           0.000      15.210                          

 Data required time                                                 15.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.210                          
 Data arrival time                                                  12.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.066                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]/opit_0_AQ/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.405  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.125
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289       5.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       5.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490       6.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257       6.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      2.292       9.031         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.196       9.227 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       2.035      11.262         u_top_sd_rw/N36  
 CLMA_110_224/RSCO                 td                    0.147      11.409 f       u_top_sd_rw/u_data_gen/rd_sec_addr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.409         ntR1528          
 CLMA_110_228/RSCO                 td                    0.147      11.556 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/RSOUT
                                   net (fanout=4)        0.000      11.556         ntR1527          
 CLMA_110_232/RSCO                 td                    0.147      11.703 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[29]/opit_0/RSOUT
                                   net (fanout=4)        0.000      11.703         ntR1526          
 CLMA_110_236/RSCO                 td                    0.147      11.850 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[30]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.850         ntR1525          
 CLMA_110_240/RSCO                 td                    0.147      11.997 f       u_top_sd_rw/u_data_gen/rd_sec_addr[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.997         ntR1524          
 CLMA_110_244/RSCO                 td                    0.147      12.144 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[4]/opit_0_A2Q1/RSOUT
                                   net (fanout=3)        0.000      12.144         ntR1523          
 CLMA_110_248/RSCI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]/opit_0_AQ/RS

 Data arrival time                                                  12.144         Logic Levels: 9  
                                                                                   Logic: 2.325ns(32.341%), Route: 4.864ns(67.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758      11.927         _N34             
 PLL_158_303/CLK_OUT1              td                    0.096      12.023 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.571      13.594         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      13.594 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.531      15.125         ntclkbufg_6      
 CLMA_110_248/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]/opit_0_AQ/CLK
 clock pessimism                                         0.235      15.360                          
 clock uncertainty                                      -0.150      15.210                          

 Recovery time                                           0.000      15.210                          

 Data required time                                                 15.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.210                          
 Data arrival time                                                  12.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.066                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.751  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229     104.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349     105.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197     105.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.877     107.265         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.162     107.427 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       0.460     107.887         u_top_sd_rw/N36  
 CLMA_174_256/RSCO                 td                    0.105     107.992 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     107.992         ntR1566          
 CLMA_174_260/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                 107.992         Logic Levels: 3  
                                                                                   Logic: 0.693ns(20.509%), Route: 2.686ns(79.491%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      91.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      91.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      91.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      92.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      92.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      93.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      93.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      95.599         ntclkbufg_6      
 CLMA_174_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.235      95.364                          
 clock uncertainty                                       0.150      95.514                          

 Removal time                                            0.000      95.514                          

 Data required time                                                 95.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 95.514                          
 Data arrival time                                                 107.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.478                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.751  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229     104.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349     105.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197     105.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.877     107.265         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.162     107.427 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       0.460     107.887         u_top_sd_rw/N36  
 CLMA_174_256/RSCO                 td                    0.105     107.992 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     107.992         ntR1566          
 CLMA_174_260/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                 107.992         Logic Levels: 3  
                                                                                   Logic: 0.693ns(20.509%), Route: 2.686ns(79.491%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      91.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      91.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      91.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      92.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      92.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      93.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      93.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      95.599         ntclkbufg_6      
 CLMA_174_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.235      95.364                          
 clock uncertainty                                       0.150      95.514                          

 Removal time                                            0.000      95.514                          

 Data required time                                                 95.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 95.514                          
 Data arrival time                                                 107.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.478                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.751  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.599
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.235

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229     104.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349     105.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197     105.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.877     107.265         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.162     107.427 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       0.460     107.887         u_top_sd_rw/N36  
 CLMA_174_256/RSCO                 td                    0.105     107.992 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     107.992         ntR1566          
 CLMA_174_260/RSCO                 td                    0.105     108.097 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000     108.097         ntR1565          
 CLMA_174_264/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                 108.097         Logic Levels: 4  
                                                                                   Logic: 0.798ns(22.905%), Route: 2.686ns(77.095%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254      91.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      91.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076      91.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787      92.191         _N34             
 PLL_158_303/CLK_OUT1              td                    0.101      92.292 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.599      93.891         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      93.891 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.708      95.599         ntclkbufg_6      
 CLMA_174_264/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.235      95.364                          
 clock uncertainty                                       0.150      95.514                          

 Removal time                                            0.000      95.514                          

 Data required time                                                 95.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 95.514                          
 Data arrival time                                                 108.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.583                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMS_226_221/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK

 CLMS_226_221/Q0                   tco                   0.289      12.095 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.543      12.638         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [13]
 CLMA_230_212/Y1                   td                    0.460      13.098 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/gateop_perm/Z
                                   net (fanout=1)        0.400      13.498         u_top_sd_rw/ethernet_test/eth_udp_test/_N89443
 CLMA_226_216/Y1                   td                    0.212      13.710 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.123      13.833         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
 CLMA_226_216/Y0                   td                    0.478      14.311 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.633      14.944         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_226_200/Y0                   td                    0.210      15.154 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.696      15.850         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
 CLMS_226_201/Y3                   td                    0.303      16.153 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.536      16.689         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
 CLMA_230_196/Y1                   td                    0.197      16.886 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.727      17.613         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_230_197/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  17.613         Logic Levels: 6  
                                                                                   Logic: 2.149ns(37.007%), Route: 3.658ns(62.993%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMA_230_197/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Recovery time                                          -0.617    1011.103                          

 Data required time                                               1011.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.103                          
 Data arrival time                                                  17.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMS_226_221/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK

 CLMS_226_221/Q0                   tco                   0.289      12.095 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.543      12.638         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [13]
 CLMA_230_212/Y1                   td                    0.460      13.098 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/gateop_perm/Z
                                   net (fanout=1)        0.400      13.498         u_top_sd_rw/ethernet_test/eth_udp_test/_N89443
 CLMA_226_216/Y1                   td                    0.212      13.710 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.123      13.833         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
 CLMA_226_216/Y0                   td                    0.478      14.311 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.633      14.944         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_226_200/Y0                   td                    0.210      15.154 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.696      15.850         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
 CLMS_226_201/Y3                   td                    0.303      16.153 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.536      16.689         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
 CLMA_230_196/Y1                   td                    0.197      16.886 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.727      17.613         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_230_197/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  17.613         Logic Levels: 6  
                                                                                   Logic: 2.149ns(37.007%), Route: 3.658ns(62.993%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMA_230_197/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Recovery time                                          -0.617    1011.103                          

 Data required time                                               1011.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.103                          
 Data arrival time                                                  17.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.159
  Launch Clock Delay      :  11.806
  Clock Pessimism Removal :  1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMS_226_221/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/CLK

 CLMS_226_221/Q0                   tco                   0.289      12.095 r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[14]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.543      12.638         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [13]
 CLMA_230_212/Y1                   td                    0.460      13.098 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_8/gateop_perm/Z
                                   net (fanout=1)        0.400      13.498         u_top_sd_rw/ethernet_test/eth_udp_test/_N89443
 CLMA_226_216/Y1                   td                    0.212      13.710 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.123      13.833         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
 CLMA_226_216/Y0                   td                    0.478      14.311 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.633      14.944         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_226_200/Y0                   td                    0.210      15.154 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.696      15.850         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
 CLMS_226_201/Y3                   td                    0.303      16.153 r       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.536      16.689         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
 CLMA_230_196/Y1                   td                    0.197      16.886 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.600      17.486         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_242_212/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                  17.486         Logic Levels: 6  
                                                                                   Logic: 2.149ns(37.835%), Route: 3.531ns(62.165%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760    1002.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048    1002.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636    1003.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574    1006.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553    1008.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1008.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531    1010.159         u_top_sd_rw/rgmii_clk
 CLMA_242_212/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.611    1011.770                          
 clock uncertainty                                      -0.050    1011.720                          

 Recovery time                                          -0.617    1011.103                          

 Data required time                                               1011.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1011.103                          
 Data arrival time                                                  17.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMA_222_200/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_222_200/Q1                   tco                   0.224      10.383 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.469      10.852         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_230_196/Y1                   td                    0.221      11.073 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.302      11.375         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 DRM_234_192/RSTB[0]                                                       f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.375         Logic Levels: 1  
                                                                                   Logic: 0.445ns(36.595%), Route: 0.771ns(63.405%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 DRM_234_192/CLKB[0]                                                       r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -1.611      10.195                          
 clock uncertainty                                       0.000      10.195                          

 Removal time                                           -0.022      10.173                          

 Data required time                                                 10.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.173                          
 Data arrival time                                                  11.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMA_222_200/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_222_200/Q1                   tco                   0.224      10.383 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.469      10.852         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_230_196/Y1                   td                    0.221      11.073 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.302      11.375         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 DRM_234_192/RSTA[0]                                                       f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.375         Logic Levels: 1  
                                                                                   Logic: 0.445ns(36.595%), Route: 0.771ns(63.405%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 DRM_234_192/CLKA[0]                                                       r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.611      10.195                          
 clock uncertainty                                       0.000      10.195                          

 Removal time                                           -0.046      10.149                          

 Data required time                                                 10.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.149                          
 Data arrival time                                                  11.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.806
  Launch Clock Delay      :  10.159
  Clock Pessimism Removal :  -1.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.760       2.817 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.817         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.048       2.865 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.636       3.501         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.574       6.075 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.553       8.628         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       8.628 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.531      10.159         u_top_sd_rw/rgmii_clk
 CLMA_222_200/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_222_200/Q1                   tco                   0.224      10.383 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.469      10.852         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_230_196/Y1                   td                    0.221      11.073 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.351      11.424         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_242_196/RSCO                 td                    0.115      11.539 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.539         ntR587           
 CLMA_242_200/RSCI                                                         f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.539         Logic Levels: 2  
                                                                                   Logic: 0.560ns(40.580%), Route: 0.820ns(59.420%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    3.030       3.087 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.087         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.076       3.163 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.647       3.810         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    3.812       7.622 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        2.599      10.221         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000      10.221 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     1.585      11.806         u_top_sd_rw/rgmii_clk
 CLMA_242_200/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.611      10.195                          
 clock uncertainty                                       0.000      10.195                          

 Removal time                                            0.000      10.195                          

 Data required time                                                 10.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.195                          
 Data arrival time                                                  11.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.344                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.289       5.244 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       5.524         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.490       6.014 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.257       6.271         _N86347          
 CLMS_190_85/Y3                    td                    0.468       6.739 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.586       8.325         nt_rstn_out      
 CLMA_274_100/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   8.325         Logic Levels: 2  
                                                                                   Logic: 1.247ns(37.003%), Route: 2.123ns(62.997%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758     101.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     103.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531     104.613         ntclkbufg_4      
 CLMA_274_100/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Recovery time                                          -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   8.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.827                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.312       6.700         nt_rstn_out      
 CLMA_274_100/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   6.700         Logic Levels: 1  
                                                                                   Logic: 0.426ns(20.412%), Route: 1.661ns(79.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787       2.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       4.955         ntclkbufg_4      
 CLMA_274_100/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Removal time                                           -0.226       4.423                          

 Data required time                                                  4.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.423                          
 Data arrival time                                                   6.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.277                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.289
  Launch Clock Delay      :  11.422
  Clock Pessimism Removal :  1.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.368      11.790 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       2.514      14.304         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_54_316/RSTA[0]                                                        f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.304         Logic Levels: 0  
                                                                                   Logic: 0.368ns(12.769%), Route: 2.514ns(87.231%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.652      34.089         ntclkbufg_3      
 DRM_54_316/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.200      35.289                          
 clock uncertainty                                      -0.050      35.239                          

 Recovery time                                          -0.055      35.184                          

 Data required time                                                 35.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.184                          
 Data arrival time                                                  14.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.880                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.289
  Launch Clock Delay      :  11.422
  Clock Pessimism Removal :  1.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.368      11.790 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       2.309      14.099         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_316/RSTA[0]                                                        f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  14.099         Logic Levels: 0  
                                                                                   Logic: 0.368ns(13.747%), Route: 2.309ns(86.253%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.652      34.089         ntclkbufg_3      
 DRM_82_316/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.200      35.289                          
 clock uncertainty                                      -0.050      35.239                          

 Recovery time                                          -0.055      35.184                          

 Data required time                                                 35.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.184                          
 Data arrival time                                                  14.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.085                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.224
  Launch Clock Delay      :  11.422
  Clock Pessimism Removal :  1.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.368      11.790 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       2.006      13.796         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_24/RSTA[0]                                                         f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  13.796         Logic Levels: 0  
                                                                                   Logic: 0.368ns(15.501%), Route: 2.006ns(84.499%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.587      34.024         ntclkbufg_3      
 DRM_82_24/CLKA[0]                                                         r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         1.200      35.224                          
 clock uncertainty                                      -0.050      35.174                          

 Recovery time                                          -0.055      35.119                          

 Data required time                                                 35.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.119                          
 Data arrival time                                                  13.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.323                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  10.168
  Clock Pessimism Removal :  -1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036       6.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.485 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.485         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.485 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.168         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.284      10.452 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.516      10.968         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_142_168/RSTA[0]                                                       f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  10.968         Logic Levels: 0  
                                                                                   Logic: 0.284ns(35.500%), Route: 0.516ns(64.500%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 DRM_142_168/CLKA[0]                                                       r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.218      10.204                          
 clock uncertainty                                       0.000      10.204                          

 Removal time                                            0.000      10.204                          

 Data required time                                                 10.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.204                          
 Data arrival time                                                  10.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.764                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  10.168
  Clock Pessimism Removal :  -1.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036       6.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.485 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.485         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.485 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.168         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.284      10.452 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.824      11.276         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_148/RSTA[0]                                                        f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.276         Logic Levels: 0  
                                                                                   Logic: 0.284ns(25.632%), Route: 0.824ns(74.368%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 DRM_82_148/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.218      10.204                          
 clock uncertainty                                       0.000      10.204                          

 Removal time                                            0.000      10.204                          

 Data required time                                                 10.204                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.204                          
 Data arrival time                                                  11.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.072                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  10.168
  Clock Pessimism Removal :  -1.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036       6.236         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.485 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.485         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.485 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       8.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      10.168         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.293      10.461 r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       1.110      11.571         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_108/RSTA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                  11.571         Logic Levels: 0  
                                                                                   Logic: 0.293ns(20.884%), Route: 1.110ns(79.116%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 DRM_82_108/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -1.200      10.222                          
 clock uncertainty                                       0.000      10.222                          

 Removal time                                           -0.028      10.194                          

 Data required time                                                 10.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.194                          
 Data arrival time                                                  11.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.377                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.720   11407.492         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.290   11407.782 f       N121/gateop_perm/Z
                                   net (fanout=84)       1.628   11409.410         N121             
 CLMA_186_40/RS                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                               11409.410         Logic Levels: 3  
                                                                                   Logic: 1.527ns(34.276%), Route: 2.928ns(65.724%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036   11406.436         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.685         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.368         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000   11410.368                          
 clock uncertainty                                      -0.050   11410.318                          

 Recovery time                                          -0.617   11409.701                          

 Data required time                                              11409.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11409.701                          
 Data arrival time                                               11409.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.720   11407.492         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.290   11407.782 f       N121/gateop_perm/Z
                                   net (fanout=84)       1.628   11409.410         N121             
 CLMA_186_40/RS                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               11409.410         Logic Levels: 3  
                                                                                   Logic: 1.527ns(34.276%), Route: 2.928ns(65.724%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036   11406.436         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.685         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.368         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000   11410.368                          
 clock uncertainty                                      -0.050   11410.318                          

 Recovery time                                          -0.617   11409.701                          

 Data required time                                              11409.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11409.701                          
 Data arrival time                                               11409.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.720   11407.492         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.290   11407.782 f       N121/gateop_perm/Z
                                   net (fanout=84)       1.628   11409.410         N121             
 CLMS_186_41/RS                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                               11409.410         Logic Levels: 3  
                                                                                   Logic: 1.527ns(34.276%), Route: 2.928ns(65.724%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047   11401.318 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.318         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082   11401.400 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036   11406.436         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11406.685         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11406.685 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152   11408.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11408.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531   11410.368         ntclkbufg_3      
 CLMS_186_41/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000   11410.368                          
 clock uncertainty                                      -0.050   11410.318                          

 Recovery time                                          -0.617   11409.701                          

 Data required time                                              11409.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11409.701                          
 Data arrival time                                               11409.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.809  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.601       5.989         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.194       6.183 f       N121/gateop_perm/Z
                                   net (fanout=84)       0.490       6.673         N121             
 DRM_178_88/RSTB[0]                                                        f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.673         Logic Levels: 2  
                                                                                   Logic: 0.620ns(30.097%), Route: 1.440ns(69.903%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 DRM_178_88/CLKB[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000      11.422                          
 clock uncertainty                                       0.050      11.472                          

 Removal time                                           -0.022      11.450                          

 Data required time                                                 11.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.450                          
 Data arrival time                                                   6.673                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.777                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.809  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.601       5.989         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.194       6.183 f       N121/gateop_perm/Z
                                   net (fanout=84)       0.490       6.673         N121             
 DRM_178_88/RSTA[0]                                                        f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.673         Logic Levels: 2  
                                                                                   Logic: 0.620ns(30.097%), Route: 1.440ns(69.903%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 DRM_178_88/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      11.422                          
 clock uncertainty                                       0.050      11.472                          

 Removal time                                           -0.046      11.426                          

 Data required time                                                 11.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.426                          
 Data arrival time                                                   6.673                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.753                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.809  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.601       5.989         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.198       6.187 r       N121/gateop_perm/Z
                                   net (fanout=84)       0.529       6.716         N121             
 APM_206_104/RST_X                                                         r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                                   6.716         Logic Levels: 2  
                                                                                   Logic: 0.624ns(29.672%), Route: 1.479ns(70.328%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847       7.298         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.646 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.646         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.646 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.837         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       9.837 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      11.422         ntclkbufg_3      
 APM_206_104/CLK                                                           r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000      11.422                          
 clock uncertainty                                       0.050      11.472                          

 Removal time                                           -0.078      11.394                          

 Data required time                                                 11.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.394                          
 Data arrival time                                                   6.716                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.678                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  6.206
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170      16.521         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.521 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.106         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.287      18.393 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.540      19.933         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.197      20.130 f       N121/gateop_perm/Z
                                   net (fanout=84)       1.628      21.758         N121             
 CLMA_186_40/RS                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.758         Logic Levels: 1  
                                                                                   Logic: 0.484ns(13.253%), Route: 3.168ns(86.747%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.968         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      34.219                          
 clock uncertainty                                      -0.050      34.169                          

 Recovery time                                          -0.617      33.552                          

 Data required time                                                 33.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.552                          
 Data arrival time                                                  21.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.794                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  6.206
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170      16.521         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.521 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.106         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.287      18.393 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.540      19.933         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.197      20.130 f       N121/gateop_perm/Z
                                   net (fanout=84)       1.628      21.758         N121             
 CLMA_186_40/RS                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.758         Logic Levels: 1  
                                                                                   Logic: 0.484ns(13.253%), Route: 3.168ns(86.747%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.968         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      34.219                          
 clock uncertainty                                      -0.050      34.169                          

 Recovery time                                          -0.617      33.552                          

 Data required time                                                 33.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.552                          
 Data arrival time                                                  21.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.794                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.168
  Launch Clock Delay      :  6.206
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      13.225 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.225         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      13.351 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.170      16.521         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      16.521 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      18.106         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.287      18.393 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.540      19.933         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.197      20.130 f       N121/gateop_perm/Z
                                   net (fanout=84)       1.628      21.758         N121             
 CLMS_186_41/RS                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                  21.758         Logic Levels: 1  
                                                                                   Logic: 0.484ns(13.253%), Route: 3.168ns(86.747%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.036      30.036         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.285 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.285         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.285 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.437         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      32.437 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.531      33.968         ntclkbufg_3      
 CLMS_186_41/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.251      34.219                          
 clock uncertainty                                      -0.050      34.169                          

 Recovery time                                          -0.617      33.552                          

 Data required time                                                 33.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.552                          
 Data arrival time                                                  21.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.794                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  5.554
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823      27.823         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.823 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.354         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.226      29.580 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.256      30.836         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.156      30.992 f       N121/gateop_perm/Z
                                   net (fanout=84)       0.490      31.482         N121             
 DRM_178_88/RSTB[0]                                                        f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  31.482         Logic Levels: 1  
                                                                                   Logic: 0.382ns(17.951%), Route: 1.746ns(82.049%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847      31.098         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.446 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.446         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.446 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.222         ntclkbufg_3      
 DRM_178_88/CLKB[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.251      34.971                          
 clock uncertainty                                       0.050      35.021                          

 Removal time                                           -0.022      34.999                          

 Data required time                                                 34.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.999                          
 Data arrival time                                                  31.482                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.517                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  5.554
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823      27.823         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.823 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.354         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.226      29.580 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.256      30.836         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.156      30.992 f       N121/gateop_perm/Z
                                   net (fanout=84)       0.490      31.482         N121             
 DRM_178_88/RSTA[0]                                                        f       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  31.482         Logic Levels: 1  
                                                                                   Logic: 0.382ns(17.951%), Route: 1.746ns(82.049%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847      31.098         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.446 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.446         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.446 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.222         ntclkbufg_3      
 DRM_178_88/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.251      34.971                          
 clock uncertainty                                       0.050      35.021                          

 Removal time                                           -0.046      34.975                          

 Data required time                                                 34.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.975                          
 Data arrival time                                                  31.482                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.493                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.422
  Launch Clock Delay      :  5.554
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.823      27.823         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      27.823 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      29.354         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.226      29.580 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.256      30.836         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.163      30.999 r       N121/gateop_perm/Z
                                   net (fanout=84)       0.529      31.528         N121             
 APM_206_104/RST_X                                                         r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                                  31.528         Logic Levels: 1  
                                                                                   Logic: 0.389ns(17.893%), Route: 1.785ns(82.107%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254      25.125 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.125         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126      25.251 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.847      31.098         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348      31.446 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      31.446         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      31.446 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      33.637         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      33.637 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.585      35.222         ntclkbufg_3      
 APM_206_104/CLK                                                           r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                        -0.251      34.971                          
 clock uncertainty                                       0.050      35.021                          

 Removal time                                           -0.078      34.943                          

 Data required time                                                 34.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.943                          
 Data arrival time                                                  31.528                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.415                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[11]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel_6/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_174_112/CLK                                                          r       y_scale_1[11]/opit_0/CLK

 CLMA_174_112/Q2                   tco                   0.290       6.289 r       y_scale_1[11]/opit_0/Q
                                   net (fanout=18)       0.644       6.933         y_scale_1[11]    
 CLMA_182_101/Y1                   td                    0.468       7.401 f       scaler_1/u_calculator/N147_inv/gateop_perm/Z
                                   net (fanout=10)       0.703       8.104         scaler_1/u_calculator/N147
 CLMA_182_105/COUT                 td                    0.507       8.611 r       scaler_1/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.611         scaler_1/u_calculator/N56_1.co [4]
 CLMA_182_109/Y1                   td                    0.475       9.086 f       scaler_1/u_calculator/N56_1.fsub_5/gateop_A2/Y1
                                   net (fanout=3)        0.455       9.541         scaler_1/u_calculator/N57 [6]
 CLMA_190_100/Y3                   td                    0.315       9.856 f       scaler_1/u_calculator/N242/gateop_perm/Z
                                   net (fanout=2)        0.511      10.367         scaler_1/u_calculator/N242
 CLMA_190_104/RS                                                           f       scaler_1/u_calculator/dst_row_sel_6/opit_0/RS

 Data arrival time                                                  10.367         Logic Levels: 4  
                                                                                   Logic: 2.055ns(47.047%), Route: 2.313ns(52.953%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_190_104/CLK                                                          r       scaler_1/u_calculator/dst_row_sel_6/opit_0/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Recovery time                                          -0.617      29.096                          

 Data required time                                                 29.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.096                          
 Data arrival time                                                  10.367                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.729                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[11]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel_10/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_174_112/CLK                                                          r       y_scale_1[11]/opit_0/CLK

 CLMA_174_112/Q2                   tco                   0.290       6.289 r       y_scale_1[11]/opit_0/Q
                                   net (fanout=18)       0.644       6.933         y_scale_1[11]    
 CLMA_182_101/Y1                   td                    0.468       7.401 f       scaler_1/u_calculator/N147_inv/gateop_perm/Z
                                   net (fanout=10)       0.703       8.104         scaler_1/u_calculator/N147
 CLMA_182_105/COUT                 td                    0.507       8.611 r       scaler_1/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.611         scaler_1/u_calculator/N56_1.co [4]
                                   td                    0.058       8.669 r       scaler_1/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.669         scaler_1/u_calculator/N56_1.co [6]
 CLMA_182_109/COUT                 td                    0.058       8.727 r       scaler_1/u_calculator/N56_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.727         scaler_1/u_calculator/N56_1.co [8]
 CLMA_182_113/Y1                   td                    0.498       9.225 r       scaler_1/u_calculator/N56_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.405       9.630         scaler_1/u_calculator/N57 [10]
 CLMA_182_108/Y3                   td                    0.210       9.840 r       scaler_1/u_calculator/N254/gateop_perm/Z
                                   net (fanout=2)        0.614      10.454         scaler_1/u_calculator/N254
 CLMA_182_112/RS                                                           r       scaler_1/u_calculator/dst_row_sel_10/opit_0/RS

 Data arrival time                                                  10.454         Logic Levels: 5  
                                                                                   Logic: 2.089ns(46.891%), Route: 2.366ns(53.109%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMA_182_112/CLK                                                          r       scaler_1/u_calculator/dst_row_sel_10/opit_0/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Recovery time                                          -0.519      29.194                          

 Data required time                                                 29.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.194                          
 Data arrival time                                                  10.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.740                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[11]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel_9/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_174_112/CLK                                                          r       y_scale_1[11]/opit_0/CLK

 CLMA_174_112/Q2                   tco                   0.290       6.289 r       y_scale_1[11]/opit_0/Q
                                   net (fanout=18)       0.644       6.933         y_scale_1[11]    
 CLMA_182_101/Y1                   td                    0.468       7.401 f       scaler_1/u_calculator/N147_inv/gateop_perm/Z
                                   net (fanout=10)       0.703       8.104         scaler_1/u_calculator/N147
 CLMA_182_105/COUT                 td                    0.507       8.611 r       scaler_1/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.611         scaler_1/u_calculator/N56_1.co [4]
                                   td                    0.058       8.669 r       scaler_1/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.669         scaler_1/u_calculator/N56_1.co [6]
 CLMA_182_109/COUT                 td                    0.058       8.727 r       scaler_1/u_calculator/N56_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.727         scaler_1/u_calculator/N56_1.co [8]
 CLMA_182_113/Y0                   td                    0.267       8.994 f       scaler_1/u_calculator/N56_1.fsub_9/gateop_A2/Y0
                                   net (fanout=3)        0.405       9.399         scaler_1/u_calculator/N57 [9]
 CLMS_190_113/Y0                   td                    0.196       9.595 f       scaler_1/u_calculator/N251/gateop_perm/Z
                                   net (fanout=2)        0.668      10.263         scaler_1/u_calculator/N251
 CLMS_190_113/RS                                                           f       scaler_1/u_calculator/dst_row_sel_9/opit_0/RS

 Data arrival time                                                  10.263         Logic Levels: 5  
                                                                                   Logic: 1.844ns(43.246%), Route: 2.420ns(56.754%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMS_190_113/CLK                                                          r       scaler_1/u_calculator/dst_row_sel_9/opit_0/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Recovery time                                          -0.617      29.096                          

 Data required time                                                 29.096                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.096                          
 Data arrival time                                                  10.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.833                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N33             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK

 CLMS_98_105/Q0                    tco                   0.226       5.790 r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.993       6.783         frame_buf/wr_buf_1/ddr_rstn_2d
 DRM_54_128/RSTA[0]                                                        r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.783         Logic Levels: 0  
                                                                                   Logic: 0.226ns(18.540%), Route: 0.993ns(81.460%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 DRM_54_128/CLKA[0]                                                        r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.381       5.618                          
 clock uncertainty                                       0.000       5.618                          

 Removal time                                           -0.028       5.590                          

 Data required time                                                  5.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.590                          
 Data arrival time                                                   6.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.035
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N33             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK

 CLMS_98_105/Q0                    tco                   0.226       5.790 r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       1.137       6.927         frame_buf/wr_buf_1/ddr_rstn_2d
 DRM_54_44/RSTA[0]                                                         r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.927         Logic Levels: 0  
                                                                                   Logic: 0.226ns(16.581%), Route: 1.137ns(83.419%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.621       6.035         ntclkbufg_2      
 DRM_54_44/CLKA[0]                                                         r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.636                          
 clock uncertainty                                       0.000       5.636                          

 Removal time                                           -0.028       5.608                          

 Data required time                                                  5.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.608                          
 Data arrival time                                                   6.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.319                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[0]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_ce/opit_0_MUX4TO1Q/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N33             
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.033 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531       5.564         ntclkbufg_2      
 CLMA_182_113/CLK                                                          r       TARGET_V_NUM_1[0]/opit_0/CLK

 CLMA_182_113/Q1                   tco                   0.224       5.788 f       TARGET_V_NUM_1[0]/opit_0/Q
                                   net (fanout=11)       0.348       6.136         TARGET_V_NUM_1[0]
 CLMA_182_104/Y3                   td                    0.156       6.292 f       scaler_1/u_calculator/N223_inv/gateop_perm/Z
                                   net (fanout=2)        0.465       6.757         scaler_1/u_calculator/N223
 CLMA_182_124/RS                                                           f       scaler_1/u_calculator/dst_row_ce/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   6.757         Logic Levels: 1  
                                                                                   Logic: 0.380ns(31.852%), Route: 0.813ns(68.148%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_182_124/CLK                                                          r       scaler_1/u_calculator/dst_row_ce/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.000       5.593                          

 Removal time                                           -0.220       5.373                          

 Data required time                                                  5.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.373                          
 Data arrival time                                                   6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.384                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.289      17.710 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.419      18.129         vs_in_test       
 CLMA_162_56/Y0                    td                    0.341      18.470 f       N53/gateop_perm/Z
                                   net (fanout=98)       1.220      19.690         N53              
 APM_206_92/RST_X                                                          f       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                                  19.690         Logic Levels: 1  
                                                                                   Logic: 0.630ns(27.766%), Route: 1.639ns(72.234%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 APM_206_92/CLK                                                            r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Recovery time                                          -1.197      28.366                          

 Data required time                                                 28.366                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.366                          
 Data arrival time                                                  19.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.676                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.289      17.710 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.419      18.129         vs_in_test       
 CLMA_162_56/Y0                    td                    0.341      18.470 f       N53/gateop_perm/Z
                                   net (fanout=98)       1.220      19.690         N53              
 APM_206_92/RST_Y                                                          f       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y

 Data arrival time                                                  19.690         Logic Levels: 1  
                                                                                   Logic: 0.630ns(27.766%), Route: 1.639ns(72.234%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 APM_206_92/CLK                                                            r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Recovery time                                          -1.112      28.451                          

 Data required time                                                 28.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.451                          
 Data arrival time                                                  19.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.761                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel_9/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.292  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      13.230 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.230         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      13.306 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530      15.836         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      15.836 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.585      17.421         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.287      17.708 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       1.283      18.991         vs_in_test       
 CLMS_190_113/Y0                   td                    0.493      19.484 f       scaler_1/u_calculator/N251/gateop_perm/Z
                                   net (fanout=2)        0.668      20.152         scaler_1/u_calculator/N251
 CLMS_190_113/RS                                                           f       scaler_1/u_calculator/dst_row_sel_9/opit_0/RS

 Data arrival time                                                  20.152         Logic Levels: 1  
                                                                                   Logic: 0.780ns(28.561%), Route: 1.951ns(71.439%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N33             
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      27.833 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531      29.364         ntclkbufg_2      
 CLMS_190_113/CLK                                                          r       scaler_1/u_calculator/dst_row_sel_9/opit_0/CLK
 clock pessimism                                         0.249      29.613                          
 clock uncertainty                                      -0.050      29.563                          

 Recovery time                                          -0.617      28.946                          

 Data required time                                                 28.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.946                          
 Data arrival time                                                  20.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.794                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.222      29.210 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.345      29.555         vs_in_test       
 CLMA_162_56/Y0                    td                    0.229      29.784 r       N53/gateop_perm/Z
                                   net (fanout=98)       0.351      30.135         N53              
 CLMA_162_40/RSCO                  td                    0.105      30.240 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      30.240         ntR2             
 CLMA_162_44/RSCI                                                          r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                  30.240         Logic Levels: 2  
                                                                                   Logic: 0.556ns(44.409%), Route: 0.696ns(55.591%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N33             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMA_162_44/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Removal time                                            0.000      29.600                          

 Data required time                                                 29.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.600                          
 Data arrival time                                                  30.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.640                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.222      29.210 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.345      29.555         vs_in_test       
 CLMA_162_56/Y0                    td                    0.229      29.784 r       N53/gateop_perm/Z
                                   net (fanout=98)       0.351      30.135         N53              
 CLMA_162_40/RSCO                  td                    0.105      30.240 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      30.240         ntR2             
 CLMA_162_44/RSCI                                                          r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS

 Data arrival time                                                  30.240         Logic Levels: 2  
                                                                                   Logic: 0.556ns(44.409%), Route: 0.696ns(55.591%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N33             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMA_162_44/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Removal time                                            0.000      29.600                          

 Data required time                                                 29.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.600                          
 Data arrival time                                                  30.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.640                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.249

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      27.457         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      27.457 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       1.531      28.988         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.222      29.210 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.345      29.555         vs_in_test       
 CLMA_162_56/Y0                    td                    0.229      29.784 r       N53/gateop_perm/Z
                                   net (fanout=98)       0.351      30.135         N53              
 CLMA_162_40/RSCO                  td                    0.105      30.240 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      30.240         ntR2             
 CLMA_162_44/RSCI                                                          r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS

 Data arrival time                                                  30.240         Logic Levels: 2  
                                                                                   Logic: 0.556ns(44.409%), Route: 0.696ns(55.591%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254      25.130 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      25.130         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076      25.206 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010      26.216         _N33             
 IOCKGATE_86_20/OUT                td                    0.348      26.564 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.564         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.564 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650      28.214         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      28.214 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585      29.799         ntclkbufg_2      
 CLMA_162_44/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.249      29.550                          
 clock uncertainty                                       0.050      29.600                          

 Removal time                                            0.000      29.600                          

 Data required time                                                 29.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.600                          
 Data arrival time                                                  30.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.640                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.021   11407.793         nt_rstn_out      
 CLMA_162_56/Y0                    td                    0.210   11408.003 r       N53/gateop_perm/Z
                                   net (fanout=98)       1.212   11409.215         N53              
 APM_206_92/RST_X                                                          r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                               11409.215         Logic Levels: 3  
                                                                                   Logic: 1.447ns(33.967%), Route: 2.813ns(66.033%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N33             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 APM_206_92/CLK                                                            r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Recovery time                                          -1.197   11404.517                          

 Data required time                                              11404.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11404.517                          
 Data arrival time                                               11409.215                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.698                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.021   11407.793         nt_rstn_out      
 CLMA_162_56/Y0                    td                    0.210   11408.003 r       N53/gateop_perm/Z
                                   net (fanout=98)       1.212   11409.215         N53              
 APM_206_92/RST_Y                                                          r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y

 Data arrival time                                               11409.215         Logic Levels: 3  
                                                                                   Logic: 1.447ns(33.967%), Route: 2.813ns(66.033%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N33             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 APM_206_92/CLK                                                            r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Recovery time                                          -1.112   11404.602                          

 Data required time                                              11404.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11404.602                          
 Data arrival time                                               11409.215                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.613                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.609  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   11401.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   11401.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.787   11402.191         _N34             
 PLL_158_55/CLK_OUT1               td                    0.101   11402.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   11403.370         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11403.370 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585   11404.955         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.291   11405.246 r       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.310   11405.556         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.478   11406.034 r       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.270   11406.304         _N86347          
 CLMS_190_85/Y3                    td                    0.468   11406.772 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.021   11407.793         nt_rstn_out      
 CLMA_162_56/Y0                    td                    0.210   11408.003 r       N53/gateop_perm/Z
                                   net (fanout=98)       1.083   11409.086         N53              
 APM_206_68/RST_X                                                          r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                               11409.086         Logic Levels: 3  
                                                                                   Logic: 1.447ns(35.028%), Route: 2.684ns(64.972%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047   11401.323 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.323         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048   11401.371 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992   11402.363         _N33             
 IOCKGATE_86_20/OUT                td                    0.249   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11402.612         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11402.612 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621   11404.233         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11404.233 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.531   11405.764         ntclkbufg_2      
 APM_206_68/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11405.764                          
 clock uncertainty                                      -0.050   11405.714                          

 Recovery time                                          -1.197   11404.517                          

 Data required time                                              11404.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11404.517                          
 Data arrival time                                               11409.086                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.569                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_calculator/dst_row_ce_6/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.388       5.776         nt_rstn_out      
 CLMA_190_100/Y2                   td                    0.206       5.982 f       scaler_1/u_calculator/N241_inv/gateop_perm/Z
                                   net (fanout=2)        0.205       6.187         scaler_1/u_calculator/N241
 CLMS_186_101/RS                                                           f       scaler_1/u_calculator/dst_row_ce_6/opit_0/RS

 Data arrival time                                                   6.187         Logic Levels: 2  
                                                                                   Logic: 0.632ns(40.152%), Route: 0.942ns(59.848%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMS_186_101/CLK                                                          r       scaler_1/u_calculator/dst_row_ce_6/opit_0/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Removal time                                           -0.220       5.829                          

 Data required time                                                  5.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.829                          
 Data arrival time                                                   6.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_calculator/col_cnt_sel_4/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.410       5.798         nt_rstn_out      
 CLMA_174_88/Y1                    td                    0.221       6.019 f       scaler_1/u_calculator/N183/gateop_perm/Z
                                   net (fanout=2)        0.276       6.295         scaler_1/u_calculator/N183
 CLMA_174_88/RS                                                            f       scaler_1/u_calculator/col_cnt_sel_4/opit_0/RS

 Data arrival time                                                   6.295         Logic Levels: 2  
                                                                                   Logic: 0.647ns(38.466%), Route: 1.035ns(61.534%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMA_174_88/CLK                                                           r       scaler_1/u_calculator/col_cnt_sel_4/opit_0/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Removal time                                           -0.220       5.829                          

 Data required time                                                  5.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.829                          
 Data arrival time                                                   6.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.466                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel_3/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.758       1.927         _N34             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       3.082 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       4.613         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.229       4.842 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.349       5.191         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.197       5.388 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.495       5.883         nt_rstn_out      
 CLMA_190_104/Y2                   td                    0.155       6.038 f       scaler_1/u_calculator/N233/gateop_perm/Z
                                   net (fanout=2)        0.276       6.314         scaler_1/u_calculator/N233
 CLMS_190_105/RS                                                           f       scaler_1/u_calculator/dst_row_sel_3/opit_0/RS

 Data arrival time                                                   6.314         Logic Levels: 2  
                                                                                   Logic: 0.581ns(34.156%), Route: 1.120ns(65.844%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N33             
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       4.414 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      1.585       5.999         ntclkbufg_2      
 CLMS_190_105/CLK                                                          r       scaler_1/u_calculator/dst_row_sel_3/opit_0/CLK
 clock pessimism                                         0.000       5.999                          
 clock uncertainty                                       0.050       6.049                          

 Removal time                                           -0.220       5.829                          

 Data required time                                                  5.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.829                          
 Data arrival time                                                   6.314                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK
Endpoint    : r_out[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMS_186_125/CLK                                                          r       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK

 CLMS_186_125/Q3                   tco                   0.286      11.240 f       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=9)        1.476      12.716         TARGET_V_NUM_reg[4]
 CLMA_194_157/COUT                 td                    0.348      13.064 r       N305_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.064         N305_0.co [4]    
                                   td                    0.058      13.122 r       N305_0.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.122         N305_0.co [6]    
 CLMA_194_161/COUT                 td                    0.058      13.180 r       N305_0.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.180         N305_0.co [8]    
                                   td                    0.058      13.238 r       N305_0.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.238         N305_0.co [10]   
 CLMA_194_165/Y2                   td                    0.271      13.509 r       N305_0.fsub_11/gateop/Y
                                   net (fanout=2)        0.401      13.910         N305[11]         
                                   td                    0.474      14.384 f       N306.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.384         N306.co [10]     
 CLMA_198_160/Y2                   td                    0.271      14.655 r       N306.lt_6/gateop/Y
                                   net (fanout=1)        0.549      15.204         N306             
 CLMS_190_165/Y0                   td                    0.341      15.545 f       N316_1/gateop_perm/Z
                                   net (fanout=1)        0.461      16.006         _N65390          
 CLMS_174_169/Y1                   td                    0.288      16.294 r       N316_0/gateop_perm/Z
                                   net (fanout=24)       1.062      17.356         N316             
 CLMS_134_161/Y2                   td                    0.494      17.850 f       N321_9[3]/gateop_perm/Z
                                   net (fanout=1)        3.076      20.926         nt_r_out[3]      
 IOL_327_230/DO                    td                    0.139      21.065 f       r_out_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000      21.065         r_out_obuf[3]/ntO
 IOBS_LR_328_229/PAD               td                    3.903      24.968 f       r_out_obuf[3]/opit_0/O
                                   net (fanout=1)        0.079      25.047         r_out[3]         
 J20                                                                       f       r_out[3] (port)  

 Data arrival time                                                  25.047         Logic Levels: 9  
                                                                                   Logic: 6.989ns(49.592%), Route: 7.104ns(50.408%)
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK
Endpoint    : r_out[7] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMS_186_125/CLK                                                          r       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK

 CLMS_186_125/Q3                   tco                   0.286      11.240 f       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=9)        1.476      12.716         TARGET_V_NUM_reg[4]
 CLMA_194_157/COUT                 td                    0.348      13.064 r       N305_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.064         N305_0.co [4]    
                                   td                    0.058      13.122 r       N305_0.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.122         N305_0.co [6]    
 CLMA_194_161/COUT                 td                    0.058      13.180 r       N305_0.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.180         N305_0.co [8]    
                                   td                    0.058      13.238 r       N305_0.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.238         N305_0.co [10]   
 CLMA_194_165/Y2                   td                    0.271      13.509 r       N305_0.fsub_11/gateop/Y
                                   net (fanout=2)        0.401      13.910         N305[11]         
                                   td                    0.474      14.384 f       N306.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.384         N306.co [10]     
 CLMA_198_160/Y2                   td                    0.271      14.655 r       N306.lt_6/gateop/Y
                                   net (fanout=1)        0.549      15.204         N306             
 CLMS_190_165/Y0                   td                    0.341      15.545 f       N316_1/gateop_perm/Z
                                   net (fanout=1)        0.461      16.006         _N65390          
 CLMS_174_169/Y1                   td                    0.288      16.294 r       N316_0/gateop_perm/Z
                                   net (fanout=24)       0.854      17.148         N316             
 CLMS_134_165/Y0                   td                    0.493      17.641 f       N321_9[7]/gateop_perm/Z
                                   net (fanout=1)        3.108      20.749         nt_r_out[7]      
 IOL_327_273/DO                    td                    0.139      20.888 f       r_out_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000      20.888         r_out_obuf[7]/ntO
 IOBS_LR_328_272/PAD               td                    3.903      24.791 f       r_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.065      24.856         r_out[7]         
 H19                                                                       f       r_out[7] (port)  

 Data arrival time                                                  24.856         Logic Levels: 9  
                                                                                   Logic: 6.988ns(50.266%), Route: 6.914ns(49.734%)
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK
Endpoint    : g_out[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        2.438       3.842         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       9.369 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.585      10.954         ntclkbufg_0      
 CLMS_186_125/CLK                                                          r       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK

 CLMS_186_125/Q3                   tco                   0.286      11.240 f       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=9)        1.476      12.716         TARGET_V_NUM_reg[4]
 CLMA_194_157/COUT                 td                    0.348      13.064 r       N305_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.064         N305_0.co [4]    
                                   td                    0.058      13.122 r       N305_0.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.122         N305_0.co [6]    
 CLMA_194_161/COUT                 td                    0.058      13.180 r       N305_0.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.180         N305_0.co [8]    
                                   td                    0.058      13.238 r       N305_0.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.238         N305_0.co [10]   
 CLMA_194_165/Y2                   td                    0.271      13.509 r       N305_0.fsub_11/gateop/Y
                                   net (fanout=2)        0.401      13.910         N305[11]         
                                   td                    0.474      14.384 f       N306.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.384         N306.co [10]     
 CLMA_198_160/Y2                   td                    0.271      14.655 r       N306.lt_6/gateop/Y
                                   net (fanout=1)        0.549      15.204         N306             
 CLMS_190_165/Y0                   td                    0.341      15.545 f       N316_1/gateop_perm/Z
                                   net (fanout=1)        0.461      16.006         _N65390          
 CLMS_174_169/Y1                   td                    0.288      16.294 r       N316_0/gateop_perm/Z
                                   net (fanout=24)       1.227      17.521         N316             
 CLMA_126_153/Y1                   td                    0.290      17.811 f       N321_9[9]/gateop_perm/Z
                                   net (fanout=1)        2.843      20.654         nt_g_out[1]      
 IOL_327_110/DO                    td                    0.139      20.793 f       g_out_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      20.793         g_out_obuf[1]/ntO
 IOBS_LR_328_109/PAD               td                    3.903      24.696 f       g_out_obuf[1]/opit_0/O
                                   net (fanout=1)        0.094      24.790         g_out[1]         
 M17                                                                       f       g_out[1] (port)  

 Data arrival time                                                  24.790         Logic Levels: 9  
                                                                                   Logic: 6.785ns(49.039%), Route: 7.051ns(50.961%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : cmos1_href_d0/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB10                                                    0.000       0.000 r       cmos1_href (port)
                                   net (fanout=1)        0.063       0.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    1.047       1.110 r       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.082       1.192 r       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        0.446       1.638         nt_cmos1_href    
 CLMA_150_32/M0                                                            r       cmos1_href_d0/opit_0/D

 Data arrival time                                                   1.638         Logic Levels: 2  
                                                                                   Logic: 1.129ns(68.926%), Route: 0.509ns(31.074%)
====================================================================================================

====================================================================================================

Startpoint  : g_in[3] (port)
Endpoint    : image_size_down_without_fifo_2/tdata[6]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB19                                                    0.000       0.000 r       g_in[3] (port)   
                                   net (fanout=1)        0.098       0.098         g_in[3]          
 IOBS_TB_240_0/DIN                 td                    1.047       1.145 r       g_in_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       1.145         g_in_ibuf[3]/ntD 
 IOL_243_5/RX_DATA_DD              td                    0.082       1.227 r       g_in_ibuf[3]/opit_1/OUT
                                   net (fanout=1)        0.425       1.652         nt_g_in[3]       
 CLMA_230_13/M0                                                            r       image_size_down_without_fifo_2/tdata[6]/opit_0/D

 Data arrival time                                                   1.652         Logic Levels: 2  
                                                                                   Logic: 1.129ns(68.341%), Route: 0.523ns(31.659%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[4] (port)
Endpoint    : image_size_down_without_fifo_2/tdata[1]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y16                                                     0.000       0.000 r       b_in[4] (port)   
                                   net (fanout=1)        0.075       0.075         b_in[4]          
 IOBD_213_0/DIN                    td                    1.047       1.122 r       b_in_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       1.122         b_in_ibuf[4]/ntD 
 IOL_215_6/RX_DATA_DD              td                    0.082       1.204 r       b_in_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.535       1.739         nt_b_in[4]       
 CLMA_230_13/CD                                                            r       image_size_down_without_fifo_2/tdata[1]/opit_0/D

 Data arrival time                                                   1.739         Logic Levels: 2  
                                                                                   Logic: 1.129ns(64.922%), Route: 0.610ns(35.078%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_102_21/CLK         power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_102_21/CLK         power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_102_21/CLK         power_on_delay_inst/cnt2[4]/opit_0_A2Q21/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_46_121/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_46_121/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_46_97/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.612       6.750           1.138           High Pulse Width  APM_206_164/CLK         N592/gopapm/CLK
 5.612       6.750           1.138           Low Pulse Width   APM_206_164/CLK         N592/gopapm/CLK
 5.612       6.750           1.138           High Pulse Width  APM_206_116/CLK         scaler_2/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

{coms1_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_146_45/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_146_45/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_146_45/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{coms2_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           Low Pulse Width   CLMS_170_29/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_170_29/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_170_29/CLK         cmos2_8_16bit/pdata_i_reg[1]/opit_0/CLK
====================================================================================================

{sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.862       10.000          1.138           High Pulse Width  APM_106_216/CLK         u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 8.862       10.000          1.138           Low Pulse Width   APM_106_216/CLK         u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 9.102       10.000          0.898           Low Pulse Width   DRM_234_292/CLKA[0]     u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_190_261/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_190_261/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_190_261/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width  CLMS_170_181/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_170_181/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.100     500.000         1.900           High Pulse Width  CLMS_174_177/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_88/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_58_16/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_58_16/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_58_16/CLK          coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.762      11.900          1.138           High Pulse Width  APM_206_104/CLK         scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.762      11.900          1.138           Low Pulse Width   APM_206_104/CLK         scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.762      11.900          1.138           High Pulse Width  APM_206_80/CLK          scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

{coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.762      11.900          1.138           High Pulse Width  APM_206_92/CLK          scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.762      11.900          1.138           Low Pulse Width   APM_206_92/CLK          scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.762      11.900          1.138           High Pulse Width  APM_206_68/CLK          scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_66_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_66_216/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.430       5.020         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.151       5.171 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.964       6.135         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_70_216/Y1                    td                    0.244       6.379 f       _N11566_inv/gateop_perm/Z
                                   net (fanout=8)        0.236       6.615         _N11566          
                                   td                    0.365       6.980 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.980         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
 CLMS_70_217/COUT                  td                    0.044       7.024 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.024         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8377
                                   td                    0.044       7.068 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.068         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8379
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.068         Logic Levels: 3  
                                                                                   Logic: 1.071ns(28.938%), Route: 2.630ns(71.062%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_70_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.102                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_66_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_66_216/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.430       5.020         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.151       5.171 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.964       6.135         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_70_216/Y1                    td                    0.244       6.379 f       _N11566_inv/gateop_perm/Z
                                   net (fanout=8)        0.236       6.615         _N11566          
                                   td                    0.365       6.980 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.980         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
 CLMS_70_217/COUT                  td                    0.044       7.024 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.024         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8377
 CLMS_70_221/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.024         Logic Levels: 3  
                                                                                   Logic: 1.027ns(28.083%), Route: 2.630ns(71.917%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_70_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   7.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_66_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_66_216/Q2                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.430       5.020         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.151       5.171 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.964       6.135         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_70_216/Y1                    td                    0.244       6.379 f       _N11566_inv/gateop_perm/Z
                                   net (fanout=8)        0.236       6.615         _N11566          
                                   td                    0.353       6.968 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.968         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N8375
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.968         Logic Levels: 2  
                                                                                   Logic: 0.971ns(26.965%), Route: 2.630ns(73.035%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_70_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   6.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.202                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I10
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.751
  Launch Clock Delay      :  3.297
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.422       3.297         nt_sys_clk       
 CLMA_110_20/CLK                                                           r       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_20/Q0                    tco                   0.182       3.479 r       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.138       3.617         power_on_delay_inst/cnt1 [0]
 CLMA_110_24/B0                                                            r       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.617         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.720       3.751         nt_sys_clk       
 CLMA_110_24/CLK                                                           r       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.284       3.467                          
 clock uncertainty                                       0.000       3.467                          

 Hold time                                              -0.069       3.398                          

 Data required time                                                  3.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.398                          
 Data arrival time                                                   3.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.751
  Launch Clock Delay      :  3.297
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.422       3.297         nt_sys_clk       
 CLMA_110_20/CLK                                                           r       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_110_20/Q0                    tco                   0.182       3.479 r       power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.138       3.617         power_on_delay_inst/cnt1 [0]
 CLMA_110_24/A0                                                            r       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.617         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.720       3.751         nt_sys_clk       
 CLMA_110_24/CLK                                                           r       power_on_delay_inst/cnt1[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.284       3.467                          
 clock uncertainty                                       0.000       3.467                          

 Hold time                                              -0.077       3.390                          

 Data required time                                                  3.390                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.390                          
 Data arrival time                                                   3.617                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
Endpoint    : power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.751
  Launch Clock Delay      :  3.150
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.275       3.150         nt_sys_clk       
 CLMA_110_33/CLK                                                           r       power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK

 CLMA_110_33/Q0                    tco                   0.182       3.332 r       power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.218       3.550         power_on_delay_inst/camera_pwnd
 CLMA_110_25/RS                                                            r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.550         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.500%), Route: 0.218ns(54.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=21)       2.720       3.751         nt_sys_clk       
 CLMA_110_25/CLK                                                           r       power_on_delay_inst/cnt2[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.284       3.467                          
 clock uncertainty                                       0.000       3.467                          

 Hold time                                              -0.146       3.321                          

 Data required time                                                  3.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.321                          
 Data arrival time                                                   3.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/ddr_arbit/flag[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_118_136/CLK                                                          r       frame_buf/ddr_arbit/flag[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_136/Q1                   tco                   0.223       6.959 f       frame_buf/ddr_arbit/flag[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.366       7.325         frame_buf/ddr_arbit/flag [3]
 CLMA_126_140/Y1                   td                    0.359       7.684 f       frame_buf/ddr_arbit/N98/gateop_perm/Z
                                   net (fanout=288)      0.751       8.435         frame_buf/ddr_arbit/N98
 CLMS_134_109/COUT                 td                    0.397       8.832 r       frame_buf/wr_buf_4/N82_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.832         frame_buf/wr_buf_4/_N7543
                                   td                    0.044       8.876 r       frame_buf/wr_buf_4/N82_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.876         frame_buf/wr_buf_4/_N7545
 CLMS_134_113/COUT                 td                    0.044       8.920 r       frame_buf/wr_buf_4/N82_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.920         frame_buf/wr_buf_4/_N7547
                                   td                    0.044       8.964 r       frame_buf/wr_buf_4/N82_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.964         frame_buf/wr_buf_4/_N7549
 CLMS_134_117/COUT                 td                    0.044       9.008 r       frame_buf/wr_buf_4/N82_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.008         frame_buf/wr_buf_4/_N7551
 CLMS_134_121/Y1                   td                    0.366       9.374 f       frame_buf/wr_buf_4/N82_23/gateop_A2/Y1
                                   net (fanout=1)        0.255       9.629         frame_buf/_N14815
 CLMA_138_124/Y1                   td                    0.514      10.143 f       frame_buf/wr_buf_3/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.368      10.511         frame_buf/_N14844
                                   td                    0.368      10.879 f       frame_buf/wr_buf_2/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.879         frame_buf/wr_buf_2/_N7448
 CLMS_146_129/Y3                   td                    0.387      11.266 r       frame_buf/wr_buf_2/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.262      11.528         frame_buf/_N14874
 CLMA_146_136/Y3                   td                    0.360      11.888 f       frame_buf/wr_buf_1/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.563      12.451         frame_buf/_N14902
 CLMS_114_121/COUT                 td                    0.397      12.848 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.848         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_114_125/CIN                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  12.848         Logic Levels: 9  
                                                                                   Logic: 3.547ns(58.033%), Route: 2.565ns(41.967%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMS_114_125/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.132      16.224                          

 Data required time                                                 16.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.224                          
 Data arrival time                                                  12.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.376                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/ddr_arbit/flag[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_118_136/CLK                                                          r       frame_buf/ddr_arbit/flag[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_136/Q1                   tco                   0.223       6.959 f       frame_buf/ddr_arbit/flag[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.366       7.325         frame_buf/ddr_arbit/flag [3]
 CLMA_126_140/Y1                   td                    0.359       7.684 f       frame_buf/ddr_arbit/N98/gateop_perm/Z
                                   net (fanout=288)      0.751       8.435         frame_buf/ddr_arbit/N98
 CLMS_134_109/COUT                 td                    0.397       8.832 r       frame_buf/wr_buf_4/N82_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.832         frame_buf/wr_buf_4/_N7543
                                   td                    0.044       8.876 r       frame_buf/wr_buf_4/N82_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.876         frame_buf/wr_buf_4/_N7545
 CLMS_134_113/COUT                 td                    0.044       8.920 r       frame_buf/wr_buf_4/N82_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.920         frame_buf/wr_buf_4/_N7547
                                   td                    0.044       8.964 r       frame_buf/wr_buf_4/N82_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.964         frame_buf/wr_buf_4/_N7549
 CLMS_134_117/COUT                 td                    0.044       9.008 r       frame_buf/wr_buf_4/N82_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.008         frame_buf/wr_buf_4/_N7551
 CLMS_134_121/Y1                   td                    0.366       9.374 f       frame_buf/wr_buf_4/N82_23/gateop_A2/Y1
                                   net (fanout=1)        0.255       9.629         frame_buf/_N14815
 CLMA_138_124/Y1                   td                    0.514      10.143 f       frame_buf/wr_buf_3/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.368      10.511         frame_buf/_N14844
                                   td                    0.368      10.879 f       frame_buf/wr_buf_2/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.879         frame_buf/wr_buf_2/_N7448
 CLMS_146_129/Y3                   td                    0.387      11.266 r       frame_buf/wr_buf_2/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.262      11.528         frame_buf/_N14874
 CLMA_146_136/COUT                 td                    0.397      11.925 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.925         frame_buf/wr_buf_1/_N7597
 CLMA_146_140/Y0                   td                    0.206      12.131 f       frame_buf/wr_buf_1/N82_28/gateop_perm/Y
                                   net (fanout=1)        0.564      12.695         frame_buf/_N14903
 CLMS_114_125/A1                                                           f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                  12.695         Logic Levels: 9  
                                                                                   Logic: 3.393ns(56.939%), Route: 2.566ns(43.061%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMS_114_125/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.191      16.165                          

 Data required time                                                 16.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.165                          
 Data arrival time                                                  12.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.470                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/ddr_arbit/flag[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/I13
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_118_136/CLK                                                          r       frame_buf/ddr_arbit/flag[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_136/Q1                   tco                   0.223       6.959 f       frame_buf/ddr_arbit/flag[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.366       7.325         frame_buf/ddr_arbit/flag [3]
 CLMA_126_140/Y1                   td                    0.359       7.684 f       frame_buf/ddr_arbit/N98/gateop_perm/Z
                                   net (fanout=288)      0.751       8.435         frame_buf/ddr_arbit/N98
 CLMS_134_109/COUT                 td                    0.397       8.832 r       frame_buf/wr_buf_4/N82_13/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.832         frame_buf/wr_buf_4/_N7543
                                   td                    0.044       8.876 r       frame_buf/wr_buf_4/N82_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.876         frame_buf/wr_buf_4/_N7545
 CLMS_134_113/COUT                 td                    0.044       8.920 r       frame_buf/wr_buf_4/N82_17/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.920         frame_buf/wr_buf_4/_N7547
                                   td                    0.044       8.964 r       frame_buf/wr_buf_4/N82_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.964         frame_buf/wr_buf_4/_N7549
 CLMS_134_117/COUT                 td                    0.044       9.008 r       frame_buf/wr_buf_4/N82_21/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.008         frame_buf/wr_buf_4/_N7551
 CLMS_134_121/Y1                   td                    0.366       9.374 f       frame_buf/wr_buf_4/N82_23/gateop_A2/Y1
                                   net (fanout=1)        0.255       9.629         frame_buf/_N14815
 CLMA_138_124/Y1                   td                    0.514      10.143 f       frame_buf/wr_buf_3/N82_24/gateop_A2/Y1
                                   net (fanout=1)        0.368      10.511         frame_buf/_N14844
                                   td                    0.368      10.879 f       frame_buf/wr_buf_2/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.879         frame_buf/wr_buf_2/_N7448
 CLMS_146_129/Y3                   td                    0.387      11.266 r       frame_buf/wr_buf_2/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.262      11.528         frame_buf/_N14874
 CLMA_146_136/Y3                   td                    0.360      11.888 f       frame_buf/wr_buf_1/N82_26/gateop_A2/Y1
                                   net (fanout=1)        0.563      12.451         frame_buf/_N14902
 CLMS_114_121/D3                                                           f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/I13

 Data arrival time                                                  12.451         Logic Levels: 8  
                                                                                   Logic: 3.150ns(55.118%), Route: 2.565ns(44.882%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.319      16.706                          
 clock uncertainty                                      -0.350      16.356                          

 Setup time                                             -0.287      16.069                          

 Data required time                                                 16.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.069                          
 Data arrival time                                                  12.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.772
  Launch Clock Delay      :  6.422
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.930       6.422         ntclkbufg_0      
 CLMA_50_88/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_88/Q0                     tco                   0.179       6.601 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=41)       0.077       6.678         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_50_89/M0                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WADM0

 Data arrival time                                                   6.678         Logic Levels: 0  
                                                                                   Logic: 0.179ns(69.922%), Route: 0.077ns(30.078%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.961       6.772         ntclkbufg_0      
 CLMS_50_89/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.438                          
 clock uncertainty                                       0.200       6.638                          

 Hold time                                               0.293       6.931                          

 Data required time                                                  6.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.931                          
 Data arrival time                                                   6.678                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.772
  Launch Clock Delay      :  6.422
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.930       6.422         ntclkbufg_0      
 CLMA_50_88/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_88/Q0                     tco                   0.179       6.601 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=41)       0.077       6.678         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_50_89/M0                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WADM0

 Data arrival time                                                   6.678         Logic Levels: 0  
                                                                                   Logic: 0.179ns(69.922%), Route: 0.077ns(30.078%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.961       6.772         ntclkbufg_0      
 CLMS_50_89/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.438                          
 clock uncertainty                                       0.200       6.638                          

 Hold time                                               0.293       6.931                          

 Data required time                                                  6.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.931                          
 Data arrival time                                                   6.678                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_35/ram16x1d/WADM0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.772
  Launch Clock Delay      :  6.422
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.930       6.422         ntclkbufg_0      
 CLMA_50_88/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_50_88/Q0                     tco                   0.179       6.601 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=41)       0.077       6.678         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_50_89/M0                                                             f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_35/ram16x1d/WADM0

 Data arrival time                                                   6.678         Logic Levels: 0  
                                                                                   Logic: 0.179ns(69.922%), Route: 0.077ns(30.078%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.961       6.772         ntclkbufg_0      
 CLMS_50_89/CLK                                                            r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_35/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.438                          
 clock uncertainty                                       0.200       6.638                          

 Hold time                                               0.293       6.931                          

 Data required time                                                  6.931                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.931                          
 Data arrival time                                                   6.678                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.253                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[11]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     230.439 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.439         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     230.497 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     231.952         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     231.952 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     232.877         ntclkbufg_1      
 CLMS_198_129/CLK                                                          r       y_scale_2[11]/opit_0/CLK

 CLMS_198_129/Q0                   tco                   0.221     233.098 f       y_scale_2[11]/opit_0/Q
                                   net (fanout=6)        0.075     233.173         y_scale_2[11]    
 CLMA_198_128/Y2                   td                    0.379     233.552 f       scaler_2/N1_mux3_4/gateop_perm/Z
                                   net (fanout=18)       0.822     234.374         scaler_2/N1      
                                   td                    0.368     234.742 f       scaler_2/N12_4.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.742         scaler_2/N12_4.co [2]
 CLMS_150_117/COUT                 td                    0.044     234.786 r       scaler_2/N12_4.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.786         scaler_2/N12_4.co [4]
                                   td                    0.044     234.830 r       scaler_2/N12_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.830         scaler_2/N12_4.co [6]
 CLMS_150_121/COUT                 td                    0.044     234.874 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.874         scaler_2/N12_4.co [8]
 CLMS_150_125/Y1                   td                    0.366     235.240 f       scaler_2/N12_4.fsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.269     235.509         DDR3_ADDR_2[17]  
 CLMS_146_121/COUT                 td                    0.387     235.896 r       frame_buf/wr_buf_2/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     235.896         frame_buf/wr_buf_2/_N7442
 CLMS_146_125/Y1                   td                    0.383     236.279 r       frame_buf/wr_buf_2/N82_20/gateop_A2/Y1
                                   net (fanout=1)        0.324     236.603         frame_buf/m2_wr_addr [20]
 CLMA_138_133/Y0                   td                    0.378     236.981 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[20]/gateop_perm/Z
                                   net (fanout=1)        0.067     237.048         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14868
 CLMA_138_133/Y2                   td                    0.379     237.427 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[20]/gateop_perm/Z
                                   net (fanout=1)        0.528     237.955         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14896
                                   td                    0.368     238.323 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     238.323         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.044     238.367 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     238.367         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.044     238.411 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     238.411         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
 CLMS_114_121/COUT                 td                    0.044     238.455 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     238.455         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_114_125/CIN                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                 238.455         Logic Levels: 10 
                                                                                   Logic: 3.493ns(62.621%), Route: 2.085ns(37.379%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     230.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     230.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     232.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     232.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     233.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     233.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     234.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     234.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     234.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     234.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     235.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     235.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     236.387         ntclkbufg_0      
 CLMS_114_125/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000     236.387                          
 clock uncertainty                                      -0.350     236.037                          

 Setup time                                             -0.132     235.905                          

 Data required time                                                235.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                235.905                          
 Data arrival time                                                 238.455                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.550                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[11]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     230.439 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.439         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     230.497 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     231.952         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     231.952 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     232.877         ntclkbufg_1      
 CLMS_198_129/CLK                                                          r       y_scale_2[11]/opit_0/CLK

 CLMS_198_129/Q0                   tco                   0.221     233.098 f       y_scale_2[11]/opit_0/Q
                                   net (fanout=6)        0.075     233.173         y_scale_2[11]    
 CLMA_198_128/Y2                   td                    0.379     233.552 f       scaler_2/N1_mux3_4/gateop_perm/Z
                                   net (fanout=18)       0.822     234.374         scaler_2/N1      
                                   td                    0.368     234.742 f       scaler_2/N12_4.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.742         scaler_2/N12_4.co [2]
 CLMS_150_117/COUT                 td                    0.044     234.786 r       scaler_2/N12_4.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.786         scaler_2/N12_4.co [4]
                                   td                    0.044     234.830 r       scaler_2/N12_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.830         scaler_2/N12_4.co [6]
 CLMS_150_121/COUT                 td                    0.044     234.874 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.874         scaler_2/N12_4.co [8]
 CLMS_150_125/Y1                   td                    0.366     235.240 f       scaler_2/N12_4.fsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.269     235.509         DDR3_ADDR_2[17]  
 CLMS_146_121/COUT                 td                    0.387     235.896 r       frame_buf/wr_buf_2/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     235.896         frame_buf/wr_buf_2/_N7442
 CLMS_146_125/Y1                   td                    0.383     236.279 r       frame_buf/wr_buf_2/N82_20/gateop_A2/Y1
                                   net (fanout=1)        0.324     236.603         frame_buf/m2_wr_addr [20]
 CLMA_138_133/Y0                   td                    0.378     236.981 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[20]/gateop_perm/Z
                                   net (fanout=1)        0.067     237.048         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14868
 CLMA_138_133/Y2                   td                    0.379     237.427 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[20]/gateop_perm/Z
                                   net (fanout=1)        0.528     237.955         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14896
                                   td                    0.368     238.323 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     238.323         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.044     238.367 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     238.367         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.044     238.411 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     238.411         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 238.411         Logic Levels: 9  
                                                                                   Logic: 3.449ns(62.324%), Route: 2.085ns(37.676%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     230.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     230.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     232.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     232.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     233.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     233.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     234.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     234.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     234.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     234.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     235.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     235.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     236.387         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     236.387                          
 clock uncertainty                                      -0.350     236.037                          

 Setup time                                             -0.128     235.909                          

 Data required time                                                235.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                235.909                          
 Data arrival time                                                 238.411                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.502                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_2[11]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        229.500     229.500 r                        
 AA12                                                    0.000     229.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     229.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     230.439 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.439         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     230.497 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     231.952         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     231.952 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     232.877         ntclkbufg_1      
 CLMS_198_129/CLK                                                          r       y_scale_2[11]/opit_0/CLK

 CLMS_198_129/Q0                   tco                   0.221     233.098 f       y_scale_2[11]/opit_0/Q
                                   net (fanout=6)        0.075     233.173         y_scale_2[11]    
 CLMA_198_128/Y2                   td                    0.379     233.552 f       scaler_2/N1_mux3_4/gateop_perm/Z
                                   net (fanout=18)       0.822     234.374         scaler_2/N1      
                                   td                    0.368     234.742 f       scaler_2/N12_4.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.742         scaler_2/N12_4.co [2]
 CLMS_150_117/COUT                 td                    0.044     234.786 r       scaler_2/N12_4.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.786         scaler_2/N12_4.co [4]
                                   td                    0.044     234.830 r       scaler_2/N12_4.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.830         scaler_2/N12_4.co [6]
 CLMS_150_121/COUT                 td                    0.044     234.874 r       scaler_2/N12_4.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     234.874         scaler_2/N12_4.co [8]
 CLMS_150_125/Y1                   td                    0.366     235.240 f       scaler_2/N12_4.fsub_9/gateop_A2/Y1
                                   net (fanout=2)        0.269     235.509         DDR3_ADDR_2[17]  
 CLMS_146_121/COUT                 td                    0.387     235.896 r       frame_buf/wr_buf_2/N82_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     235.896         frame_buf/wr_buf_2/_N7442
 CLMS_146_125/Y1                   td                    0.383     236.279 r       frame_buf/wr_buf_2/N82_20/gateop_A2/Y1
                                   net (fanout=1)        0.324     236.603         frame_buf/m2_wr_addr [20]
 CLMA_138_133/Y0                   td                    0.378     236.981 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_10[20]/gateop_perm/Z
                                   net (fanout=1)        0.067     237.048         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14868
 CLMA_138_133/Y2                   td                    0.379     237.427 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[20]/gateop_perm/Z
                                   net (fanout=1)        0.528     237.955         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14896
                                   td                    0.368     238.323 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     238.323         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.044     238.367 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     238.367         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
 CLMS_114_121/CIN                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 238.367         Logic Levels: 9  
                                                                                   Logic: 3.405ns(62.022%), Route: 2.085ns(37.978%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      230.000     230.000 r                        
 P20                                                     0.000     230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     230.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     230.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     230.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     230.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     232.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     232.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     233.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     233.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     234.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     234.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     234.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     234.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     235.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     235.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     236.387         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     236.387                          
 clock uncertainty                                      -0.350     236.037                          

 Setup time                                             -0.132     235.905                          

 Data required time                                                235.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                235.905                          
 Data arrival time                                                 238.367                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.462                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_3/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_90_152/CLK                                                           r       frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/CLK

 CLMA_90_152/Q0                    tco                   0.182       3.356 r       frame_buf/wr_buf_3/rd_pulse/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.137       3.493         frame_buf/wr_buf_3/rd_pulse
 CLMA_94_152/M2                                                            r       frame_buf/wr_buf_3/rd_pulse_1d/opit_0/D

 Data arrival time                                                   3.493         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_94_152/CLK                                                           r       frame_buf/wr_buf_3/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   3.493                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.582                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_2/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMS_78_153/CLK                                                           r       frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/CLK

 CLMS_78_153/Q3                    tco                   0.182       3.356 r       frame_buf/wr_buf_2/rd_pulse/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.330       3.686         frame_buf/wr_buf_2/rd_pulse
 CLMA_90_141/M3                                                            r       frame_buf/wr_buf_2/rd_pulse_1d/opit_0/D

 Data arrival time                                                   3.686         Logic Levels: 0  
                                                                                   Logic: 0.182ns(35.547%), Route: 0.330ns(64.453%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_90_141/CLK                                                           r       frame_buf/wr_buf_2/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   3.686                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.389                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/de_re/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : frame_buf/rd_buf/wr_en_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_194_165/CLK                                                          r       sync_vg/de_re/opit_0_inv_MUX4TO1Q/CLK

 CLMA_194_165/Q3                   tco                   0.182       3.356 r       sync_vg/de_re/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=18)       0.849       4.205         de_re            
 CLMA_102_156/M0                                                           r       frame_buf/rd_buf/wr_en_1d/opit_0/D

 Data arrival time                                                   4.205         Logic Levels: 0  
                                                                                   Logic: 0.182ns(17.653%), Route: 0.849ns(82.347%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_102_156/CLK                                                          r       frame_buf/rd_buf/wr_en_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   4.205                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.870                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                         249.900     249.900 r                        
 T12                                                     0.000     249.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     249.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861     250.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     250.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058     250.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455     252.350         _N33             
 USCM_84_113/CLK_USCM              td                    0.000     252.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925     253.275         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.221     253.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.931     254.427         vs_in_test       
 CLMS_146_137/M1                                                           f       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D

 Data arrival time                                                 254.427         Logic Levels: 0  
                                                                                   Logic: 0.221ns(19.184%), Route: 0.931ns(80.816%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      250.000     250.000 r                        
 P20                                                     0.000     250.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     250.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     250.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     250.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     250.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     252.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     252.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     253.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     253.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     254.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     254.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     254.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     254.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     255.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     255.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     256.387         ntclkbufg_0      
 CLMS_146_137/CLK                                                          r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000     256.387                          
 clock uncertainty                                      -0.350     256.037                          

 Setup time                                             -0.068     255.969                          

 Data required time                                                255.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                255.969                          
 Data arrival time                                                 254.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.542                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.172         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.182       3.354 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.694       4.048         vs_in_test       
 CLMS_146_137/M1                                                           r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/D

 Data arrival time                                                   4.048         Logic Levels: 0  
                                                                                   Logic: 0.182ns(20.776%), Route: 0.694ns(79.224%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMS_146_137/CLK                                                          r       frame_buf/wr_buf_1/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   4.048                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.027                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[2]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861     500.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058     500.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569     501.364         _N33             
 IOCKGATE_86_20/OUT                td                    0.268     501.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     501.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     501.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943     502.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     502.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925     503.500         ntclkbufg_2      
 CLMS_174_113/CLK                                                          r       TARGET_V_NUM_1[2]/opit_0/CLK

 CLMS_174_113/Q3                   tco                   0.220     503.720 f       TARGET_V_NUM_1[2]/opit_0/Q
                                   net (fanout=6)        0.293     504.013         TARGET_V_NUM_1[2]
 CLMA_182_113/Y2                   td                    0.376     504.389 r       scaler_1/N10_0_dif9/gateop_perm/Z
                                   net (fanout=1)        0.072     504.461         scaler_1/_N2079  
                                   td                    0.365     504.826 f       scaler_1/N10_3.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     504.826         scaler_1/N10_3.co [2]
 CLMA_182_112/Y3                   td                    0.387     505.213 r       scaler_1/N10_3.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.072     505.285         scaler_1/N10 [11]
 CLMA_182_113/Y3                   td                    0.151     505.436 f       scaler_1/N11[4]/gateop_perm/Z
                                   net (fanout=2)        0.660     506.096         DDR3_ADDR_1[11]  
                                   td                    0.368     506.464 f       frame_buf/wr_buf_1/N82_12/gateop_A2/Cout
                                   net (fanout=1)        0.000     506.464         frame_buf/wr_buf_1/_N7583
 CLMA_146_124/Y3                   td                    0.387     506.851 r       frame_buf/wr_buf_1/N82_14/gateop_A2/Y1
                                   net (fanout=1)        0.316     507.167         frame_buf/m1_wr_addr [14]
 CLMS_130_117/Y1                   td                    0.224     507.391 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[14]/gateop_perm/Z
                                   net (fanout=1)        0.403     507.794         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14890
 CLMS_114_109/COUT                 td                    0.397     508.191 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.191         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7713
                                   td                    0.044     508.235 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.235         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7715
 CLMS_114_113/COUT                 td                    0.044     508.279 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.279         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7717
                                   td                    0.044     508.323 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.323         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.044     508.367 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.367         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.044     508.411 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.411         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
 CLMS_114_121/COUT                 td                    0.044     508.455 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.455         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7725
 CLMS_114_125/CIN                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                 508.455         Logic Levels: 9  
                                                                                   Logic: 3.139ns(63.350%), Route: 1.816ns(36.650%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     500.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     500.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     502.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     502.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     503.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     503.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     504.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     504.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     504.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     504.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     505.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     505.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     506.387         ntclkbufg_0      
 CLMS_114_125/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000     506.387                          
 clock uncertainty                                      -0.350     506.037                          

 Setup time                                             -0.132     505.905                          

 Data required time                                                505.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.905                          
 Data arrival time                                                 508.455                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.550                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[2]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861     500.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058     500.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569     501.364         _N33             
 IOCKGATE_86_20/OUT                td                    0.268     501.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     501.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     501.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943     502.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     502.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925     503.500         ntclkbufg_2      
 CLMS_174_113/CLK                                                          r       TARGET_V_NUM_1[2]/opit_0/CLK

 CLMS_174_113/Q3                   tco                   0.220     503.720 f       TARGET_V_NUM_1[2]/opit_0/Q
                                   net (fanout=6)        0.293     504.013         TARGET_V_NUM_1[2]
 CLMA_182_113/Y2                   td                    0.376     504.389 r       scaler_1/N10_0_dif9/gateop_perm/Z
                                   net (fanout=1)        0.072     504.461         scaler_1/_N2079  
                                   td                    0.365     504.826 f       scaler_1/N10_3.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     504.826         scaler_1/N10_3.co [2]
 CLMA_182_112/Y3                   td                    0.387     505.213 r       scaler_1/N10_3.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.072     505.285         scaler_1/N10 [11]
 CLMA_182_113/Y3                   td                    0.151     505.436 f       scaler_1/N11[4]/gateop_perm/Z
                                   net (fanout=2)        0.660     506.096         DDR3_ADDR_1[11]  
                                   td                    0.368     506.464 f       frame_buf/wr_buf_1/N82_12/gateop_A2/Cout
                                   net (fanout=1)        0.000     506.464         frame_buf/wr_buf_1/_N7583
 CLMA_146_124/Y3                   td                    0.387     506.851 r       frame_buf/wr_buf_1/N82_14/gateop_A2/Y1
                                   net (fanout=1)        0.316     507.167         frame_buf/m1_wr_addr [14]
 CLMS_130_117/Y1                   td                    0.224     507.391 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[14]/gateop_perm/Z
                                   net (fanout=1)        0.403     507.794         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14890
 CLMS_114_109/COUT                 td                    0.397     508.191 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.191         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7713
                                   td                    0.044     508.235 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.235         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7715
 CLMS_114_113/COUT                 td                    0.044     508.279 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.279         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7717
                                   td                    0.044     508.323 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.323         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.044     508.367 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.367         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
                                   td                    0.044     508.411 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.411         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7723
                                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 508.411         Logic Levels: 8  
                                                                                   Logic: 3.095ns(63.022%), Route: 1.816ns(36.978%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     500.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     500.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     502.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     502.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     503.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     503.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     504.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     504.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     504.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     504.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     505.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     505.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     506.387         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[26]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     506.387                          
 clock uncertainty                                      -0.350     506.037                          

 Setup time                                             -0.128     505.909                          

 Data required time                                                505.909                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.909                          
 Data arrival time                                                 508.411                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.502                          
====================================================================================================

====================================================================================================

Startpoint  : TARGET_V_NUM_1[2]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 T12                                                     0.000     499.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     499.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861     500.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058     500.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569     501.364         _N33             
 IOCKGATE_86_20/OUT                td                    0.268     501.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     501.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     501.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943     502.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     502.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925     503.500         ntclkbufg_2      
 CLMS_174_113/CLK                                                          r       TARGET_V_NUM_1[2]/opit_0/CLK

 CLMS_174_113/Q3                   tco                   0.220     503.720 f       TARGET_V_NUM_1[2]/opit_0/Q
                                   net (fanout=6)        0.293     504.013         TARGET_V_NUM_1[2]
 CLMA_182_113/Y2                   td                    0.376     504.389 r       scaler_1/N10_0_dif9/gateop_perm/Z
                                   net (fanout=1)        0.072     504.461         scaler_1/_N2079  
                                   td                    0.365     504.826 f       scaler_1/N10_3.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000     504.826         scaler_1/N10_3.co [2]
 CLMA_182_112/Y3                   td                    0.387     505.213 r       scaler_1/N10_3.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.072     505.285         scaler_1/N10 [11]
 CLMA_182_113/Y3                   td                    0.151     505.436 f       scaler_1/N11[4]/gateop_perm/Z
                                   net (fanout=2)        0.660     506.096         DDR3_ADDR_1[11]  
                                   td                    0.368     506.464 f       frame_buf/wr_buf_1/N82_12/gateop_A2/Cout
                                   net (fanout=1)        0.000     506.464         frame_buf/wr_buf_1/_N7583
 CLMA_146_124/Y3                   td                    0.387     506.851 r       frame_buf/wr_buf_1/N82_14/gateop_A2/Y1
                                   net (fanout=1)        0.316     507.167         frame_buf/m1_wr_addr [14]
 CLMS_130_117/Y1                   td                    0.224     507.391 f       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/N250_11[14]/gateop_perm/Z
                                   net (fanout=1)        0.403     507.794         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N14890
 CLMS_114_109/COUT                 td                    0.397     508.191 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[14]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.191         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7713
                                   td                    0.044     508.235 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[16]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.235         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7715
 CLMS_114_113/COUT                 td                    0.044     508.279 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[18]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.279         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7717
                                   td                    0.044     508.323 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[20]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.323         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7719
 CLMS_114_117/COUT                 td                    0.044     508.367 r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[22]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     508.367         frame_buf/wr_rd_ctrl_top/wr_cmd_trans/_N7721
 CLMS_114_121/CIN                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                 508.367         Logic Levels: 8  
                                                                                   Logic: 3.051ns(62.687%), Route: 1.816ns(37.313%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     500.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     500.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     502.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     502.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     503.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     503.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     504.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     504.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     504.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     504.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     505.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     505.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     506.387         ntclkbufg_0      
 CLMS_114_121/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[24]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000     506.387                          
 clock uncertainty                                      -0.350     506.037                          

 Setup time                                             -0.132     505.905                          

 Data required time                                                505.905                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.905                          
 Data arrival time                                                 508.367                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.462                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_1/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N33             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMA_110_97/CLK                                                           r       frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/CLK

 CLMA_110_97/Q0                    tco                   0.182       3.611 r       frame_buf/wr_buf_1/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.326       3.937         frame_buf/wr_buf_1/rd_pulse
 CLMA_114_124/M0                                                           r       frame_buf/wr_buf_1/rd_pulse_1d/opit_0/D

 Data arrival time                                                   3.937         Logic Levels: 0  
                                                                                   Logic: 0.182ns(35.827%), Route: 0.326ns(64.173%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_114_124/CLK                                                          r       frame_buf/wr_buf_1/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   3.937                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.138                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[11]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N33             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMA_174_112/CLK                                                          r       y_scale_1[11]/opit_0/CLK

 CLMA_174_112/Q2                   tco                   0.183       3.612 r       y_scale_1[11]/opit_0/Q
                                   net (fanout=18)       0.245       3.857         y_scale_1[11]    
 CLMA_166_116/Y2                   td                    0.130       3.987 r       scaler_1/N11[0]/gateop_perm/Z
                                   net (fanout=2)        0.308       4.295         DDR3_ADDR_1[7]   
 CLMA_146_120/Y0                   td                    0.184       4.479 r       frame_buf/wr_buf_1/N82_8/gateop_A2/Y0
                                   net (fanout=1)        0.447       4.926         frame_buf/m1_wr_addr [7]
 CLMA_118_112/C4                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.926         Logic Levels: 2  
                                                                                   Logic: 0.497ns(33.200%), Route: 1.000ns(66.800%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_118_112/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.040       7.046                          

 Data required time                                                  7.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.046                          
 Data arrival time                                                   4.926                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.120                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[12]/opit_0/CLK
Endpoint    : frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N33             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMS_174_113/CLK                                                          r       y_scale_1[12]/opit_0/CLK

 CLMS_174_113/Q2                   tco                   0.183       3.612 r       y_scale_1[12]/opit_0/Q
                                   net (fanout=18)       0.485       4.097         y_scale_1[12]    
 CLMS_146_133/Y1                   td                    0.159       4.256 r       scaler_1/N11[12]/gateop_perm/Z
                                   net (fanout=2)        0.126       4.382         DDR3_ADDR_1[19]  
                                   td                    0.105       4.487 r       frame_buf/wr_buf_1/N82_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.487         frame_buf/wr_buf_1/_N7591
 CLMA_146_132/COUT                 td                    0.037       4.524 r       frame_buf/wr_buf_1/N82_22/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.524         frame_buf/wr_buf_1/_N7593
                                   td                    0.037       4.561 r       frame_buf/wr_buf_1/N82_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.561         frame_buf/wr_buf_1/_N7595
 CLMA_146_136/COUT                 td                    0.037       4.598 r       frame_buf/wr_buf_1/N82_26/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.598         frame_buf/wr_buf_1/_N7597
 CLMA_146_140/Y0                   td                    0.168       4.766 r       frame_buf/wr_buf_1/N82_28/gateop_perm/Y
                                   net (fanout=1)        0.411       5.177         frame_buf/_N14903
 CLMS_114_125/A1                                                           r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   5.177         Logic Levels: 4  
                                                                                   Logic: 0.726ns(41.533%), Route: 1.022ns(58.467%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMS_114_125/CLK                                                          r       frame_buf/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[27]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.093       6.993                          

 Data required time                                                  6.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.993                          
 Data arrival time                                                   5.177                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.816                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                         249.900     249.900 r                        
 W6                                                      0.000     249.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     249.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861     250.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     250.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096     250.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910     252.838         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000     252.838 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925     253.763         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.221     253.984 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.145     255.129         vs_in_test2      
 CLMA_134_136/M2                                                           f       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D

 Data arrival time                                                 255.129         Logic Levels: 0  
                                                                                   Logic: 0.221ns(16.179%), Route: 1.145ns(83.821%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      250.000     250.000 r                        
 P20                                                     0.000     250.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     250.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     250.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     250.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     250.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     252.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     252.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     253.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     253.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     254.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     254.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     254.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     254.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     255.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     255.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     256.387         ntclkbufg_0      
 CLMA_134_136/CLK                                                          r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000     256.387                          
 clock uncertainty                                      -0.350     256.037                          

 Setup time                                             -0.068     255.969                          

 Data required time                                                255.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                255.969                          
 Data arrival time                                                 255.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.840                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747       2.619         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.619 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.514         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.182       3.696 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       0.803       4.499         vs_in_test2      
 CLMA_134_136/M2                                                           r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/D

 Data arrival time                                                   4.499         Logic Levels: 0  
                                                                                   Logic: 0.182ns(18.477%), Route: 0.803ns(81.523%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_134_136/CLK                                                          r       frame_buf/wr_buf_4/rd_fsync_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   4.499                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.576                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  7.212
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       499.800     499.800 r                        
 W6                                                      0.000     499.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     499.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861     500.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096     500.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685     504.513         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268     504.781 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     504.781         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     504.781 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     506.087         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     506.087 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925     507.012         ntclkbufg_3      
 CLMS_134_145/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK

 CLMS_134_145/Q2                   tco                   0.223     507.235 f       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.182     507.417         frame_buf/wr_buf_4/rd_pulse
 CLMS_130_145/M1                                                           f       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D

 Data arrival time                                                 507.417         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.062%), Route: 0.182ns(44.938%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      500.000     500.000 r                        
 P20                                                     0.000     500.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     500.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     500.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     500.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     502.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     502.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     503.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     503.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     504.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     504.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     504.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     504.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     505.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     505.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     506.387         ntclkbufg_0      
 CLMS_130_145/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000     506.387                          
 clock uncertainty                                      -0.350     506.037                          

 Setup time                                             -0.068     505.969                          

 Data required time                                                505.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.969                          
 Data arrival time                                                 507.417                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.448                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK
Endpoint    : frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.561
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311       4.183         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.383 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.383         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.383 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.666         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.666 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.561         ntclkbufg_3      
 CLMS_134_145/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/CLK

 CLMS_134_145/Q2                   tco                   0.183       6.744 r       frame_buf/wr_buf_4/rd_pulse/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       6.883         frame_buf/wr_buf_4/rd_pulse
 CLMS_130_145/M1                                                           r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/D

 Data arrival time                                                   6.883         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMS_130_145/CLK                                                          r       frame_buf/wr_buf_4/rd_pulse_1d/opit_0/CLK
 clock pessimism                                         0.000       6.736                          
 clock uncertainty                                       0.350       7.086                          

 Hold time                                              -0.011       7.075                          

 Data required time                                                  7.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.075                          
 Data arrival time                                                   6.883                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.192                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.047       5.455         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.151       5.606 f       N577/gateop_perm/Z
                                   net (fanout=6)        0.866       6.472         N577             
 CLMS_130_153/CE                                                           f       key_scan[0]/opit_0/CE

 Data arrival time                                                   6.472         Logic Levels: 3  
                                                                                   Logic: 1.112ns(32.870%), Route: 2.271ns(67.130%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMS_130_153/CLK                                                          r       key_scan[0]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   6.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.241                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[1]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.047       5.455         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.151       5.606 f       N577/gateop_perm/Z
                                   net (fanout=6)        0.866       6.472         N577             
 CLMS_130_153/CE                                                           f       key_scan[1]/opit_0/CE

 Data arrival time                                                   6.472         Logic Levels: 3  
                                                                                   Logic: 1.112ns(32.870%), Route: 2.271ns(67.130%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMS_130_153/CLK                                                          r       key_scan[1]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   6.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.241                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[2]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.047       5.455         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.151       5.606 f       N577/gateop_perm/Z
                                   net (fanout=6)        0.866       6.472         N577             
 CLMS_130_153/CE                                                           f       key_scan[2]/opit_0/CE

 Data arrival time                                                   6.472         Logic Levels: 3  
                                                                                   Logic: 1.112ns(32.870%), Route: 2.271ns(67.130%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMS_130_153/CLK                                                          r       key_scan[2]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   6.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.241                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_key_config/key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.776       4.218         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.130       4.348 r       N577/gateop_perm/Z
                                   net (fanout=6)        0.195       4.543         N577             
 CLMA_210_149/CE                                                           r       u_key_config/key_scan[0]/opit_0/CE

 Data arrival time                                                   4.543         Logic Levels: 2  
                                                                                   Logic: 0.472ns(28.417%), Route: 1.189ns(71.583%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_210_149/CLK                                                          r       u_key_config/key_scan[0]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.187       6.747                          

 Data required time                                                  6.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.747                          
 Data arrival time                                                   4.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.204                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_key_config/key_scan[1]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.776       4.218         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.130       4.348 r       N577/gateop_perm/Z
                                   net (fanout=6)        0.195       4.543         N577             
 CLMA_210_149/CE                                                           r       u_key_config/key_scan[1]/opit_0/CE

 Data arrival time                                                   4.543         Logic Levels: 2  
                                                                                   Logic: 0.472ns(28.417%), Route: 1.189ns(71.583%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_210_149/CLK                                                          r       u_key_config/key_scan[1]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.187       6.747                          

 Data required time                                                  6.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.747                          
 Data arrival time                                                   4.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.204                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : key_scan[0]/opit_0/CE
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.776       4.218         nt_rstn_out      
 CLMS_214_145/Y3                   td                    0.130       4.348 r       N577/gateop_perm/Z
                                   net (fanout=6)        0.675       5.023         N577             
 CLMS_130_153/CE                                                           r       key_scan[0]/opit_0/CE

 Data arrival time                                                   5.023         Logic Levels: 2  
                                                                                   Logic: 0.472ns(22.046%), Route: 1.669ns(77.954%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMS_130_153/CLK                                                          r       key_scan[0]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.187       6.747                          

 Data required time                                                  6.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.747                          
 Data arrival time                                                   5.023                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.724                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       4.770         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[1]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449      42.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      42.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      43.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      43.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      44.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      44.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      44.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      45.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      45.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925      46.736         ntclkbufg_0      
 CLMS_122_169/CLK                                                          r       v_factor[3]/opit_0_inv_A2Q21/CLK

 CLMS_122_169/Q1                   tco                   0.223      46.959 f       v_factor[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.291      47.250         v_factor[3]      
                                   td                    0.365      47.615 f       N249_0.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.615         N249_0.co [3]    
 CLMS_122_153/COUT                 td                    0.044      47.659 r       N249_0.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.659         N249_0.co [5]    
 CLMS_122_157/Y1                   td                    0.366      48.025 f       N249_0.fsub_6/gateop_A2/Y1
                                   net (fanout=2)        0.353      48.378         N249[7]          
 CLMA_126_164/COUT                 td                    0.391      48.769 r       N251.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.769         N251.co [6]      
 CLMA_126_168/Y0                   td                    0.206      48.975 r       N251.lt_4/gateop/Y
                                   net (fanout=7)        0.080      49.055         N251             
 CLMA_126_168/Y3                   td                    0.360      49.415 f       u_hsv_rgb/i_hsv_v_r1[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.498      49.913         N269[1]          
 APM_106_152/Y[10]                                                         f       u_hsv_rgb/N33/gopapm/Y[1]

 Data arrival time                                                  49.913         Logic Levels: 5  
                                                                                   Logic: 1.955ns(61.536%), Route: 1.222ns(38.464%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      41.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      41.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      42.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      42.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      43.674         ntclkbufg_1      
 APM_106_152/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      43.674                          
 clock uncertainty                                      -0.050      43.624                          

 Setup time                                             -1.761      41.863                          

 Data required time                                                 41.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.863                          
 Data arrival time                                                  49.913                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.050                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[7]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449      42.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      42.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      43.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      43.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      44.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      44.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      44.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      45.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      45.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925      46.736         ntclkbufg_0      
 CLMS_122_169/CLK                                                          r       v_factor[3]/opit_0_inv_A2Q21/CLK

 CLMS_122_169/Q1                   tco                   0.223      46.959 f       v_factor[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.291      47.250         v_factor[3]      
                                   td                    0.365      47.615 f       N249_0.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.615         N249_0.co [3]    
 CLMS_122_153/COUT                 td                    0.044      47.659 r       N249_0.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.659         N249_0.co [5]    
 CLMS_122_157/Y1                   td                    0.366      48.025 f       N249_0.fsub_6/gateop_A2/Y1
                                   net (fanout=2)        0.353      48.378         N249[7]          
 CLMA_126_164/COUT                 td                    0.391      48.769 r       N251.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.769         N251.co [6]      
 CLMA_126_168/Y0                   td                    0.206      48.975 f       N251.lt_4/gateop/Y
                                   net (fanout=7)        0.288      49.263         N251             
 CLMS_114_165/Y3                   td                    0.360      49.623 f       u_hsv_rgb/i_hsv_v_r1[7]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.288      49.911         N269[7]          
 APM_106_152/Y[16]                                                         f       u_hsv_rgb/N33/gopapm/Y[7]

 Data arrival time                                                  49.911         Logic Levels: 5  
                                                                                   Logic: 1.955ns(61.575%), Route: 1.220ns(38.425%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      41.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      41.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      42.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      42.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      43.674         ntclkbufg_1      
 APM_106_152/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      43.674                          
 clock uncertainty                                      -0.050      43.624                          

 Setup time                                             -1.761      41.863                          

 Data required time                                                 41.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.863                          
 Data arrival time                                                  49.911                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.048                          
====================================================================================================

====================================================================================================

Startpoint  : v_factor[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/N33/gopapm/Y[4]
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.562  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      40.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449      42.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      42.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      43.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      43.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      44.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      44.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      44.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      44.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      45.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      45.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925      46.736         ntclkbufg_0      
 CLMS_122_169/CLK                                                          r       v_factor[3]/opit_0_inv_A2Q21/CLK

 CLMS_122_169/Q1                   tco                   0.223      46.959 f       v_factor[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.291      47.250         v_factor[3]      
                                   td                    0.365      47.615 f       N249_0.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.615         N249_0.co [3]    
 CLMS_122_153/COUT                 td                    0.044      47.659 r       N249_0.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.659         N249_0.co [5]    
 CLMS_122_157/Y1                   td                    0.366      48.025 f       N249_0.fsub_6/gateop_A2/Y1
                                   net (fanout=2)        0.353      48.378         N249[7]          
 CLMA_126_164/COUT                 td                    0.391      48.769 r       N251.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      48.769         N251.co [6]      
 CLMA_126_168/Y0                   td                    0.206      48.975 r       N251.lt_4/gateop/Y
                                   net (fanout=7)        0.080      49.055         N251             
 CLMA_126_169/Y2                   td                    0.379      49.434 f       u_hsv_rgb/i_hsv_v_r1[4]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.414      49.848         N269[4]          
 APM_106_152/Y[13]                                                         f       u_hsv_rgb/N33/gopapm/Y[4]

 Data arrival time                                                  49.848         Logic Levels: 5  
                                                                                   Logic: 1.974ns(63.432%), Route: 1.138ns(36.568%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         40.500      40.500 r                        
 AA12                                                    0.000      40.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      40.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      41.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      41.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      42.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      42.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      43.674         ntclkbufg_1      
 APM_106_152/CLK                                                           r       u_hsv_rgb/N33/gopapm/CLK
 clock pessimism                                         0.000      43.674                          
 clock uncertainty                                      -0.050      43.624                          

 Setup time                                             -1.761      41.863                          

 Data required time                                                 41.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 41.863                          
 Data arrival time                                                  49.848                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_2[5]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     270.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     270.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     272.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     272.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     273.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     273.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     274.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     274.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     274.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     274.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     275.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     275.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     276.387         ntclkbufg_0      
 CLMS_174_129/CLK                                                          r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK

 CLMS_174_129/Q0                   tco                   0.182     276.569 r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.155     276.724         TARGET_H_NUM_reg[5]
 CLMA_174_144/M0                                                           r       TARGET_H_NUM_2[5]/opit_0/D

 Data arrival time                                                 276.724         Logic Levels: 0  
                                                                                   Logic: 0.182ns(54.006%), Route: 0.155ns(45.994%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     270.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     270.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     272.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     272.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     273.377         ntclkbufg_1      
 CLMA_174_144/CLK                                                          r       TARGET_H_NUM_2[5]/opit_0/CLK
 clock pessimism                                         0.000     273.377                          
 clock uncertainty                                       0.050     273.427                          

 Hold time                                              -0.011     273.416                          

 Data required time                                                273.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                273.416                          
 Data arrival time                                                 276.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[8]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_2[7]/opit_0/D
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     270.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     270.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     272.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     272.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     273.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     273.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     274.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     274.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     274.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     274.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     275.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     275.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     276.387         ntclkbufg_0      
 CLMS_174_129/CLK                                                          r       u_key_config/h_num_reg[8]/opit_0_inv_A2Q21/CLK

 CLMS_174_129/Q2                   tco                   0.183     276.570 r       u_key_config/h_num_reg[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.206     276.776         TARGET_H_NUM_reg[7]
 CLMA_174_132/M0                                                           r       TARGET_H_NUM_2[7]/opit_0/D

 Data arrival time                                                 276.776         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.044%), Route: 0.206ns(52.956%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     270.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     270.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     272.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     272.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     273.377         ntclkbufg_1      
 CLMA_174_132/CLK                                                          r       TARGET_H_NUM_2[7]/opit_0/CLK
 clock pessimism                                         0.000     273.377                          
 clock uncertainty                                       0.050     273.427                          

 Hold time                                              -0.011     273.416                          

 Data required time                                                273.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                273.416                          
 Data arrival time                                                 276.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.360                          
====================================================================================================

====================================================================================================

Startpoint  : hue_factor[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/i_hsv_h_r[5]/opit_0_inv_A2Q0/I01
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      270.000     270.000 r                        
 P20                                                     0.000     270.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     270.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     270.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     270.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423     272.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     272.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     273.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     273.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     274.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     274.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     274.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     274.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     275.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     275.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895     276.387         ntclkbufg_0      
 CLMA_110_168/CLK                                                          r       hue_factor[5]/opit_0_inv_A2Q21/CLK

 CLMA_110_168/Q1                   tco                   0.184     276.571 r       hue_factor[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.128     276.699         hue_factor[5]    
 CLMA_110_169/C1                                                           r       u_hsv_rgb/i_hsv_h_r[5]/opit_0_inv_A2Q0/I01

 Data arrival time                                                 276.699         Logic Levels: 0  
                                                                                   Logic: 0.184ns(58.974%), Route: 0.128ns(41.026%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                        270.000     270.000 r                        
 AA12                                                    0.000     270.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078     270.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861     270.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000     270.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058     270.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455     272.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000     272.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925     273.377         ntclkbufg_1      
 CLMA_110_169/CLK                                                          r       u_hsv_rgb/i_hsv_h_r[5]/opit_0_inv_A2Q0/CLK
 clock pessimism                                         0.000     273.377                          
 clock uncertainty                                       0.050     273.427                          

 Hold time                                              -0.094     273.333                          

 Data required time                                                273.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                273.333                          
 Data arrival time                                                 276.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.366                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/max_r[3]/opit_0_inv/CLK
Endpoint    : u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMS_118_169/CLK                                                          r       u_rgb_hsv/max_r[3]/opit_0_inv/CLK

 CLMS_118_169/Q2                   tco                   0.223       3.600 f       u_rgb_hsv/max_r[3]/opit_0_inv/Q
                                   net (fanout=23)       0.264       3.864         u_rgb_hsv/max_r [3]
                                   td                    0.251       4.115 f       u_rgb_hsv/N254_sub15.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.115         u_rgb_hsv/N254_sub15.co [5]
 CLMA_122_168/COUT                 td                    0.044       4.159 r       u_rgb_hsv/N254_sub15.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.159         u_rgb_hsv/N254_sub15.co [7]
 CLMA_122_172/Y1                   td                    0.366       4.525 f       u_rgb_hsv/N254_sub15.faddsub_8/gateop_A2/Y1
                                   net (fanout=8)        0.504       5.029         u_rgb_hsv/_N395  
 CLMS_118_145/COUT                 td                    0.387       5.416 r       u_rgb_hsv/N254_sub14.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.416         u_rgb_hsv/N254_sub14.co [4]
                                   td                    0.044       5.460 r       u_rgb_hsv/N254_sub14.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.460         u_rgb_hsv/N254_sub14.co [6]
 CLMS_118_149/COUT                 td                    0.044       5.504 r       u_rgb_hsv/N254_sub14.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.504         u_rgb_hsv/N254_sub14.co [8]
 CLMS_118_153/Y0                   td                    0.206       5.710 f       u_rgb_hsv/N254_sub14.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.362       6.072         u_rgb_hsv/_N404  
 CLMA_118_152/COUT                 td                    0.394       6.466 r       u_rgb_hsv/N254_sub13.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.466         u_rgb_hsv/N254_sub13.co [8]
 CLMA_118_156/Y0                   td                    0.206       6.672 f       u_rgb_hsv/N254_sub13.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.277       6.949         u_rgb_hsv/_N413  
                                   td                    0.369       7.318 f       u_rgb_hsv/N254_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.318         u_rgb_hsv/N254_sub12.co [6]
 CLMA_118_164/COUT                 td                    0.044       7.362 r       u_rgb_hsv/N254_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.362         u_rgb_hsv/N254_sub12.co [8]
 CLMA_118_168/Y0                   td                    0.206       7.568 f       u_rgb_hsv/N254_sub12.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.357       7.925         u_rgb_hsv/_N422  
                                   td                    0.222       8.147 f       u_rgb_hsv/N254_sub11.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.147         u_rgb_hsv/N254_sub11.co [2]
 CLMS_118_169/COUT                 td                    0.044       8.191 r       u_rgb_hsv/N254_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.191         u_rgb_hsv/N254_sub11.co [4]
 CLMS_118_173/Y1                   td                    0.383       8.574 r       u_rgb_hsv/N254_sub11.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.276       8.850         u_rgb_hsv/_N428  
 CLMS_118_185/COUT                 td                    0.387       9.237 r       u_rgb_hsv/N254_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.237         u_rgb_hsv/N254_sub10.co [8]
 CLMS_118_193/Y0                   td                    0.206       9.443 f       u_rgb_hsv/N254_sub10.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.195       9.638         u_rgb_hsv/_N440  
 CLMA_118_184/COUT                 td                    0.397      10.035 r       u_rgb_hsv/N254_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.035         u_rgb_hsv/N254_sub9.co [4]
                                   td                    0.044      10.079 r       u_rgb_hsv/N254_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.079         u_rgb_hsv/N254_sub9.co [6]
 CLMA_118_192/COUT                 td                    0.044      10.123 r       u_rgb_hsv/N254_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.123         u_rgb_hsv/N254_sub9.co [8]
 CLMA_118_196/Y0                   td                    0.206      10.329 f       u_rgb_hsv/N254_sub9.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.353      10.682         u_rgb_hsv/_N449  
                                   td                    0.222      10.904 f       u_rgb_hsv/N254_sub8.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.904         u_rgb_hsv/N254_sub8.co [2]
 CLMS_118_197/COUT                 td                    0.044      10.948 r       u_rgb_hsv/N254_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.948         u_rgb_hsv/N254_sub8.co [4]
                                   td                    0.044      10.992 r       u_rgb_hsv/N254_sub8.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.992         u_rgb_hsv/N254_sub8.co [6]
 CLMS_118_201/COUT                 td                    0.044      11.036 r       u_rgb_hsv/N254_sub8.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.036         u_rgb_hsv/N254_sub8.co [8]
 CLMS_118_205/Y0                   td                    0.206      11.242 f       u_rgb_hsv/N254_sub8.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.426      11.668         u_rgb_hsv/_N458  
 CLMA_122_176/COUT                 td                    0.387      12.055 r       u_rgb_hsv/N254_sub7.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.055         u_rgb_hsv/N254_sub7.co [4]
                                   td                    0.044      12.099 r       u_rgb_hsv/N254_sub7.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.099         u_rgb_hsv/N254_sub7.co [6]
 CLMA_122_180/COUT                 td                    0.044      12.143 r       u_rgb_hsv/N254_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.143         u_rgb_hsv/N254_sub7.co [8]
 CLMA_122_184/Y0                   td                    0.206      12.349 f       u_rgb_hsv/N254_sub7.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.271      12.620         u_rgb_hsv/_N467  
 CLMS_122_177/COUT                 td                    0.397      13.017 r       u_rgb_hsv/N254_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.017         u_rgb_hsv/N254_sub6.co [4]
                                   td                    0.044      13.061 r       u_rgb_hsv/N254_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.061         u_rgb_hsv/N254_sub6.co [6]
 CLMS_122_181/COUT                 td                    0.044      13.105 r       u_rgb_hsv/N254_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.105         u_rgb_hsv/N254_sub6.co [8]
 CLMS_122_185/Y0                   td                    0.206      13.311 f       u_rgb_hsv/N254_sub6.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.515      13.826         u_rgb_hsv/_N476  
 CLMS_114_157/COUT                 td                    0.387      14.213 r       u_rgb_hsv/N254_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.213         u_rgb_hsv/N254_sub5.co [4]
 CLMS_114_161/Y1                   td                    0.383      14.596 r       u_rgb_hsv/N254_sub5.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.354      14.950         u_rgb_hsv/_N482  
 CLMS_114_173/COUT                 td                    0.265      15.215 r       u_rgb_hsv/N254_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.215         u_rgb_hsv/N254_sub4.co [8]
 CLMS_114_177/Y0                   td                    0.206      15.421 f       u_rgb_hsv/N254_sub4.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.253      15.674         u_rgb_hsv/_N494  
 CLMA_118_172/COUT                 td                    0.387      16.061 r       u_rgb_hsv/N254_sub3.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.061         u_rgb_hsv/N254_sub3.co [4]
 CLMA_118_176/Y1                   td                    0.366      16.427 f       u_rgb_hsv/N254_sub3.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.350      16.777         u_rgb_hsv/_N500  
 CLMS_114_185/COUT                 td                    0.265      17.042 r       u_rgb_hsv/N254_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.042         u_rgb_hsv/N254_sub2.co [8]
 CLMS_114_193/Y0                   td                    0.206      17.248 f       u_rgb_hsv/N254_sub2.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.373      17.621         u_rgb_hsv/_N512  
 CLMA_118_204/COUT                 td                    0.394      18.015 r       u_rgb_hsv/N254_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.015         u_rgb_hsv/N254_sub1.co [8]
 CLMA_118_208/Y0                   td                    0.206      18.221 f       u_rgb_hsv/N254_sub1.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.391      18.612         u_rgb_hsv/_N521  
 CLMA_114_192/COUT                 td                    0.397      19.009 r       u_rgb_hsv/N254_sub0.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.009         u_rgb_hsv/N254_sub0.co [5]
                                   td                    0.044      19.053 r       u_rgb_hsv/N254_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.053         u_rgb_hsv/N254_sub0.co [7]
 CLMA_114_196/Y3                   td                    0.387      19.440 r       u_rgb_hsv/N254_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.072      19.512         u_rgb_hsv/_N530  
 CLMS_114_197/D4                                                           r       u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.512         Logic Levels: 37 
                                                                                   Logic: 10.542ns(65.336%), Route: 5.593ns(34.664%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      16.674         ntclkbufg_1      
 CLMS_114_197/CLK                                                          r       u_rgb_hsv/hsv_s_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.184      16.858                          
 clock uncertainty                                      -0.050      16.808                          

 Setup time                                             -0.092      16.716                          

 Data required time                                                 16.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.716                          
 Data arrival time                                                  19.512                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/max[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L4
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_94_156/CLK                                                           r       u_rgb_hsv/max[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_94_156/Q2                    tco                   0.223       3.600 f       u_rgb_hsv/max[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=6)        0.173       3.773         u_rgb_hsv/max [3]
                                   td                    0.368       4.141 f       u_rgb_hsv/max_min_r[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.141         u_rgb_hsv/N0_1.co [2]
 CLMS_94_161/Y3                    td                    0.387       4.528 r       u_rgb_hsv/max_min_r[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=41)       0.238       4.766         u_rgb_hsv/max_min [5]
 CLMS_98_157/COUT                  td                    0.265       5.031 r       u_rgb_hsv/N135_sub13.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.031         u_rgb_hsv/N135_sub13.co [7]
 CLMS_98_161/Y1                    td                    0.366       5.397 f       u_rgb_hsv/N135_sub13.faddsub_8/gateop_A2/Y1
                                   net (fanout=24)       0.372       5.769         u_rgb_hsv/_N269  
                                   td                    0.369       6.138 f       u_rgb_hsv/N131_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.138         u_rgb_hsv/N131_sub12.co [6]
 CLMA_90_168/COUT                  td                    0.044       6.182 r       u_rgb_hsv/N131_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.182         u_rgb_hsv/N131_sub12.co [8]
 CLMA_90_172/Y0                    td                    0.206       6.388 f       u_rgb_hsv/N131_sub12.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.258       6.646         u_rgb_hsv/_N152  
 CLMA_90_169/COUT                  td                    0.394       7.040 r       u_rgb_hsv/N131_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.040         u_rgb_hsv/N131_sub11.co [4]
                                   td                    0.044       7.084 r       u_rgb_hsv/N131_sub11.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.084         u_rgb_hsv/N131_sub11.co [6]
 CLMA_90_173/COUT                  td                    0.044       7.128 r       u_rgb_hsv/N131_sub11.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.128         u_rgb_hsv/N131_sub11.co [8]
 CLMA_90_177/Y0                    td                    0.206       7.334 f       u_rgb_hsv/N131_sub11.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.418       7.752         u_rgb_hsv/_N161  
                                   td                    0.222       7.974 f       u_rgb_hsv/N131_sub10.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.974         u_rgb_hsv/N131_sub10.co [2]
 CLMA_90_176/COUT                  td                    0.044       8.018 r       u_rgb_hsv/N131_sub10.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.018         u_rgb_hsv/N131_sub10.co [4]
 CLMA_90_180/Y1                    td                    0.383       8.401 r       u_rgb_hsv/N131_sub10.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.459       8.860         u_rgb_hsv/_N167  
 CLMA_90_196/COUT                  td                    0.387       9.247 r       u_rgb_hsv/N131_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.247         u_rgb_hsv/N131_sub9.co [8]
 CLMA_90_200/Y0                    td                    0.206       9.453 f       u_rgb_hsv/N131_sub9.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.387       9.840         u_rgb_hsv/_N179  
 CLMS_78_197/COUT                  td                    0.394      10.234 r       u_rgb_hsv/N131_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.234         u_rgb_hsv/N131_sub8.co [4]
 CLMS_78_201/Y1                    td                    0.366      10.600 f       u_rgb_hsv/N131_sub8.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.393      10.993         u_rgb_hsv/_N185  
 CLMA_90_208/COUT                  td                    0.387      11.380 r       u_rgb_hsv/N131_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.380         u_rgb_hsv/N131_sub7.co [8]
 CLMA_90_212/Y0                    td                    0.206      11.586 f       u_rgb_hsv/N131_sub7.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.385      11.971         u_rgb_hsv/_N197  
 CLMS_78_209/COUT                  td                    0.394      12.365 r       u_rgb_hsv/N131_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.365         u_rgb_hsv/N131_sub6.co [4]
                                   td                    0.044      12.409 r       u_rgb_hsv/N131_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.409         u_rgb_hsv/N131_sub6.co [6]
 CLMS_78_213/COUT                  td                    0.044      12.453 r       u_rgb_hsv/N131_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.453         u_rgb_hsv/N131_sub6.co [8]
 CLMS_78_217/Y0                    td                    0.206      12.659 f       u_rgb_hsv/N131_sub6.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.395      13.054         u_rgb_hsv/_N206  
 CLMA_90_209/COUT                  td                    0.394      13.448 r       u_rgb_hsv/N131_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.448         u_rgb_hsv/N131_sub5.co [4]
                                   td                    0.044      13.492 r       u_rgb_hsv/N131_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.492         u_rgb_hsv/N131_sub5.co [6]
 CLMA_90_213/COUT                  td                    0.044      13.536 r       u_rgb_hsv/N131_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.536         u_rgb_hsv/N131_sub5.co [8]
 CLMA_90_217/Y0                    td                    0.206      13.742 f       u_rgb_hsv/N131_sub5.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.257      13.999         u_rgb_hsv/_N215  
 CLMA_90_220/COUT                  td                    0.394      14.393 r       u_rgb_hsv/N131_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.393         u_rgb_hsv/N131_sub4.co [4]
 CLMA_90_224/Y1                    td                    0.383      14.776 r       u_rgb_hsv/N131_sub4.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.278      15.054         u_rgb_hsv/_N221  
 CLMA_90_236/COUT                  td                    0.387      15.441 r       u_rgb_hsv/N131_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.441         u_rgb_hsv/N131_sub3.co [8]
 CLMA_90_240/Y0                    td                    0.206      15.647 f       u_rgb_hsv/N131_sub3.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.176      15.823         u_rgb_hsv/_N233  
 CLMA_90_237/COUT                  td                    0.397      16.220 r       u_rgb_hsv/N131_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.220         u_rgb_hsv/N131_sub2.co [4]
                                   td                    0.044      16.264 r       u_rgb_hsv/N131_sub2.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.264         u_rgb_hsv/N131_sub2.co [6]
 CLMA_90_241/COUT                  td                    0.044      16.308 r       u_rgb_hsv/N131_sub2.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.308         u_rgb_hsv/N131_sub2.co [8]
 CLMA_90_245/Y0                    td                    0.206      16.514 f       u_rgb_hsv/N131_sub2.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.646      17.160         u_rgb_hsv/_N242  
 CLMA_90_197/COUT                  td                    0.387      17.547 r       u_rgb_hsv/N131_sub1.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.547         u_rgb_hsv/N131_sub1.co [4]
 CLMA_90_201/Y1                    td                    0.366      17.913 f       u_rgb_hsv/N131_sub1.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.497      18.410         u_rgb_hsv/_N248  
                                   td                    0.365      18.775 f       u_rgb_hsv/N131_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.775         u_rgb_hsv/N131_sub0.co [7]
 CLMA_94_228/Y3                    td                    0.387      19.162 r       u_rgb_hsv/N131_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.234      19.396         u_rgb_hsv/_N260  
 CLMA_90_228/B4                                                            r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.396         Logic Levels: 32 
                                                                                   Logic: 10.453ns(65.254%), Route: 5.566ns(34.746%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      16.674         ntclkbufg_1      
 CLMA_90_228/CLK                                                           r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.184      16.858                          
 clock uncertainty                                      -0.050      16.808                          

 Setup time                                             -0.092      16.716                          

 Data required time                                                 16.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.716                          
 Data arrival time                                                  19.396                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.680                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb_hsv/rgb_g_r[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L1
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_74_192/CLK                                                           r       u_rgb_hsv/rgb_g_r[8]/opit_0_inv_A2Q21/CLK

 CLMA_74_192/Q2                    tco                   0.223       3.600 f       u_rgb_hsv/rgb_g_r[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=10)       0.547       4.147         u_rgb_hsv/rgb_g_r [7]
 CLMA_102_180/COUT                 td                    0.387       4.534 r       u_rgb_hsv/N15_7.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.534         u_rgb_hsv/N15_7.co [4]
                                   td                    0.044       4.578 r       u_rgb_hsv/N15_7.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.578         u_rgb_hsv/N15_7.co [6]
 CLMA_102_184/COUT                 td                    0.044       4.622 r       u_rgb_hsv/N15_7.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.622         u_rgb_hsv/N15_7.co [8]
 CLMA_102_192/Y0                   td                    0.206       4.828 f       u_rgb_hsv/N15_7.fsub_9/gateop_perm/Y
                                   net (fanout=1)        0.512       5.340         u_rgb_hsv/nb20 [13]
 CLMS_98_161/Y2                    td                    0.264       5.604 f       u_rgb_hsv/N15_2[8]/gateop_perm/Z
                                   net (fanout=3)        0.071       5.675         u_rgb_hsv/g_b [13]
                                   td                    0.365       6.040 f       u_rgb_hsv/N127_sub12.faddsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.040         u_rgb_hsv/N127_sub12.co [2]
 CLMA_98_160/COUT                  td                    0.044       6.084 r       u_rgb_hsv/N127_sub12.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.084         u_rgb_hsv/N127_sub12.co [4]
                                   td                    0.044       6.128 r       u_rgb_hsv/N127_sub12.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.128         u_rgb_hsv/N127_sub12.co [6]
 CLMA_98_164/COUT                  td                    0.044       6.172 r       u_rgb_hsv/N127_sub12.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.172         u_rgb_hsv/N127_sub12.co [8]
 CLMA_98_168/Y0                    td                    0.206       6.378 f       u_rgb_hsv/N127_sub12.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.273       6.651         u_rgb_hsv/_N26   
 CLMS_98_165/COUT                  td                    0.397       7.048 r       u_rgb_hsv/N127_sub11.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.048         u_rgb_hsv/N127_sub11.co [4]
 CLMS_98_169/Y1                    td                    0.383       7.431 r       u_rgb_hsv/N127_sub11.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.278       7.709         u_rgb_hsv/_N32   
 CLMS_98_181/COUT                  td                    0.387       8.096 r       u_rgb_hsv/N127_sub10.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.096         u_rgb_hsv/N127_sub10.co [8]
 CLMS_98_185/Y0                    td                    0.206       8.302 f       u_rgb_hsv/N127_sub10.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.359       8.661         u_rgb_hsv/_N44   
 CLMA_94_176/COUT                  td                    0.394       9.055 r       u_rgb_hsv/N127_sub9.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.055         u_rgb_hsv/N127_sub9.co [4]
                                   td                    0.044       9.099 r       u_rgb_hsv/N127_sub9.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.099         u_rgb_hsv/N127_sub9.co [6]
 CLMA_94_180/COUT                  td                    0.044       9.143 r       u_rgb_hsv/N127_sub9.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.143         u_rgb_hsv/N127_sub9.co [8]
 CLMA_94_184/Y0                    td                    0.206       9.349 f       u_rgb_hsv/N127_sub9.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.283       9.632         u_rgb_hsv/_N53   
 CLMS_98_193/COUT                  td                    0.394      10.026 r       u_rgb_hsv/N127_sub8.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.026         u_rgb_hsv/N127_sub8.co [4]
 CLMS_98_197/Y1                    td                    0.383      10.409 r       u_rgb_hsv/N127_sub8.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.356      10.765         u_rgb_hsv/_N59   
 CLMA_94_204/COUT                  td                    0.387      11.152 r       u_rgb_hsv/N127_sub7.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.152         u_rgb_hsv/N127_sub7.co [8]
 CLMA_94_208/Y0                    td                    0.206      11.358 f       u_rgb_hsv/N127_sub7.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.261      11.619         u_rgb_hsv/_N71   
 CLMS_98_205/COUT                  td                    0.394      12.013 r       u_rgb_hsv/N127_sub6.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.013         u_rgb_hsv/N127_sub6.co [4]
                                   td                    0.044      12.057 r       u_rgb_hsv/N127_sub6.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.057         u_rgb_hsv/N127_sub6.co [6]
 CLMS_98_209/COUT                  td                    0.044      12.101 r       u_rgb_hsv/N127_sub6.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.101         u_rgb_hsv/N127_sub6.co [8]
 CLMS_98_213/Y0                    td                    0.206      12.307 f       u_rgb_hsv/N127_sub6.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.264      12.571         u_rgb_hsv/_N80   
 CLMA_102_208/COUT                 td                    0.394      12.965 r       u_rgb_hsv/N127_sub5.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.965         u_rgb_hsv/N127_sub5.co [4]
                                   td                    0.044      13.009 r       u_rgb_hsv/N127_sub5.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.009         u_rgb_hsv/N127_sub5.co [6]
 CLMA_102_212/COUT                 td                    0.044      13.053 r       u_rgb_hsv/N127_sub5.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.053         u_rgb_hsv/N127_sub5.co [8]
 CLMA_102_216/Y0                   td                    0.206      13.259 f       u_rgb_hsv/N127_sub5.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.257      13.516         u_rgb_hsv/_N89   
 CLMS_98_217/COUT                  td                    0.394      13.910 r       u_rgb_hsv/N127_sub4.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.910         u_rgb_hsv/N127_sub4.co [4]
                                   td                    0.044      13.954 r       u_rgb_hsv/N127_sub4.faddsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.954         u_rgb_hsv/N127_sub4.co [6]
 CLMS_98_221/COUT                  td                    0.044      13.998 r       u_rgb_hsv/N127_sub4.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.998         u_rgb_hsv/N127_sub4.co [8]
 CLMS_98_225/Y0                    td                    0.206      14.204 f       u_rgb_hsv/N127_sub4.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.360      14.564         u_rgb_hsv/_N98   
 CLMA_98_232/COUT                  td                    0.397      14.961 r       u_rgb_hsv/N127_sub3.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.961         u_rgb_hsv/N127_sub3.co [8]
 CLMA_98_236/Y0                    td                    0.206      15.167 f       u_rgb_hsv/N127_sub3.faddsub_9/gateop_perm/Y
                                   net (fanout=9)        0.277      15.444         u_rgb_hsv/_N107  
 CLMS_98_229/COUT                  td                    0.397      15.841 r       u_rgb_hsv/N127_sub2.faddsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.841         u_rgb_hsv/N127_sub2.co [4]
 CLMS_98_233/Y1                    td                    0.366      16.207 f       u_rgb_hsv/N127_sub2.faddsub_5/gateop_A2/Y1
                                   net (fanout=2)        0.484      16.691         u_rgb_hsv/_N113  
 CLMA_110_220/COUT                 td                    0.387      17.078 r       u_rgb_hsv/N127_sub1.faddsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.078         u_rgb_hsv/N127_sub1.co [8]
 CLMA_110_224/Y0                   td                    0.206      17.284 f       u_rgb_hsv/N127_sub1.faddsub_9/gateop_perm/Y
                                   net (fanout=8)        0.275      17.559         u_rgb_hsv/_N125  
 CLMA_110_217/COUT                 td                    0.397      17.956 r       u_rgb_hsv/N127_sub0.faddsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.956         u_rgb_hsv/N127_sub0.co [5]
                                   td                    0.044      18.000 r       u_rgb_hsv/N127_sub0.faddsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.000         u_rgb_hsv/N127_sub0.co [7]
 CLMA_110_221/Y3                   td                    0.365      18.365 f       u_rgb_hsv/N127_sub0.faddsub_8/gateop_A2/Y1
                                   net (fanout=1)        0.414      18.779         u_rgb_hsv/_N134  
 CLMA_90_228/B1                                                            f       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  18.779         Logic Levels: 35 
                                                                                   Logic: 10.131ns(65.777%), Route: 5.271ns(34.223%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      16.674         ntclkbufg_1      
 CLMA_90_228/CLK                                                           r       u_rgb_hsv/temp[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.184      16.858                          
 clock uncertainty                                      -0.050      16.808                          

 Setup time                                             -0.170      16.638                          

 Data required time                                                 16.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.638                          
 Data arrival time                                                  18.779                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.141                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_230_121/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_230_121/Q1                   tco                   0.184       3.358 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.142       3.500         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/wr_addr [1]
 DRM_234_108/ADA0[4]                                                       r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   3.500         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.442%), Route: 0.142ns(43.558%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 DRM_234_108/CLKA[0]                                                       r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.127       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                   3.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[6]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_230_121/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_121/Q3                   tco                   0.182       3.356 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.201       3.557         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/wr_addr [3]
 DRM_234_108/ADA0[6]                                                       r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[6]

 Data arrival time                                                   3.557         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.520%), Route: 0.201ns(52.480%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 DRM_234_108/CLKA[0]                                                       r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.127       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                   3.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[5]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_230_121/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_121/Q2                   tco                   0.183       3.357 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=6)        0.203       3.560         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/wr_addr [2]
 DRM_234_108/ADA0[5]                                                       r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[5]

 Data arrival time                                                   3.560         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.409%), Route: 0.203ns(52.591%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 DRM_234_108/CLKA[0]                                                       r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.127       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                   3.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.240                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185    2203.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378    2203.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173    2204.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360    2204.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.260    2204.668         nt_rstn_out      
 CLMS_190_81/Y1                    td                    0.162    2204.830 r       N88/gateop_perm/Z
                                   net (fanout=2)        0.148    2204.978         N88              
 CLMS_190_81/Y3                    td                    0.151    2205.129 f       scaler_3/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.801    2205.930         fifo_rd_en_3     
                                   td                    0.251    2206.181 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2206.181         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8867
 CLMA_218_116/Y3                   td                    0.387    2206.568 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.253    2206.821         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [4]
 CLMS_226_121/Y3                   td                    0.358    2207.179 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[4]/gateop_perm/Z
                                   net (fanout=1)        0.069    2207.248         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [4]
 CLMA_226_120/COUT                 td                    0.265    2207.513 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000    2207.513         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_226_124/CIN                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                2207.513         Logic Levels: 7  
                                                                                   Logic: 2.535ns(57.301%), Route: 1.889ns(42.699%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMA_226_124/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Setup time                                             -0.276    2203.348                          

 Data required time                                               2203.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.348                          
 Data arrival time                                                2207.513                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.165                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185    2203.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378    2203.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173    2204.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360    2204.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.260    2204.668         nt_rstn_out      
 CLMS_190_81/Y1                    td                    0.162    2204.830 r       N88/gateop_perm/Z
                                   net (fanout=2)        0.148    2204.978         N88              
 CLMS_190_81/Y3                    td                    0.151    2205.129 f       scaler_3/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.900    2206.029         fifo_rd_en_3     
                                   td                    0.368    2206.397 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2206.397         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8875
 CLMA_218_124/Y2                   td                    0.209    2206.606 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.148    2206.754         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMS_218_125/Y3                   td                    0.151    2206.905 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.272    2207.177         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_226_124/B3                                                           f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                2207.177         Logic Levels: 6  
                                                                                   Logic: 2.002ns(48.973%), Route: 2.086ns(51.027%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMA_226_124/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Setup time                                             -0.367    2203.257                          

 Data required time                                               2203.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.257                          
 Data arrival time                                                2207.177                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.920                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I01
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185    2203.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378    2203.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173    2204.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360    2204.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.260    2204.668         nt_rstn_out      
 CLMS_190_81/Y1                    td                    0.162    2204.830 r       N88/gateop_perm/Z
                                   net (fanout=2)        0.148    2204.978         N88              
 CLMS_190_81/Y3                    td                    0.151    2205.129 f       scaler_3/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.717    2205.846         fifo_rd_en_3     
 CLMA_218_116/COUT                 td                    0.387    2206.233 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2206.233         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8869
                                   td                    0.044    2206.277 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000    2206.277         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8871
 CLMA_218_120/Y3                   td                    0.387    2206.664 r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.239    2206.903         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [8]
 CLMA_218_124/Y3                   td                    0.151    2207.054 f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[8]/gateop_perm/Z
                                   net (fanout=1)        0.267    2207.321         scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [8]
 CLMA_226_124/A1                                                           f       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I01

 Data arrival time                                                2207.321         Logic Levels: 7  
                                                                                   Logic: 2.243ns(53.001%), Route: 1.989ns(46.999%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMA_226_124/CLK                                                          r       scale_fifo_inst_3/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Setup time                                             -0.191    2203.433                          

 Data required time                                               2203.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.433                          
 Data arrival time                                                2207.321                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.888                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : image_size_down_without_fifo_2/row_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.228       3.670         nt_rstn_out      
 CLMS_190_69/Y2                    td                    0.167       3.837 r       image_size_down_without_fifo_2/N45/gateop_perm/Z
                                   net (fanout=9)        0.121       3.958         image_size_down_without_fifo_2/N45
 CLMS_190_69/RS                                                            r       image_size_down_without_fifo_2/row_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.958         Logic Levels: 2  
                                                                                   Logic: 0.509ns(47.305%), Route: 0.567ns(52.695%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMS_190_69/CLK                                                           r       image_size_down_without_fifo_2/row_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.146       3.281                          

 Data required time                                                  3.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.281                          
 Data arrival time                                                   3.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.677                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : image_size_down_without_fifo_2/row_cnt[10]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.228       3.670         nt_rstn_out      
 CLMS_190_69/Y2                    td                    0.167       3.837 r       image_size_down_without_fifo_2/N45/gateop_perm/Z
                                   net (fanout=9)        0.130       3.967         image_size_down_without_fifo_2/N45
 CLMA_194_69/RS                                                            r       image_size_down_without_fifo_2/row_cnt[10]/opit_0_A2Q21/RS

 Data arrival time                                                   3.967         Logic Levels: 2  
                                                                                   Logic: 0.509ns(46.912%), Route: 0.576ns(53.088%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_194_69/CLK                                                           r       image_size_down_without_fifo_2/row_cnt[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.146       3.281                          

 Data required time                                                  3.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.281                          
 Data arrival time                                                   3.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : image_size_down_without_fifo_2/row_cnt[12]/opit_0_A2Q21/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.228       3.670         nt_rstn_out      
 CLMS_190_69/Y2                    td                    0.167       3.837 r       image_size_down_without_fifo_2/N45/gateop_perm/Z
                                   net (fanout=9)        0.130       3.967         image_size_down_without_fifo_2/N45
 CLMA_194_69/RS                                                            r       image_size_down_without_fifo_2/row_cnt[12]/opit_0_A2Q21/RS

 Data arrival time                                                   3.967         Logic Levels: 2  
                                                                                   Logic: 0.509ns(46.912%), Route: 0.576ns(53.088%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_194_69/CLK                                                           r       image_size_down_without_fifo_2/row_cnt[12]/opit_0_A2Q21/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.146       3.281                          

 Data required time                                                  3.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.281                          
 Data arrival time                                                   3.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.686                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[0]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.367       3.963         cmos1_href_d0    
 CLMA_146_44/Y1                    td                    0.224       4.187 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.389       4.576         cmos1_8_16bit/N12
 CLMA_138_32/CE                                                            f       cmos1_8_16bit/pdata_out1[0]/opit_0/CE

 Data arrival time                                                   4.576         Logic Levels: 1  
                                                                                   Logic: 0.445ns(37.052%), Route: 0.756ns(62.948%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.072         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[0]/opit_0/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.050      15.206                          

 Setup time                                             -0.476      14.730                          

 Data required time                                                 14.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.730                          
 Data arrival time                                                   4.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.154                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[1]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.367       3.963         cmos1_href_d0    
 CLMA_146_44/Y1                    td                    0.224       4.187 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.389       4.576         cmos1_8_16bit/N12
 CLMA_138_32/CE                                                            f       cmos1_8_16bit/pdata_out1[1]/opit_0/CE

 Data arrival time                                                   4.576         Logic Levels: 1  
                                                                                   Logic: 0.445ns(37.052%), Route: 0.756ns(62.948%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.072         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[1]/opit_0/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.050      15.206                          

 Setup time                                             -0.476      14.730                          

 Data required time                                                 14.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.730                          
 Data arrival time                                                   4.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.154                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[4]/opit_0/CE
Path Group  : coms1_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMA_150_32/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_32/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=13)       0.367       3.963         cmos1_href_d0    
 CLMA_146_44/Y1                    td                    0.224       4.187 f       cmos1_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.389       4.576         cmos1_8_16bit/N12
 CLMA_138_32/CE                                                            f       cmos1_8_16bit/pdata_out1[4]/opit_0/CE

 Data arrival time                                                   4.576         Logic Levels: 1  
                                                                                   Logic: 0.445ns(37.052%), Route: 0.756ns(62.948%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      14.177 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.072         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[4]/opit_0/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.050      15.206                          

 Setup time                                             -0.476      14.730                          

 Data required time                                                 14.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.730                          
 Data arrival time                                                   4.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.154                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[0]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[8]/opit_0/D
Path Group  : coms1_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.172         ntclkbufg_8      
 CLMA_138_37/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[0]/opit_0/CLK

 CLMA_138_37/Q0                    tco                   0.182       3.354 r       cmos1_8_16bit/pdata_i_reg[0]/opit_0/Q
                                   net (fanout=1)        0.135       3.489         cmos1_8_16bit/pdata_i_reg [0]
 CLMA_138_32/AD                                                            r       cmos1_8_16bit/pdata_out1[8]/opit_0/D

 Data arrival time                                                   3.489         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.413%), Route: 0.135ns(42.587%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.000       3.187                          

 Hold time                                               0.034       3.221                          

 Data required time                                                  3.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.221                          
 Data arrival time                                                   3.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4
Path Group  : coms1_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.172         ntclkbufg_8      
 CLMS_146_45/CLK                                                           r       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK

 CLMS_146_45/Q2                    tco                   0.180       3.352 f       cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.063       3.415         cmos1_8_16bit/cnt [0]
 CLMS_146_45/A4                                                            f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.415         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMS_146_45/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.173                          
 clock uncertainty                                       0.000       3.173                          

 Hold time                                              -0.029       3.144                          

 Data required time                                                  3.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.144                          
 Data arrival time                                                   3.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0
Path Group  : coms1_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       2.277 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.172         ntclkbufg_8      
 CLMS_146_45/CLK                                                           r       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_146_45/Q0                    tco                   0.179       3.351 f       cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.063       3.414         cmos1_8_16bit/cnt [1]
 CLMA_146_44/A0                                                            f       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.414         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                           0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N33             
 USCM_84_113/CLK_USCM              td                    0.000       2.450 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.375         ntclkbufg_8      
 CLMA_146_44/CLK                                                           r       cmos1_8_16bit/de_out1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.000       3.187                          

 Hold time                                              -0.078       3.109                          

 Data required time                                                  3.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.109                          
 Data arrival time                                                   3.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[5]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.514
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910       2.938         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.863         ntclkbufg_7      
 CLMS_170_25/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_170_25/Q3                    tco                   0.220       4.083 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.372       4.455         cmos2_href_d0    
 CLMA_174_32/Y3                    td                    0.151       4.606 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.278       4.884         cmos2_8_16bit/N12
 CLMS_170_41/CE                                                            f       cmos2_8_16bit/pdata_out1[5]/opit_0/CE

 Data arrival time                                                   4.884         Logic Levels: 1  
                                                                                   Logic: 0.371ns(36.337%), Route: 0.650ns(63.663%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      14.519         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.519 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.414         ntclkbufg_7      
 CLMS_170_41/CLK                                                           r       cmos2_8_16bit/pdata_out1[5]/opit_0/CLK
 clock pessimism                                         0.334      15.748                          
 clock uncertainty                                      -0.050      15.698                          

 Setup time                                             -0.476      15.222                          

 Data required time                                                 15.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.222                          
 Data arrival time                                                   4.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.338                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[6]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.514
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910       2.938         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.863         ntclkbufg_7      
 CLMS_170_25/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_170_25/Q3                    tco                   0.220       4.083 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.372       4.455         cmos2_href_d0    
 CLMA_174_32/Y3                    td                    0.151       4.606 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.278       4.884         cmos2_8_16bit/N12
 CLMS_170_41/CE                                                            f       cmos2_8_16bit/pdata_out1[6]/opit_0/CE

 Data arrival time                                                   4.884         Logic Levels: 1  
                                                                                   Logic: 0.371ns(36.337%), Route: 0.650ns(63.663%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      14.519         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.519 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.414         ntclkbufg_7      
 CLMS_170_41/CLK                                                           r       cmos2_8_16bit/pdata_out1[6]/opit_0/CLK
 clock pessimism                                         0.334      15.748                          
 clock uncertainty                                      -0.050      15.698                          

 Setup time                                             -0.476      15.222                          

 Data required time                                                 15.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.222                          
 Data arrival time                                                   4.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.338                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[7]/opit_0/CE
Path Group  : coms2_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.514
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910       2.938         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.863         ntclkbufg_7      
 CLMS_170_25/CLK                                                           r       cmos2_href_d0/opit_0/CLK

 CLMS_170_25/Q3                    tco                   0.220       4.083 f       cmos2_href_d0/opit_0/Q
                                   net (fanout=13)       0.372       4.455         cmos2_href_d0    
 CLMA_174_32/Y3                    td                    0.151       4.606 f       cmos2_8_16bit/N12_3/gateop_perm/Z
                                   net (fanout=16)       0.278       4.884         cmos2_8_16bit/N12
 CLMS_170_41/CE                                                            f       cmos2_8_16bit/pdata_out1[7]/opit_0/CE

 Data arrival time                                                   4.884         Logic Levels: 1  
                                                                                   Logic: 0.371ns(36.337%), Route: 0.650ns(63.663%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      14.519         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.519 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      15.414         ntclkbufg_7      
 CLMS_170_41/CLK                                                           r       cmos2_8_16bit/pdata_out1[7]/opit_0/CLK
 clock pessimism                                         0.334      15.748                          
 clock uncertainty                                      -0.050      15.698                          

 Setup time                                             -0.476      15.222                          

 Data required time                                                 15.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.222                          
 Data arrival time                                                   4.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.338                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[5]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_i_reg[5]/opit_0/D
Path Group  : coms2_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.863
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747       2.619         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.619 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.514         ntclkbufg_7      
 CLMA_174_36/CLK                                                           r       cmos2_d_d0[5]/opit_0/CLK

 CLMA_174_36/Q0                    tco                   0.182       3.696 r       cmos2_d_d0[5]/opit_0/Q
                                   net (fanout=2)        0.064       3.760         cmos2_d_d0[5]    
 CLMS_174_37/M0                                                            r       cmos2_8_16bit/pdata_i_reg[5]/opit_0/D

 Data arrival time                                                   3.760         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910       2.938         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.863         ntclkbufg_7      
 CLMS_174_37/CLK                                                           r       cmos2_8_16bit/pdata_i_reg[5]/opit_0/CLK
 clock pessimism                                        -0.334       3.529                          
 clock uncertainty                                       0.000       3.529                          

 Hold time                                              -0.011       3.518                          

 Data required time                                                  3.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.518                          
 Data arrival time                                                   3.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[0]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[0]/opit_0/D
Path Group  : coms2_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.863
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747       2.619         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.619 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.514         ntclkbufg_7      
 CLMS_170_25/CLK                                                           r       cmos2_d_d0[0]/opit_0/CLK

 CLMS_170_25/Q0                    tco                   0.182       3.696 r       cmos2_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.135       3.831         cmos2_d_d0[0]    
 CLMA_174_28/M0                                                            r       cmos2_8_16bit/pdata_out1[0]/opit_0/D

 Data arrival time                                                   3.831         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.413%), Route: 0.135ns(42.587%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910       2.938         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.863         ntclkbufg_7      
 CLMA_174_28/CLK                                                           r       cmos2_8_16bit/pdata_out1[0]/opit_0/CLK
 clock pessimism                                        -0.330       3.533                          
 clock uncertainty                                       0.000       3.533                          

 Hold time                                              -0.011       3.522                          

 Data required time                                                  3.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.522                          
 Data arrival time                                                   3.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_d_d0[5]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out1[5]/opit_0/D
Path Group  : coms2_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.863
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747       2.619         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.619 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895       3.514         ntclkbufg_7      
 CLMA_174_36/CLK                                                           r       cmos2_d_d0[5]/opit_0/CLK

 CLMA_174_36/Q0                    tco                   0.182       3.696 r       cmos2_d_d0[5]/opit_0/Q
                                   net (fanout=2)        0.137       3.833         cmos2_d_d0[5]    
 CLMS_170_41/M0                                                            r       cmos2_8_16bit/pdata_out1[5]/opit_0/D

 Data arrival time                                                   3.833         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                           0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910       2.938         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000       2.938 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925       3.863         ntclkbufg_7      
 CLMS_170_41/CLK                                                           r       cmos2_8_16bit/pdata_out1[5]/opit_0/CLK
 clock pessimism                                        -0.330       3.533                          
 clock uncertainty                                       0.000       3.533                          

 Hold time                                              -0.011       3.522                          

 Data required time                                                  3.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.522                          
 Data arrival time                                                   3.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.311                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMS_150_193/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_150_193/Q2                   tco                   0.223       3.634 f       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      0.762       4.396         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMS_158_161/Y6CD                 td                    0.242       4.638 f       u_top_sd_rw/u_data_gen/N71_42[2]_muxf6/F
                                   net (fanout=1)        0.476       5.114         u_top_sd_rw/u_data_gen/_N18139
 CLMS_150_173/Y6AB                 td                    0.346       5.460 f       u_top_sd_rw/u_data_gen/N71_60[2]_muxf6/F
                                   net (fanout=4)        1.175       6.635         u_top_sd_rw/u_data_gen/N367 [10]
                                   td                    0.365       7.000 f       u_top_sd_rw/u_data_gen/N147_5_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.000         u_top_sd_rw/u_data_gen/_N9079
 CLMA_102_224/COUT                 td                    0.044       7.044 r       u_top_sd_rw/u_data_gen/N147_5_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.044         u_top_sd_rw/u_data_gen/_N9081
 CLMA_102_228/Y1                   td                    0.366       7.410 f       u_top_sd_rw/u_data_gen/N147_5_5/gateop_A2/Y1
                                   net (fanout=2)        0.367       7.777         u_top_sd_rw/u_data_gen/nb4 [6]
 CLMS_102_217/COUT                 td                    0.265       8.042 r       u_top_sd_rw/u_data_gen/N147_6.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.042         u_top_sd_rw/u_data_gen/N147_6.co [8]
 CLMS_102_221/Y1                   td                    0.366       8.408 f       u_top_sd_rw/u_data_gen/N147_6.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.372       8.780         u_top_sd_rw/u_data_gen/N377 [18]
                                   td                    0.365       9.145 f       u_top_sd_rw/u_data_gen/N152_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.145         u_top_sd_rw/u_data_gen/_N11015
 CLMA_110_228/COUT                 td                    0.044       9.189 r       u_top_sd_rw/u_data_gen/N152_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.189         u_top_sd_rw/u_data_gen/_N11017
                                   td                    0.044       9.233 r       u_top_sd_rw/u_data_gen/N152_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.233         u_top_sd_rw/u_data_gen/_N11019
 CLMA_110_232/COUT                 td                    0.044       9.277 r       u_top_sd_rw/u_data_gen/N152_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.277         u_top_sd_rw/u_data_gen/_N11021
                                   td                    0.044       9.321 r       u_top_sd_rw/u_data_gen/N152_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.321         u_top_sd_rw/u_data_gen/_N11023
 CLMA_110_236/COUT                 td                    0.044       9.365 r       u_top_sd_rw/u_data_gen/N152_1_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.365         u_top_sd_rw/u_data_gen/_N11025
 CLMA_110_240/Y1                   td                    0.383       9.748 r       u_top_sd_rw/u_data_gen/N152_1_13/gateop_A2/Y1
                                   net (fanout=1)        0.325      10.073         u_top_sd_rw/u_data_gen/N152 [30]
 CLMS_102_233/C4                                                           r       u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.073         Logic Levels: 10 
                                                                                   Logic: 3.185ns(47.808%), Route: 3.477ns(52.192%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMS_102_233/CLK                                                          r       u_top_sd_rw/u_data_gen/rd_sec_addr[21]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.194      23.392                          
 clock uncertainty                                      -0.150      23.242                          

 Setup time                                             -0.094      23.148                          

 Data required time                                                 23.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.148                          
 Data arrival time                                                  10.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.075                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMS_150_193/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_150_193/Q2                   tco                   0.223       3.634 f       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      0.784       4.418         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMA_138_181/Y3                   td                    0.243       4.661 f       u_top_sd_rw/u_data_gen/N71_7[0]/gateop/F
                                   net (fanout=1)        0.366       5.027         u_top_sd_rw/u_data_gen/_N17857
 CLMA_146_176/Y1                   td                    0.244       5.271 f       u_top_sd_rw/u_data_gen/N71_12[0]/gateop_perm/Z
                                   net (fanout=1)        0.503       5.774         u_top_sd_rw/u_data_gen/_N17897
 CLMS_150_205/Y1                   td                    0.222       5.996 r       u_top_sd_rw/u_data_gen/ascii_or_gbk[1]/opit_0_MUX4TO1Q/F
                                   net (fanout=5)        0.662       6.658         u_top_sd_rw/u_data_gen/N367 [8]
 CLMS_134_185/Y1                   td                    0.224       6.882 f       u_top_sd_rw/u_data_gen/N73_mux7/gateop_perm/Z
                                   net (fanout=2)        0.683       7.565         u_top_sd_rw/u_data_gen/N73
 CLMS_118_229/Y1                   td                    0.151       7.716 f       u_top_sd_rw/u_data_gen/N36872/gateop_perm/Z
                                   net (fanout=17)       0.657       8.373         u_top_sd_rw/u_data_gen/N36872
 CLMA_162_224/Y2                   td                    0.264       8.637 f       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        0.610       9.247         u_top_sd_rw/u_data_gen/N37054
 APM_106_216/CE_X                                                          f       u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X

 Data arrival time                                                   9.247         Logic Levels: 6  
                                                                                   Logic: 1.571ns(26.919%), Route: 4.265ns(73.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 APM_106_216/CLK                                                           r       u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 clock pessimism                                         0.194      23.392                          
 clock uncertainty                                      -0.150      23.242                          

 Setup time                                             -0.840      22.402                          

 Data required time                                                 22.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.402                          
 Data arrival time                                                   9.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_data_gen/rd_sec_addr[19]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.411
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 CLMS_150_193/CLK                                                          r       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/CLK

 CLMS_150_193/Q2                   tco                   0.223       3.634 f       u_top_sd_rw/u_data_gen/eth_data_count[0]/opit_0_L5Q_perm/Q
                                   net (fanout=123)      0.762       4.396         u_top_sd_rw/u_data_gen/eth_data_count [0]
 CLMS_158_161/Y6CD                 td                    0.242       4.638 f       u_top_sd_rw/u_data_gen/N71_42[2]_muxf6/F
                                   net (fanout=1)        0.476       5.114         u_top_sd_rw/u_data_gen/_N18139
 CLMS_150_173/Y6AB                 td                    0.346       5.460 f       u_top_sd_rw/u_data_gen/N71_60[2]_muxf6/F
                                   net (fanout=4)        1.175       6.635         u_top_sd_rw/u_data_gen/N367 [10]
                                   td                    0.365       7.000 f       u_top_sd_rw/u_data_gen/N147_5_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.000         u_top_sd_rw/u_data_gen/_N9079
 CLMA_102_224/COUT                 td                    0.044       7.044 r       u_top_sd_rw/u_data_gen/N147_5_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.044         u_top_sd_rw/u_data_gen/_N9081
 CLMA_102_228/Y1                   td                    0.366       7.410 f       u_top_sd_rw/u_data_gen/N147_5_5/gateop_A2/Y1
                                   net (fanout=2)        0.367       7.777         u_top_sd_rw/u_data_gen/nb4 [6]
 CLMS_102_217/COUT                 td                    0.265       8.042 r       u_top_sd_rw/u_data_gen/N147_6.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.042         u_top_sd_rw/u_data_gen/N147_6.co [8]
 CLMS_102_221/Y1                   td                    0.366       8.408 f       u_top_sd_rw/u_data_gen/N147_6.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.372       8.780         u_top_sd_rw/u_data_gen/N377 [18]
                                   td                    0.365       9.145 f       u_top_sd_rw/u_data_gen/N152_1_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.145         u_top_sd_rw/u_data_gen/_N11015
 CLMA_110_228/COUT                 td                    0.044       9.189 r       u_top_sd_rw/u_data_gen/N152_1_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.189         u_top_sd_rw/u_data_gen/_N11017
                                   td                    0.044       9.233 r       u_top_sd_rw/u_data_gen/N152_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.233         u_top_sd_rw/u_data_gen/_N11019
 CLMA_110_232/COUT                 td                    0.044       9.277 r       u_top_sd_rw/u_data_gen/N152_1_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.277         u_top_sd_rw/u_data_gen/_N11021
                                   td                    0.044       9.321 r       u_top_sd_rw/u_data_gen/N152_1_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.321         u_top_sd_rw/u_data_gen/_N11023
 CLMA_110_236/Y3                   td                    0.387       9.708 r       u_top_sd_rw/u_data_gen/N152_1_11/gateop_A2/Y1
                                   net (fanout=1)        0.266       9.974         u_top_sd_rw/u_data_gen/N152 [28]
 CLMS_102_233/D4                                                           r       u_top_sd_rw/u_data_gen/rd_sec_addr[19]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.974         Logic Levels: 9  
                                                                                   Logic: 3.145ns(47.920%), Route: 3.418ns(52.080%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMS_102_233/CLK                                                          r       u_top_sd_rw/u_data_gen/rd_sec_addr[19]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.194      23.392                          
 clock uncertainty                                      -0.150      23.242                          

 Setup time                                             -0.092      23.150                          

 Data required time                                                 23.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.150                          
 Data arrival time                                                   9.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078       1.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       2.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.198         ntclkbufg_5      
 CLMS_174_245/CLK                                                          r       u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/CLK

 CLMS_174_245/Q0                   tco                   0.182       3.380 r       u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/Q0
                                   net (fanout=8)        0.226       3.606         des_addr[5]      
 DRM_178_252/ADA0[6]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[6]

 Data arrival time                                                   3.606         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.608%), Route: 0.226ns(55.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.183       3.340                          
 clock uncertainty                                       0.000       3.340                          

 Hold time                                               0.127       3.467                          

 Data required time                                                  3.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.467                          
 Data arrival time                                                   3.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078       1.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       2.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.198         ntclkbufg_5      
 CLMS_174_245/CLK                                                          r       u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/CLK

 CLMS_174_245/Q3                   tco                   0.182       3.380 r       u_top_sd_rw/u_data_gen/des_addr[8]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.230       3.610         des_addr[8]      
 DRM_178_252/ADA0[9]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[9]

 Data arrival time                                                   3.610         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.175%), Route: 0.230ns(55.825%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.183       3.340                          
 clock uncertainty                                       0.000       3.340                          

 Hold time                                               0.127       3.467                          

 Data required time                                                  3.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.467                          
 Data arrival time                                                   3.610                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[7]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  3.198
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078       1.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       2.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895       3.198         ntclkbufg_5      
 CLMS_174_245/CLK                                                          r       u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/CLK

 CLMS_174_245/Q1                   tco                   0.184       3.382 r       u_top_sd_rw/u_data_gen/des_addr[6]/opit_0_A2Q21/Q1
                                   net (fanout=8)        0.293       3.675         des_addr[6]      
 DRM_178_252/ADA0[7]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/ADA0[7]

 Data arrival time                                                   3.675         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.574%), Route: 0.293ns(61.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.183       3.340                          
 clock uncertainty                                       0.000       3.340                          

 Hold time                                               0.127       3.467                          

 Data required time                                                  3.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.467                          
 Data arrival time                                                   3.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.208                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.259       5.667         nt_rstn_out      
 CLMA_162_224/Y2                   td                    0.150       5.817 f       u_top_sd_rw/u_data_gen/N37054/gateop_perm/Z
                                   net (fanout=2)        0.610       6.427         u_top_sd_rw/u_data_gen/N37054
 APM_106_216/CE_X                                                          f       u_top_sd_rw/u_data_gen/N37996/gopapm/CE_X

 Data arrival time                                                   6.427         Logic Levels: 3  
                                                                                   Logic: 1.111ns(33.283%), Route: 2.227ns(66.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 APM_106_216/CLK                                                           r       u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 clock pessimism                                         0.146      23.344                          
 clock uncertainty                                      -0.150      23.194                          

 Setup time                                             -0.840      22.354                          

 Data required time                                                 22.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.354                          
 Data arrival time                                                   6.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.927                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/ascii_or_gbk[1]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.455       5.863         nt_rstn_out      
 CLMA_162_232/Y2                   td                    0.264       6.127 f       u_top_sd_rw/u_data_gen/N37043_1/gateop/F
                                   net (fanout=2)        0.608       6.735         u_top_sd_rw/u_data_gen/N37043
 CLMS_150_205/RS                                                           f       u_top_sd_rw/u_data_gen/ascii_or_gbk[1]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   6.735         Logic Levels: 3  
                                                                                   Logic: 1.225ns(33.598%), Route: 2.421ns(66.402%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMS_150_205/CLK                                                          r       u_top_sd_rw/u_data_gen/ascii_or_gbk[1]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.146      23.344                          
 clock uncertainty                                      -0.150      23.194                          

 Setup time                                             -0.270      22.924                          

 Data required time                                                 22.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.924                          
 Data arrival time                                                   6.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.189                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.259       5.667         nt_rstn_out      
 CLMA_162_224/Y1                   td                    0.360       6.027 f       u_top_sd_rw/u_data_gen/N37068/gateop_perm/Z
                                   net (fanout=1)        0.294       6.321         u_top_sd_rw/u_data_gen/N37068
 CLMA_158_212/CE                                                           f       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CE

 Data arrival time                                                   6.321         Logic Levels: 3  
                                                                                   Logic: 1.321ns(40.873%), Route: 1.911ns(59.127%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_158_212/CLK                                                          r       u_top_sd_rw/u_data_gen/gbk_msb_ready/opit_0/CLK
 clock pessimism                                         0.146      23.344                          
 clock uncertainty                                      -0.150      23.194                          

 Setup time                                             -0.476      22.718                          

 Data required time                                                 22.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.718                          
 Data arrival time                                                   6.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.397                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/des_data[6]/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.046       4.488         nt_rstn_out      
 CLMS_170_253/Y0                   td                    0.130       4.618 r       u_top_sd_rw/u_data_gen/N36850/gateop_perm/Z
                                   net (fanout=16)       0.214       4.832         u_top_sd_rw/u_data_gen/N36850
 CLMA_174_252/CE                                                           r       u_top_sd_rw/u_data_gen/des_data[6]/opit_0/CE

 Data arrival time                                                   4.832         Logic Levels: 2  
                                                                                   Logic: 0.472ns(24.205%), Route: 1.478ns(75.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 CLMA_174_252/CLK                                                          r       u_top_sd_rw/u_data_gen/des_data[6]/opit_0/CLK
 clock pessimism                                        -0.146       3.377                          
 clock uncertainty                                       0.150       3.527                          

 Hold time                                              -0.187       3.340                          

 Data required time                                                  3.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.340                          
 Data arrival time                                                   4.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.492                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/des_data[7]/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.046       4.488         nt_rstn_out      
 CLMS_170_253/Y0                   td                    0.130       4.618 r       u_top_sd_rw/u_data_gen/N36850/gateop_perm/Z
                                   net (fanout=16)       0.214       4.832         u_top_sd_rw/u_data_gen/N36850
 CLMA_174_252/CE                                                           r       u_top_sd_rw/u_data_gen/des_data[7]/opit_0/CE

 Data arrival time                                                   4.832         Logic Levels: 2  
                                                                                   Logic: 0.472ns(24.205%), Route: 1.478ns(75.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 CLMA_174_252/CLK                                                          r       u_top_sd_rw/u_data_gen/des_data[7]/opit_0/CLK
 clock pessimism                                        -0.146       3.377                          
 clock uncertainty                                       0.150       3.527                          

 Hold time                                              -0.187       3.340                          

 Data required time                                                  3.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.340                          
 Data arrival time                                                   4.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.492                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/des_data[4]/opit_0/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.046       4.488         nt_rstn_out      
 CLMS_170_253/Y0                   td                    0.130       4.618 r       u_top_sd_rw/u_data_gen/N36850/gateop_perm/Z
                                   net (fanout=16)       0.300       4.918         u_top_sd_rw/u_data_gen/N36850
 CLMS_174_265/CE                                                           r       u_top_sd_rw/u_data_gen/des_data[4]/opit_0/CE

 Data arrival time                                                   4.918         Logic Levels: 2  
                                                                                   Logic: 0.472ns(23.183%), Route: 1.564ns(76.817%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 CLMS_174_265/CLK                                                          r       u_top_sd_rw/u_data_gen/des_data[4]/opit_0/CLK
 clock pessimism                                        -0.146       3.377                          
 clock uncertainty                                       0.150       3.527                          

 Hold time                                              -0.187       3.340                          

 Data required time                                                  3.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.340                          
 Data arrival time                                                   4.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      13.519         ntclkbufg_6      
 CLMS_170_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK

 CLMS_170_257/Q0                   tco                   0.221      13.740 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.974      14.714         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en
 CLMA_114_248/Y3                   td                    0.360      15.074 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/gateop/F
                                   net (fanout=2)        0.261      15.335         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391
 CLMA_114_248/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                  15.335         Logic Levels: 1  
                                                                                   Logic: 0.581ns(31.993%), Route: 1.235ns(68.007%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_114_248/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      23.359                          
 clock uncertainty                                      -0.150      23.209                          

 Setup time                                             -0.476      22.733                          

 Data required time                                                 22.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.733                          
 Data arrival time                                                  15.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.160  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      13.519         ntclkbufg_6      
 CLMS_170_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/CLK

 CLMS_170_257/Q0                   tco                   0.221      13.740 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.974      14.714         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_finish_en
 CLMA_114_248/Y3                   td                    0.360      15.074 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391/gateop/F
                                   net (fanout=2)        0.261      15.335         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N391
 CLMA_114_248/CE                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CE

 Data arrival time                                                  15.335         Logic Levels: 1  
                                                                                   Logic: 0.581ns(31.993%), Route: 1.235ns(68.007%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_114_248/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      23.359                          
 clock uncertainty                                      -0.150      23.209                          

 Setup time                                             -0.476      22.733                          

 Data required time                                                 22.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.733                          
 Data arrival time                                                  15.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.407
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMA_110_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK

 CLMA_110_245/Q1                   tco                   0.223      13.630 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.251      13.881         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en
 CLMA_114_244/Y0                   td                    0.150      14.031 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N411/gateop_perm/Z
                                   net (fanout=4)        0.260      14.291         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N411
 CLMA_114_236/CECO                 td                    0.132      14.423 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[3]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000      14.423         ntR2001          
 CLMA_114_240/CECI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CE

 Data arrival time                                                  14.423         Logic Levels: 2  
                                                                                   Logic: 0.505ns(49.705%), Route: 0.511ns(50.295%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMA_114_240/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      23.359                          
 clock uncertainty                                      -0.150      23.209                          

 Setup time                                             -0.576      22.633                          

 Data required time                                                 22.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.633                          
 Data arrival time                                                  14.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[2]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.005      13.304         ntclkbufg_6      
 CLMS_190_261/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/CLK

 CLMS_190_261/Q0                   tco                   0.182      13.486 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.138      13.624         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [2]
 CLMS_190_257/AD                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[2]/opit_0/D

 Data arrival time                                                  13.624         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 CLMS_190_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[2]/opit_0/CLK
 clock pessimism                                        -0.161       3.362                          
 clock uncertainty                                       0.150       3.512                          

 Hold time                                               0.034       3.546                          

 Data required time                                                  3.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.546                          
 Data arrival time                                                  13.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[11]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.005      13.304         ntclkbufg_6      
 CLMS_186_261/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/CLK

 CLMS_186_261/Q0                   tco                   0.182      13.486 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[11]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.135      13.621         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [11]
 CLMS_190_257/M0                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[11]/opit_0/D

 Data arrival time                                                  13.621         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.413%), Route: 0.135ns(42.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 CLMS_190_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[11]/opit_0/CLK
 clock pessimism                                        -0.161       3.362                          
 clock uncertainty                                       0.150       3.512                          

 Hold time                                              -0.011       3.501                          

 Data required time                                                  3.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.501                          
 Data arrival time                                                  13.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/D
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.005      13.304         ntclkbufg_6      
 CLMS_174_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/CLK

 CLMS_174_257/Q0                   tco                   0.182      13.486 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[9]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.138      13.624         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [9]
 CLMS_170_261/M0                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/D

 Data arrival time                                                  13.624         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 CLMS_170_261/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_val_data[9]/opit_0/CLK
 clock pessimism                                        -0.161       3.362                          
 clock uncertainty                                       0.150       3.512                          

 Hold time                                              -0.011       3.501                          

 Data required time                                                  3.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.501                          
 Data arrival time                                                  13.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.123                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  0.196

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      13.519         ntclkbufg_6      
 CLMA_182_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_260/Q1                   tco                   0.223      13.742 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.286      14.028         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMS_174_261/Y0                   td                    0.380      14.408 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=5)        0.072      14.480         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMS_174_261/Y2                   td                    0.379      14.859 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.262      15.121         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64944
 CLMA_174_256/COUT                 td                    0.391      15.512 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.512         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8446
                                   td                    0.044      15.556 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.556         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8448
                                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.556         Logic Levels: 3  
                                                                                   Logic: 1.417ns(69.563%), Route: 0.620ns(30.437%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      30.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      30.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      31.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      31.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      32.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      32.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.005      33.304         ntclkbufg_6      
 CLMA_174_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.196      33.500                          
 clock uncertainty                                      -0.150      33.350                          

 Setup time                                             -0.128      33.222                          

 Data required time                                                 33.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.222                          
 Data arrival time                                                  15.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.666                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  0.196

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      13.519         ntclkbufg_6      
 CLMA_182_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_260/Q1                   tco                   0.223      13.742 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.286      14.028         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMS_174_261/Y0                   td                    0.380      14.408 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=5)        0.072      14.480         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMS_174_261/Y2                   td                    0.379      14.859 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.262      15.121         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64944
 CLMA_174_256/COUT                 td                    0.391      15.512 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.512         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8446
 CLMA_174_260/CIN                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.512         Logic Levels: 3  
                                                                                   Logic: 1.373ns(68.891%), Route: 0.620ns(31.109%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      30.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      30.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      31.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      31.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      32.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      32.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.005      33.304         ntclkbufg_6      
 CLMA_174_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.196      33.500                          
 clock uncertainty                                      -0.150      33.350                          

 Setup time                                             -0.132      33.218                          

 Data required time                                                 33.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.218                          
 Data arrival time                                                  15.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.706                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  0.196

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      13.519         ntclkbufg_6      
 CLMA_182_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_182_260/Q1                   tco                   0.223      13.742 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.286      14.028         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [0]
 CLMS_174_261/Y0                   td                    0.380      14.408 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267_4/gateop_perm/Z
                                   net (fanout=5)        0.072      14.480         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N267
 CLMS_174_261/Y2                   td                    0.379      14.859 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8:0]_2/gateop_perm/Z
                                   net (fanout=9)        0.177      15.036         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N64944
                                   td                    0.368      15.404 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      15.404         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/_N8444
                                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/Cin

 Data arrival time                                                  15.404         Logic Levels: 2  
                                                                                   Logic: 1.350ns(71.618%), Route: 0.535ns(28.382%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        30.000      30.000 r                        
 P20                                                     0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      30.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      30.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      30.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      31.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      31.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      32.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      32.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.005      33.304         ntclkbufg_6      
 CLMA_174_256/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.196      33.500                          
 clock uncertainty                                      -0.150      33.350                          

 Setup time                                             -0.115      33.235                          

 Data required time                                                 33.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.235                          
 Data arrival time                                                  15.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  -0.215

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.005      13.304         ntclkbufg_6      
 CLMA_182_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_182_260/Q3                   tco                   0.178      13.482 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059      13.541         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt [3]
 CLMA_182_260/D4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.541         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      13.519         ntclkbufg_6      
 CLMA_182_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.215      13.304                          
 clock uncertainty                                       0.000      13.304                          

 Hold time                                              -0.028      13.276                          

 Data required time                                                 13.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.276                          
 Data arrival time                                                  13.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.407
  Launch Clock Delay      :  3.194
  Clock Pessimism Removal :  -0.212

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMA_110_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/CLK

 CLMA_110_245/Q0                   tco                   0.179      13.373 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.059      13.432         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag
 CLMA_110_245/B4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.432         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.925      13.407         ntclkbufg_6      
 CLMA_110_245/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_en/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.212      13.195                          
 clock uncertainty                                       0.000      13.195                          

 Hold time                                              -0.029      13.166                          

 Data required time                                                 13.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.166                          
 Data arrival time                                                  13.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  -0.214

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.005      13.304         ntclkbufg_6      
 CLMS_190_261/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK

 CLMS_190_261/Q1                   tco                   0.180      13.484 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059      13.543         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t [0]
 CLMS_190_261/C4                                                           f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                  13.543         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      13.519         ntclkbufg_6      
 CLMS_190_261/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.214      13.305                          
 clock uncertainty                                       0.000      13.305                          

 Hold time                                              -0.028      13.277                          

 Data required time                                                 13.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.277                          
 Data arrival time                                                  13.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.221       3.744 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.392       4.136         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/Y2                   td                    0.150       4.286 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=12)       0.253       4.539         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_174_253/CECO                 td                    0.132       4.671 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.671         ntR1998          
 CLMS_174_257/CECI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.671         Logic Levels: 2  
                                                                                   Logic: 0.503ns(43.815%), Route: 0.645ns(56.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.005      13.304         ntclkbufg_6      
 CLMS_174_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      13.465                          
 clock uncertainty                                      -0.150      13.315                          

 Setup time                                             -0.576      12.739                          

 Data required time                                                 12.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.739                          
 Data arrival time                                                   4.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.221       3.744 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.392       4.136         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/Y2                   td                    0.150       4.286 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=12)       0.253       4.539         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_174_253/CECO                 td                    0.132       4.671 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.671         ntR1998          
 CLMS_174_257/CECI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.671         Logic Levels: 2  
                                                                                   Logic: 0.503ns(43.815%), Route: 0.645ns(56.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.005      13.304         ntclkbufg_6      
 CLMS_174_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      13.465                          
 clock uncertainty                                      -0.150      13.315                          

 Setup time                                             -0.576      12.739                          

 Data required time                                                 12.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.739                          
 Data arrival time                                                   4.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.304
  Launch Clock Delay      :  3.523
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.221       3.744 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.392       4.136         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/Y2                   td                    0.150       4.286 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=12)       0.253       4.539         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_174_253/CECO                 td                    0.132       4.671 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.671         ntR1998          
 CLMS_174_257/CECI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.671         Logic Levels: 2  
                                                                                   Logic: 0.503ns(43.815%), Route: 0.645ns(56.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.005      13.304         ntclkbufg_6      
 CLMS_174_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161      13.465                          
 clock uncertainty                                      -0.150      13.315                          

 Setup time                                             -0.576      12.739                          

 Data required time                                                 12.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.739                          
 Data arrival time                                                   4.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.068                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.005      23.308         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.182      23.490 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.309      23.799         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/B1                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/L1

 Data arrival time                                                  23.799         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.067%), Route: 0.309ns(62.933%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      13.519         ntclkbufg_6      
 CLMS_170_257/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_flag/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161      13.358                          
 clock uncertainty                                       0.150      13.508                          

 Hold time                                              -0.084      13.424                          

 Data required time                                                 13.424                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.424                          
 Data arrival time                                                  23.799                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.005      23.308         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.182      23.490 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.308      23.798         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/Y2                   td                    0.130      23.928 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=12)       0.197      24.125         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_174_253/CE                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.125         Logic Levels: 1  
                                                                                   Logic: 0.312ns(38.188%), Route: 0.505ns(61.812%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      13.519         ntclkbufg_6      
 CLMS_174_253/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161      13.358                          
 clock uncertainty                                       0.150      13.508                          

 Hold time                                              -0.187      13.321                          

 Data required time                                                 13.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.321                          
 Data arrival time                                                  24.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[10]/opit_0_L5Q_perm/CE
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  3.308
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.005      23.308         ntclkbufg_5      
 CLMA_150_252/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/CLK

 CLMA_150_252/Q0                   tco                   0.182      23.490 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.308      23.798         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_data_flag
 CLMS_170_257/Y2                   td                    0.130      23.928 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265/gateop_perm/Z
                                   net (fanout=12)       0.246      24.174         u_top_sd_rw/u_sd_ctrl_top/u_sd_read/N265
 CLMS_186_261/CE                                                           r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[10]/opit_0_L5Q_perm/CE

 Data arrival time                                                  24.174         Logic Levels: 1  
                                                                                   Logic: 0.312ns(36.028%), Route: 0.554ns(63.972%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      10.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      11.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      11.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      12.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      13.519         ntclkbufg_6      
 CLMS_186_261/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161      13.358                          
 clock uncertainty                                       0.150      13.508                          

 Hold time                                              -0.187      13.321                          

 Data required time                                                 13.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.321                          
 Data arrival time                                                  24.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.853                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMS_226_209/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/CLK

 CLMS_226_209/Q2                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.174       8.981         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [3]
 CLMS_226_205/Y1                   td                    0.360       9.341 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.365       9.706         u_top_sd_rw/ethernet_test/eth_udp_test/_N89439
 CLMA_226_216/Y1                   td                    0.222       9.928 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.074      10.002         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
 CLMA_226_216/Y0                   td                    0.378      10.380 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.384      10.764         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_226_200/Y0                   td                    0.150      10.914 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.453      11.367         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
 CLMS_226_201/Y3                   td                    0.243      11.610 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.071      11.681         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
 CLMS_226_201/Y2                   td                    0.264      11.945 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/gateop_perm/Z
                                   net (fanout=3)        0.574      12.519         u_top_sd_rw/ethernet_test/eth_udp_test/udp_tx_data_en
                                   td                    0.180      12.699 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.699         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9201
 CLMA_230_197/COUT                 td                    0.044      12.743 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.743         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9203
                                   td                    0.044      12.787 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.787         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9205
 CLMA_230_201/Y3                   td                    0.387      13.174 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.236      13.410         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11 [7]
 CLMS_226_205/Y3                   td                    0.151      13.561 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[7]/gateop_perm/Z
                                   net (fanout=2)        0.354      13.915         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_230_200/COUT                 td                    0.391      14.306 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.306         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.co [6]
 CLMA_230_204/Y1                   td                    0.383      14.689 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.235      14.924         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N21
 CLMA_230_209/A4                                                           r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.924         Logic Levels: 11 
                                                                                   Logic: 3.420ns(53.943%), Route: 2.920ns(46.057%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMA_230_209/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Setup time                                             -0.093    1008.422                          

 Data required time                                               1008.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.422                          
 Data arrival time                                                  14.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMS_226_209/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/CLK

 CLMS_226_209/Q2                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.174       8.981         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [3]
 CLMS_226_205/Y1                   td                    0.360       9.341 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.365       9.706         u_top_sd_rw/ethernet_test/eth_udp_test/_N89439
 CLMA_226_216/Y1                   td                    0.222       9.928 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.074      10.002         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
 CLMA_226_216/Y0                   td                    0.378      10.380 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.384      10.764         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_226_200/Y0                   td                    0.150      10.914 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.453      11.367         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
 CLMS_226_201/Y3                   td                    0.243      11.610 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.071      11.681         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
 CLMS_226_201/Y2                   td                    0.264      11.945 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_12/gateop_perm/Z
                                   net (fanout=3)        0.574      12.519         u_top_sd_rw/ethernet_test/eth_udp_test/udp_tx_data_en
                                   td                    0.180      12.699 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.699         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9201
 CLMA_230_197/COUT                 td                    0.044      12.743 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.743         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/_N9203
 CLMA_230_201/Y1                   td                    0.383      13.126 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=1)        0.237      13.363         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N11 [5]
 CLMA_230_196/Y3                   td                    0.151      13.514 f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N12[5]/gateop_perm/Z
                                   net (fanout=2)        0.456      13.970         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_242_208/COUT                 td                    0.387      14.357 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N24.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.357         u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/N24.co [6]
 CLMA_242_212/CIN                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  14.357         Logic Levels: 10 
                                                                                   Logic: 2.985ns(51.706%), Route: 2.788ns(48.294%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMA_242_212/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Setup time                                             -0.276    1008.239                          

 Data required time                                               1008.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.239                          
 Data arrival time                                                  14.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/L3
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMA_190_216/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/CLK

 CLMA_190_216/Q2                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[8]/opit_0_A2Q21/Q0
                                   net (fanout=12)       0.515       9.322         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [7]
 CLMS_174_225/Y2                   td                    0.381       9.703 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_129/gateop_perm/Z
                                   net (fanout=1)        0.287       9.990         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N89724
 CLMA_182_228/Y3                   td                    0.243      10.233 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_131/gateop_perm/Z
                                   net (fanout=4)        0.392      10.625         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79283
 CLMA_186_208/Y0                   td                    0.162      10.787 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_43/gateop_perm/Z
                                   net (fanout=5)        0.077      10.864         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79376
 CLMA_186_208/Y1                   td                    0.162      11.026 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/N413_2/gateop_perm/Z
                                   net (fanout=15)       0.315      11.341         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/_N79598
 CLMS_186_225/Y1                   td                    0.360      11.701 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/gateop_perm/Z
                                   net (fanout=64)       0.491      12.192         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
 CLMA_194_217/Y0                   td                    0.150      12.342 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[2]/gateop_perm/Z
                                   net (fanout=2)        0.352      12.694         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [2]
 CLMS_190_209/COUT                 td                    0.391      13.085 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.085         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8315
                                   td                    0.044      13.129 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.129         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8317
 CLMS_190_213/COUT                 td                    0.044      13.173 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.173         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8319
                                   td                    0.044      13.217 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.217         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8321
 CLMS_190_217/COUT                 td                    0.044      13.261 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.261         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8323
                                   td                    0.044      13.305 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.305         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8325
 CLMS_190_221/COUT                 td                    0.044      13.349 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.349         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8327
                                   td                    0.044      13.393 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.393         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8329
 CLMS_190_225/COUT                 td                    0.044      13.437 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.437         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8331
                                   td                    0.044      13.481 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.481         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8333
 CLMS_190_229/COUT                 td                    0.044      13.525 r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.525         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8335
 CLMS_190_233/Y1                   td                    0.366      13.891 f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/gateop_A2/Y1
                                   net (fanout=1)        0.371      14.262         u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [24]
 CLMS_186_245/D3                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/L3

 Data arrival time                                                  14.262         Logic Levels: 13 
                                                                                   Logic: 2.878ns(50.687%), Route: 2.800ns(49.313%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMS_186_245/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Setup time                                             -0.287    1008.228                          

 Data required time                                               1008.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.228                          
 Data arrival time                                                  14.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[4]/opit_0/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WD
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMS_174_185/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[4]/opit_0/CLK

 CLMS_174_185/Q3                   tco                   0.178       7.545 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[4]/opit_0/Q
                                   net (fanout=1)        0.220       7.765         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [4]
 CLMS_174_181/AD                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WD

 Data arrival time                                                   7.765         Logic Levels: 0  
                                                                                   Logic: 0.178ns(44.724%), Route: 0.220ns(55.276%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMS_174_181/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_4/ram16x1d/WCLK
 clock pessimism                                        -1.202       7.382                          
 clock uncertainty                                       0.000       7.382                          

 Hold time                                               0.293       7.675                          

 Data required time                                                  7.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.675                          
 Data arrival time                                                   7.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[0]/opit_0/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WD
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMS_174_185/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[0]/opit_0/CLK

 CLMS_174_185/Q1                   tco                   0.180       7.547 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[0]/opit_0/Q
                                   net (fanout=1)        0.223       7.770         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [0]
 CLMS_170_181/AD                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WD

 Data arrival time                                                   7.770         Logic Levels: 0  
                                                                                   Logic: 0.180ns(44.665%), Route: 0.223ns(55.335%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMS_170_181/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 clock pessimism                                        -1.198       7.386                          
 clock uncertainty                                       0.000       7.386                          

 Hold time                                               0.293       7.679                          

 Data required time                                                  7.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.679                          
 Data arrival time                                                   7.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.091                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WD
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMS_174_185/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/CLK

 CLMS_174_185/Q0                   tco                   0.179       7.546 f       u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data[5]/opit_0/Q
                                   net (fanout=1)        0.234       7.780         u_top_sd_rw/ethernet_test/eth_udp_test/ram_wr_data [5]
 CLMS_174_177/CD                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WD

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.179ns(43.341%), Route: 0.234ns(56.659%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMS_174_177/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_5/ram16x1d/WCLK
 clock pessimism                                        -1.202       7.382                          
 clock uncertainty                                       0.000       7.382                          

 Hold time                                               0.293       7.675                          

 Data required time                                                  7.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.675                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.105                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMS_274_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_113/Q2                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.267       3.579         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_274_104/Y3                   td                    0.243       3.822 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.167       3.989         ms72xx_ctl/ms7200_ctl/_N79264
 CLMS_270_105/Y0                   td                    0.150       4.139 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.273       4.412         ms72xx_ctl/ms7200_ctl/_N79269
 CLMS_274_101/Y3                   td                    0.358       4.770 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.377       5.147         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_105/Y0                   td                    0.264       5.411 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.376       5.787         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_282_92/Y3                    td                    0.151       5.938 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.282       6.220         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_93/CECO                  td                    0.132       6.352 f       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.352         ntR1753          
 CLMS_274_97/CECI                                                          f       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.352         Logic Levels: 6  
                                                                                   Logic: 1.521ns(46.614%), Route: 1.742ns(53.386%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMS_274_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.192     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.576     102.348                          

 Data required time                                                102.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.348                          
 Data arrival time                                                   6.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.996                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMS_274_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_113/Q2                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.267       3.579         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_274_104/Y3                   td                    0.243       3.822 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.167       3.989         ms72xx_ctl/ms7200_ctl/_N79264
 CLMS_270_105/Y0                   td                    0.150       4.139 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.273       4.412         ms72xx_ctl/ms7200_ctl/_N79269
 CLMS_274_101/Y3                   td                    0.358       4.770 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.377       5.147         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_105/Y0                   td                    0.264       5.411 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.376       5.787         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_282_92/Y3                    td                    0.151       5.938 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.282       6.220         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_93/CECO                  td                    0.132       6.352 f       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.352         ntR1753          
 CLMS_274_97/CECI                                                          f       ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.352         Logic Levels: 6  
                                                                                   Logic: 1.521ns(46.614%), Route: 1.742ns(53.386%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMS_274_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.192     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.576     102.348                          

 Data required time                                                102.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.348                          
 Data arrival time                                                   6.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.996                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/data_in[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMS_274_113/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_113/Q2                   tco                   0.223       3.312 f       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.267       3.579         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_274_104/Y3                   td                    0.243       3.822 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.167       3.989         ms72xx_ctl/ms7200_ctl/_N79264
 CLMS_270_105/Y0                   td                    0.150       4.139 f       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.273       4.412         ms72xx_ctl/ms7200_ctl/_N79269
 CLMS_274_101/Y3                   td                    0.358       4.770 f       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=16)       0.377       5.147         ms72xx_ctl/ms7200_ctl/N261
 CLMS_282_105/Y0                   td                    0.264       5.411 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.376       5.787         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_282_92/Y3                    td                    0.151       5.938 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.282       6.220         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_274_93/CECO                  td                    0.132       6.352 f       ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.352         ntR1753          
 CLMS_274_97/CECI                                                          f       ms72xx_ctl/ms7200_ctl/data_in[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.352         Logic Levels: 6  
                                                                                   Logic: 1.521ns(46.614%), Route: 1.742ns(53.386%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMS_274_97/CLK                                                           r       ms72xx_ctl/ms7200_ctl/data_in[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.192     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.576     102.348                          

 Data required time                                                102.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.348                          
 Data arrival time                                                   6.352                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.996                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_274_136/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_274_136/Q3                   tco                   0.182       3.064 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.141       3.205         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_278_128/ADA0[8]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.347%), Route: 0.141ns(43.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 DRM_278_128/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.166       3.067                          

 Data required time                                                  3.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.067                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_274_136/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_274_136/Q2                   tco                   0.183       3.065 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.197       3.262         ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_278_128/ADA0[7]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[7]

 Data arrival time                                                   3.262         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.158%), Route: 0.197ns(51.842%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 DRM_278_128/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.166       3.067                          

 Data required time                                                  3.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.067                          
 Data arrival time                                                   3.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_274_136/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_274_136/Q3                   tco                   0.182       3.064 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.141       3.205         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_278_128/ADB0[8]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]

 Data arrival time                                                   3.205         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.347%), Route: 0.141ns(43.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 DRM_278_128/CLKB[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.205                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.917
  Launch Clock Delay      :  3.115
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.941       3.115         ntclkbufg_9      
 CLMA_58_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_58_20/Q2                     tco                   0.223       3.338 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.169       3.507         coms1_reg_config/clock_20k_cnt [3]
 CLMA_58_16/Y1                     td                    0.359       3.866 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.365       4.231         coms1_reg_config/_N842
 CLMA_58_28/Y2                     td                    0.150       4.381 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.270       4.651         coms1_reg_config/N8
                                   td                    0.368       5.019 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.019         coms1_reg_config/_N7337
 CLMA_58_20/COUT                   td                    0.044       5.063 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.063         coms1_reg_config/_N7339
                                   td                    0.044       5.107 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.107         coms1_reg_config/_N7341
 CLMA_58_24/COUT                   td                    0.044       5.151 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.151         coms1_reg_config/_N7343
 CLMA_58_28/CIN                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.151         Logic Levels: 4  
                                                                                   Logic: 1.232ns(60.511%), Route: 0.804ns(39.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      41.310         _N34             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.920      42.917         ntclkbufg_9      
 CLMA_58_28/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.109                          
 clock uncertainty                                      -0.150      42.959                          

 Setup time                                             -0.132      42.827                          

 Data required time                                                 42.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.827                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.676                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.912
  Launch Clock Delay      :  3.115
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.941       3.115         ntclkbufg_9      
 CLMA_58_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_58_20/Q2                     tco                   0.223       3.338 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.169       3.507         coms1_reg_config/clock_20k_cnt [3]
 CLMA_58_16/Y1                     td                    0.359       3.866 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.365       4.231         coms1_reg_config/_N842
 CLMA_58_28/Y2                     td                    0.150       4.381 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.270       4.651         coms1_reg_config/N8
                                   td                    0.368       5.019 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.019         coms1_reg_config/_N7337
 CLMA_58_20/COUT                   td                    0.044       5.063 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.063         coms1_reg_config/_N7339
                                   td                    0.044       5.107 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.107         coms1_reg_config/_N7341
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.107         Logic Levels: 3  
                                                                                   Logic: 1.188ns(59.639%), Route: 0.804ns(40.361%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      41.310         _N34             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.915      42.912         ntclkbufg_9      
 CLMA_58_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.104                          
 clock uncertainty                                      -0.150      42.954                          

 Setup time                                             -0.128      42.826                          

 Data required time                                                 42.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.826                          
 Data arrival time                                                   5.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.719                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.912
  Launch Clock Delay      :  3.115
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.941       3.115         ntclkbufg_9      
 CLMA_58_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMA_58_20/Q2                     tco                   0.223       3.338 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.169       3.507         coms1_reg_config/clock_20k_cnt [3]
 CLMA_58_16/Y1                     td                    0.359       3.866 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.365       4.231         coms1_reg_config/_N842
 CLMA_58_28/Y2                     td                    0.150       4.381 f       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.270       4.651         coms1_reg_config/N8
                                   td                    0.368       5.019 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.019         coms1_reg_config/_N7337
 CLMA_58_20/COUT                   td                    0.044       5.063 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.063         coms1_reg_config/_N7339
 CLMA_58_24/CIN                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.063         Logic Levels: 3  
                                                                                   Logic: 1.144ns(58.727%), Route: 0.804ns(41.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      41.310         _N34             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000      41.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.915      42.912         ntclkbufg_9      
 CLMA_58_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.104                          
 clock uncertainty                                      -0.150      42.954                          

 Setup time                                             -0.132      42.822                          

 Data required time                                                 42.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.822                          
 Data arrival time                                                   5.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.759                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.115
  Launch Clock Delay      :  2.908
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.911       2.908         ntclkbufg_9      
 CLMA_58_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_58_20/Q0                     tco                   0.182       3.090 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.150         coms1_reg_config/clock_20k_cnt [1]
 CLMA_58_20/A1                                                             r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.150         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.941       3.115         ntclkbufg_9      
 CLMA_58_20/CLK                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.908                          
 clock uncertainty                                       0.000       2.908                          

 Hold time                                              -0.093       2.815                          

 Data required time                                                  2.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.815                          
 Data arrival time                                                   3.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.120
  Launch Clock Delay      :  2.912
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.915       2.912         ntclkbufg_9      
 CLMA_58_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_58_24/Q0                     tco                   0.182       3.094 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.154         coms1_reg_config/clock_20k_cnt [5]
 CLMA_58_24/A1                                                             r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.154         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.946       3.120         ntclkbufg_9      
 CLMA_58_24/CLK                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.208       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Hold time                                              -0.093       2.819                          

 Data required time                                                  2.819                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.819                          
 Data arrival time                                                   3.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.124
  Launch Clock Delay      :  2.917
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       1.997 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.920       2.917         ntclkbufg_9      
 CLMA_58_28/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_58_28/Q0                     tco                   0.182       3.099 r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.159         coms1_reg_config/clock_20k_cnt [9]
 CLMA_58_28/A1                                                             r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.159         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_115/CLK_USCM              td                    0.000       2.174 r       clkbufg_10/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.950       3.124         ntclkbufg_9      
 CLMA_58_28/CLK                                                            r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.917                          
 clock uncertainty                                       0.000       2.917                          

 Hold time                                              -0.093       2.824                          

 Data required time                                                  2.824                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.824                          
 Data arrival time                                                   3.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.854  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910      14.838         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.838 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.763         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.221      15.984 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       0.975      16.959         vs_in_test2      
 CLMA_194_92/Y2                    td                    0.379      17.338 f       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.151      17.489         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.151      17.640 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.555      18.195         fifo_rd_en_4     
                                   td                    0.365      18.560 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.560         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.044      18.604 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.604         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.044      18.648 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.648         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/Y2                    td                    0.209      18.857 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.302      19.159         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_49/Y3                    td                    0.358      19.517 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.254      19.771         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_45/COUT                  td                    0.397      20.168 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.168         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_49/CIN                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  20.168         Logic Levels: 6  
                                                                                   Logic: 2.168ns(49.217%), Route: 2.237ns(50.783%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.361         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.156      30.517                          
 clock uncertainty                                      -0.050      30.467                          

 Setup time                                             -0.276      30.191                          

 Data required time                                                 30.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.191                          
 Data arrival time                                                  20.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.023                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.854  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910      14.838         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.838 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.763         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.221      15.984 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       0.975      16.959         vs_in_test2      
 CLMA_194_92/Y2                    td                    0.379      17.338 f       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.151      17.489         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.151      17.640 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.555      18.195         fifo_rd_en_4     
                                   td                    0.365      18.560 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.560         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.044      18.604 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.604         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.044      18.648 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.648         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.044      18.692 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.692         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
 CLMS_190_61/Y1                    td                    0.383      19.075 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.276      19.351         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMS_186_49/Y1                    td                    0.360      19.711 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.255      19.966         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_49/B1                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                  19.966         Logic Levels: 6  
                                                                                   Logic: 1.991ns(47.371%), Route: 2.212ns(52.629%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.361         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.156      30.517                          
 clock uncertainty                                      -0.050      30.467                          

 Setup time                                             -0.250      30.217                          

 Data required time                                                 30.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.217                          
 Data arrival time                                                  19.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.251                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.854  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910      14.838         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.838 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.763         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.221      15.984 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       0.975      16.959         vs_in_test2      
 CLMA_194_92/Y2                    td                    0.379      17.338 f       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.151      17.489         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.151      17.640 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.555      18.195         fifo_rd_en_4     
                                   td                    0.365      18.560 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.560         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.044      18.604 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.604         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.044      18.648 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.648         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.044      18.692 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.692         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                   td                    0.044      18.736 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.736         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9499
 CLMS_190_61/Y2                    td                    0.202      18.938 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.379      19.317         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_49/Y2                    td                    0.162      19.479 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.149      19.628         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_49/B3                                                            r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  19.628         Logic Levels: 6  
                                                                                   Logic: 1.656ns(42.846%), Route: 2.209ns(57.154%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.361         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.156      30.517                          
 clock uncertainty                                      -0.050      30.467                          

 Setup time                                             -0.372      30.095                          

 Data required time                                                 30.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.095                          
 Data arrival time                                                  19.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.467                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[9]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[9]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      26.419         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.419 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.314         ntclkbufg_7      
 CLMA_174_28/CLK                                                           r       cmos2_8_16bit/pdata_out1[9]/opit_0/CLK

 CLMA_174_28/Q2                    tco                   0.183      27.497 r       cmos2_8_16bit/pdata_out1[9]/opit_0/Q
                                   net (fanout=1)        0.139      27.636         cmos2_8_16bit/pdata_out1 [9]
 CLMS_174_25/M2                                                            r       cmos2_8_16bit/pdata_out2[9]/opit_0/D

 Data arrival time                                                  27.636         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685      28.513         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.781 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.781         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.781 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.087         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.087 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.012         ntclkbufg_3      
 CLMS_174_25/CLK                                                           r       cmos2_8_16bit/pdata_out2[9]/opit_0/CLK
 clock pessimism                                        -0.156      30.856                          
 clock uncertainty                                       0.050      30.906                          

 Hold time                                              -0.011      30.895                          

 Data required time                                                 30.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.895                          
 Data arrival time                                                  27.636                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.259                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[13]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[13]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      26.419         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.419 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.314         ntclkbufg_7      
 CLMS_170_41/CLK                                                           r       cmos2_8_16bit/pdata_out1[13]/opit_0/CLK

 CLMS_170_41/Q1                    tco                   0.184      27.498 r       cmos2_8_16bit/pdata_out1[13]/opit_0/Q
                                   net (fanout=1)        0.139      27.637         cmos2_8_16bit/pdata_out1 [13]
 CLMS_170_45/M0                                                            r       cmos2_8_16bit/pdata_out2[13]/opit_0/D

 Data arrival time                                                  27.637         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685      28.513         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.781 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.781         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.781 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.087         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.087 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.012         ntclkbufg_3      
 CLMS_170_45/CLK                                                           r       cmos2_8_16bit/pdata_out2[13]/opit_0/CLK
 clock pessimism                                        -0.156      30.856                          
 clock uncertainty                                       0.050      30.906                          

 Hold time                                              -0.011      30.895                          

 Data required time                                                 30.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.895                          
 Data arrival time                                                  27.637                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.258                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[4]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_out2[4]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      26.419         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.419 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.314         ntclkbufg_7      
 CLMS_174_29/CLK                                                           r       cmos2_8_16bit/pdata_out1[4]/opit_0/CLK

 CLMS_174_29/Q1                    tco                   0.184      27.498 r       cmos2_8_16bit/pdata_out1[4]/opit_0/Q
                                   net (fanout=1)        0.203      27.701         cmos2_8_16bit/pdata_out1 [4]
 CLMS_170_33/M1                                                            r       cmos2_8_16bit/pdata_out2[4]/opit_0/D

 Data arrival time                                                  27.701         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.545%), Route: 0.203ns(52.455%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685      28.513         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.781 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.781         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.781 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.087         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.087 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.012         ntclkbufg_3      
 CLMS_170_33/CLK                                                           r       cmos2_8_16bit/pdata_out2[4]/opit_0/CLK
 clock pessimism                                        -0.156      30.856                          
 clock uncertainty                                       0.050      30.906                          

 Hold time                                              -0.011      30.895                          

 Data required time                                                 30.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.895                          
 Data arrival time                                                  27.701                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : x_scale_4[9]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925     696.736         ntclkbufg_0      
 DRM_142_108/CLKA[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_108/QA0[0]                tco                   1.815     698.551 f       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=3)        1.211     699.762         x_scale_reg[9]   
 CLMS_202_89/M0                                                            f       x_scale_4[9]/opit_0/D

 Data arrival time                                                 699.762         Logic Levels: 0  
                                                                                   Logic: 1.815ns(59.980%), Route: 1.211ns(40.020%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735     691.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     691.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311     694.383         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200     694.583 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.583         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     694.583 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     695.866         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     695.866 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895     696.761         ntclkbufg_3      
 CLMS_202_89/CLK                                                           r       x_scale_4[9]/opit_0/CLK
 clock pessimism                                         0.000     696.761                          
 clock uncertainty                                      -0.050     696.711                          

 Setup time                                             -0.068     696.643                          

 Data required time                                                696.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.643                          
 Data arrival time                                                 699.762                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_4[12]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925     696.736         ntclkbufg_0      
 DRM_178_168/CLKA[0]                                                       r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_178_168/QA0[3]                tco                   1.815     698.551 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[3]
                                   net (fanout=4)        1.178     699.729         y_scale_reg[12]  
 CLMS_202_113/M1                                                           f       y_scale_4[12]/opit_0/D

 Data arrival time                                                 699.729         Logic Levels: 0  
                                                                                   Logic: 1.815ns(60.641%), Route: 1.178ns(39.359%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735     691.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     691.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311     694.383         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200     694.583 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.583         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     694.583 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     695.866         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     695.866 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895     696.761         ntclkbufg_3      
 CLMS_202_113/CLK                                                          r       y_scale_4[12]/opit_0/CLK
 clock pessimism                                         0.000     696.761                          
 clock uncertainty                                      -0.050     696.711                          

 Setup time                                             -0.068     696.643                          

 Data required time                                                696.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.643                          
 Data arrival time                                                 699.729                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_4[10]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925     696.736         ntclkbufg_0      
 DRM_178_168/CLKA[0]                                                       r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_178_168/QA0[1]                tco                   1.815     698.551 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=3)        1.145     699.696         y_scale_reg[10]  
 CLMS_202_113/M0                                                           f       y_scale_4[10]/opit_0/D

 Data arrival time                                                 699.696         Logic Levels: 0  
                                                                                   Logic: 1.815ns(61.318%), Route: 1.145ns(38.682%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 W6                                                      0.000     690.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071     690.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735     691.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     691.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311     694.383         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200     694.583 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.583         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000     694.583 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283     695.866         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000     695.866 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895     696.761         ntclkbufg_3      
 CLMS_202_113/CLK                                                          r       y_scale_4[10]/opit_0/CLK
 clock pessimism                                         0.000     696.761                          
 clock uncertainty                                      -0.050     696.711                          

 Setup time                                             -0.068     696.643                          

 Data required time                                                696.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                696.643                          
 Data arrival time                                                 699.696                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : TARGET_H_NUM_4[0]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895    1196.387         ntclkbufg_0      
 CLMA_170_116/CLK                                                          r       u_key_config/h_num_reg[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_170_116/Q0                   tco                   0.182    1196.569 r       u_key_config/h_num_reg[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.229    1196.798         TARGET_H_NUM_reg[0]
 CLMS_174_97/M2                                                            r       TARGET_H_NUM_4[0]/opit_0/D

 Data arrival time                                                1196.798         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.282%), Route: 0.229ns(55.718%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861    1190.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096    1191.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685    1194.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268    1194.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1194.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1196.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1196.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925    1197.212         ntclkbufg_3      
 CLMS_174_97/CLK                                                           r       TARGET_H_NUM_4[0]/opit_0/CLK
 clock pessimism                                         0.000    1197.212                          
 clock uncertainty                                       0.050    1197.262                          

 Hold time                                              -0.011    1197.251                          

 Data required time                                               1197.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1197.251                          
 Data arrival time                                                1196.798                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_4[6]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895    1196.387         ntclkbufg_0      
 CLMS_174_129/CLK                                                          r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK

 CLMS_174_129/Q1                   tco                   0.184    1196.571 r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.246    1196.817         TARGET_H_NUM_reg[6]
 CLMS_174_97/M0                                                            r       TARGET_H_NUM_4[6]/opit_0/D

 Data arrival time                                                1196.817         Logic Levels: 0  
                                                                                   Logic: 0.184ns(42.791%), Route: 0.246ns(57.209%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861    1190.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096    1191.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685    1194.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268    1194.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1194.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1196.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1196.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925    1197.212         ntclkbufg_3      
 CLMS_174_97/CLK                                                           r       TARGET_H_NUM_4[6]/opit_0/CLK
 clock pessimism                                         0.000    1197.212                          
 clock uncertainty                                       0.050    1197.262                          

 Hold time                                              -0.011    1197.251                          

 Data required time                                               1197.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1197.251                          
 Data arrival time                                                1196.817                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_4[10]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.825  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895    1196.387         ntclkbufg_0      
 CLMS_174_133/CLK                                                          r       u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/CLK

 CLMS_174_133/Q1                   tco                   0.184    1196.571 r       u_key_config/h_num_reg[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.262    1196.833         TARGET_H_NUM_reg[10]
 CLMS_174_109/M0                                                           r       TARGET_H_NUM_4[10]/opit_0/D

 Data arrival time                                                1196.833         Logic Levels: 0  
                                                                                   Logic: 0.184ns(41.256%), Route: 0.262ns(58.744%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 W6                                                      0.000    1190.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071    1190.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861    1190.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096    1191.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685    1194.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268    1194.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000    1194.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    1196.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000    1196.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925    1197.212         ntclkbufg_3      
 CLMS_174_109/CLK                                                          r       TARGET_H_NUM_4[10]/opit_0/CLK
 clock pessimism                                         0.000    1197.212                          
 clock uncertainty                                       0.050    1197.262                          

 Hold time                                              -0.011    1197.251                          

 Data required time                                               1197.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1197.251                          
 Data arrival time                                                1196.833                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.418                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  7.212
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 CLMS_202_101/CLK                                                          r       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_202_101/Q1                   tco                   0.223       7.435 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.156       7.591         scaler_4/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.365       7.956 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.956         scaler_4/ram_fifo_ctrl_inst/_N10020
 CLMS_202_101/Y3                   td                    0.387       8.343 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Y1
                                   net (fanout=3)        0.350       8.693         scaler_4/ram_fifo_ctrl_inst/current_row [4]
 CLMS_202_113/COUT                 td                    0.265       8.958 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.958         scaler_4/ram_fifo_ctrl_inst/N63.co [6]
 CLMS_202_117/Y1                   td                    0.366       9.324 f       scaler_4/ram_fifo_ctrl_inst/N63.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.497       9.821         scaler_4/ram_fifo_ctrl_inst/N63
 CLMA_194_92/Y1                    td                    0.244      10.065 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.555      10.620         fifo_rd_en_4     
                                   td                    0.365      10.985 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.985         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.044      11.029 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.029         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.044      11.073 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.073         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/Y2                    td                    0.209      11.282 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.302      11.584         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_49/Y3                    td                    0.358      11.942 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.254      12.196         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_45/COUT                  td                    0.397      12.593 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.593         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_49/CIN                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  12.593         Logic Levels: 8  
                                                                                   Logic: 3.267ns(60.714%), Route: 2.114ns(39.286%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.361         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.632      30.993                          
 clock uncertainty                                      -0.050      30.943                          

 Setup time                                             -0.276      30.667                          

 Data required time                                                 30.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.667                          
 Data arrival time                                                  12.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.074                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  7.212
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 CLMS_202_101/CLK                                                          r       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_202_101/Q1                   tco                   0.223       7.435 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.156       7.591         scaler_4/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.365       7.956 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.956         scaler_4/ram_fifo_ctrl_inst/_N10020
 CLMS_202_101/Y3                   td                    0.387       8.343 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Y1
                                   net (fanout=3)        0.350       8.693         scaler_4/ram_fifo_ctrl_inst/current_row [4]
 CLMS_202_113/COUT                 td                    0.265       8.958 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.958         scaler_4/ram_fifo_ctrl_inst/N63.co [6]
 CLMS_202_117/Y1                   td                    0.366       9.324 f       scaler_4/ram_fifo_ctrl_inst/N63.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.497       9.821         scaler_4/ram_fifo_ctrl_inst/N63
 CLMA_194_92/Y1                    td                    0.244      10.065 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.555      10.620         fifo_rd_en_4     
                                   td                    0.365      10.985 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.985         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.044      11.029 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.029         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.044      11.073 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.073         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.044      11.117 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.117         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
 CLMS_190_61/Y1                    td                    0.383      11.500 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.276      11.776         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMS_186_49/Y1                    td                    0.360      12.136 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.255      12.391         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_49/B1                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                  12.391         Logic Levels: 8  
                                                                                   Logic: 3.090ns(59.664%), Route: 2.089ns(40.336%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.361         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.632      30.993                          
 clock uncertainty                                      -0.050      30.943                          

 Setup time                                             -0.250      30.693                          

 Data required time                                                 30.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.693                          
 Data arrival time                                                  12.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.302                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  7.212
  Clock Pessimism Removal :  0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 CLMS_202_101/CLK                                                          r       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_202_101/Q1                   tco                   0.223       7.435 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.156       7.591         scaler_4/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.365       7.956 f       scaler_4/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.956         scaler_4/ram_fifo_ctrl_inst/_N10020
 CLMS_202_101/Y3                   td                    0.387       8.343 r       scaler_4/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Y1
                                   net (fanout=3)        0.350       8.693         scaler_4/ram_fifo_ctrl_inst/current_row [4]
 CLMS_202_113/COUT                 td                    0.265       8.958 r       scaler_4/ram_fifo_ctrl_inst/N63.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.958         scaler_4/ram_fifo_ctrl_inst/N63.co [6]
 CLMS_202_117/Y1                   td                    0.366       9.324 f       scaler_4/ram_fifo_ctrl_inst/N63.lt_4/gateop_A2/Y1
                                   net (fanout=1)        0.497       9.821         scaler_4/ram_fifo_ctrl_inst/N63
 CLMA_194_92/Y1                    td                    0.244      10.065 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.555      10.620         fifo_rd_en_4     
                                   td                    0.365      10.985 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.985         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.044      11.029 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.029         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.044      11.073 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.073         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.044      11.117 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.117         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                   td                    0.044      11.161 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.161         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9499
 CLMS_190_61/Y2                    td                    0.202      11.363 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.379      11.742         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_49/Y2                    td                    0.162      11.904 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.149      12.053         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_49/B3                                                            r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  12.053         Logic Levels: 8  
                                                                                   Logic: 2.755ns(56.910%), Route: 2.086ns(43.090%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.361         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.632      30.993                          
 clock uncertainty                                      -0.050      30.943                          

 Setup time                                             -0.372      30.571                          

 Data required time                                                 30.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.571                          
 Data arrival time                                                  12.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.518                          
====================================================================================================

====================================================================================================

Startpoint  : image_size_down_without_fifo_4/tdata[15]/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  6.561
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311       4.183         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.383 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.383         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.383 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.666         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.666 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.561         ntclkbufg_3      
 CLMS_174_25/CLK                                                           r       image_size_down_without_fifo_4/tdata[15]/opit_0/CLK

 CLMS_174_25/Q2                    tco                   0.180       6.741 f       image_size_down_without_fifo_4/tdata[15]/opit_0/Q
                                   net (fanout=1)        0.146       6.887         tdata_o_4[15]    
 DRM_178_24/DA0[7]                                                         f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                   6.887         Logic Levels: 0  
                                                                                   Logic: 0.180ns(55.215%), Route: 0.146ns(44.785%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 DRM_178_24/CLKA[0]                                                        r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.632       6.580                          
 clock uncertainty                                       0.000       6.580                          

 Hold time                                               0.119       6.699                          

 Data required time                                                  6.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.699                          
 Data arrival time                                                   6.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out2[14]/opit_0/CLK
Endpoint    : cmos2_8_16bit/pdata_o[14]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  6.561
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311       4.183         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.383 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.383         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.383 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.666         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.666 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.561         ntclkbufg_3      
 CLMA_174_48/CLK                                                           r       cmos2_8_16bit/pdata_out2[14]/opit_0/CLK

 CLMA_174_48/Q3                    tco                   0.178       6.739 f       cmos2_8_16bit/pdata_out2[14]/opit_0/Q
                                   net (fanout=1)        0.058       6.797         cmos2_8_16bit/pdata_out2 [14]
 CLMA_174_48/AD                                                            f       cmos2_8_16bit/pdata_o[14]/opit_0/D

 Data arrival time                                                   6.797         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 CLMA_174_48/CLK                                                           r       cmos2_8_16bit/pdata_o[14]/opit_0/CLK
 clock pessimism                                        -0.650       6.562                          
 clock uncertainty                                       0.000       6.562                          

 Hold time                                               0.040       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  6.561
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311       4.183         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.383 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.383         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.383 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.666         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.666 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.561         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_186_40/Q3                    tco                   0.178       6.739 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       6.797         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMA_186_40/AD                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                   6.797         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                        -0.650       6.562                          
 clock uncertainty                                       0.000       6.562                          

 Hold time                                               0.040       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.365   11404.773         nt_rstn_out      
 CLMA_194_92/Y2                    td                    0.162   11404.935 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.148   11405.083         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.151   11405.234 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.555   11405.789         fifo_rd_en_4     
                                   td                    0.365   11406.154 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.154         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.044   11406.198 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.198         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.044   11406.242 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.242         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/Y2                    td                    0.209   11406.451 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.302   11406.753         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [7]
 CLMA_182_49/Y3                    td                    0.358   11407.111 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[7]/gateop_perm/Z
                                   net (fanout=1)        0.254   11407.365         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_182_45/COUT                  td                    0.397   11407.762 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000   11407.762         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_182_49/CIN                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                               11407.762         Logic Levels: 8  
                                                                                   Logic: 2.691ns(57.586%), Route: 1.982ns(42.414%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311   11404.383         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.583         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.866         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.866 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.761         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11406.761                          
 clock uncertainty                                      -0.050   11406.711                          

 Setup time                                             -0.276   11406.435                          

 Data required time                                              11406.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.435                          
 Data arrival time                                               11407.762                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.327                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.365   11404.773         nt_rstn_out      
 CLMA_194_92/Y2                    td                    0.162   11404.935 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.148   11405.083         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.151   11405.234 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.555   11405.789         fifo_rd_en_4     
                                   td                    0.365   11406.154 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.154         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.044   11406.198 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.198         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.044   11406.242 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.242         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.044   11406.286 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.286         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
 CLMS_190_61/Y1                    td                    0.383   11406.669 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.276   11406.945         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMS_186_49/Y1                    td                    0.360   11407.305 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.255   11407.560         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_182_49/B1                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                               11407.560         Logic Levels: 8  
                                                                                   Logic: 2.514ns(56.229%), Route: 1.957ns(43.771%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311   11404.383         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.583         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.866         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.866 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.761         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11406.761                          
 clock uncertainty                                      -0.050   11406.711                          

 Setup time                                             -0.250   11406.461                          

 Data required time                                              11406.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.461                          
 Data arrival time                                               11407.560                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.099                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.365   11404.773         nt_rstn_out      
 CLMA_194_92/Y2                    td                    0.162   11404.935 r       scaler_4/ram_fifo_ctrl_inst/N61_3/gateop_perm/Z
                                   net (fanout=1)        0.148   11405.083         scaler_4/ram_fifo_ctrl_inst/N61
 CLMA_194_92/Y1                    td                    0.151   11405.234 f       scaler_4/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.555   11405.789         fifo_rd_en_4     
                                   td                    0.365   11406.154 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.154         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9491
 CLMS_190_53/COUT                  td                    0.044   11406.198 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.198         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9493
                                   td                    0.044   11406.242 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.242         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9495
 CLMS_190_57/COUT                  td                    0.044   11406.286 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.286         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9497
                                   td                    0.044   11406.330 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11406.330         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N9499
 CLMS_190_61/Y2                    td                    0.202   11406.532 f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.379   11406.911         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_182_49/Y2                    td                    0.162   11407.073 r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Z
                                   net (fanout=1)        0.149   11407.222         scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_182_49/B3                                                            r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                               11407.222         Logic Levels: 8  
                                                                                   Logic: 2.179ns(52.722%), Route: 1.954ns(47.278%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311   11404.383         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.583         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.866         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.866 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.761         ntclkbufg_3      
 CLMA_182_49/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11406.761                          
 clock uncertainty                                      -0.050   11406.711                          

 Setup time                                             -0.372   11406.339                          

 Data required time                                              11406.339                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.339                          
 Data arrival time                                               11407.222                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.883                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.214       3.656         nt_rstn_out      
 CLMS_186_89/Y3                    td                    0.130       3.786 r       scaler_4/ram_fifo_ctrl_inst/N73/gateop_perm/Z
                                   net (fanout=2)        0.285       4.071         scaler_4/wr_en   
 DRM_178_88/WEA[0]                                                         r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   4.071         Logic Levels: 2  
                                                                                   Logic: 0.472ns(39.697%), Route: 0.717ns(60.303%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 DRM_178_88/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       7.212                          
 clock uncertainty                                       0.050       7.262                          

 Hold time                                               0.057       7.319                          

 Data required time                                                  7.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.319                          
 Data arrival time                                                   4.071                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.248                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.214       3.656         nt_rstn_out      
 CLMS_186_89/Y3                    td                    0.130       3.786 r       scaler_4/ram_fifo_ctrl_inst/N73/gateop_perm/Z
                                   net (fanout=2)        0.324       4.110         scaler_4/wr_en   
 DRM_178_68/WEA[0]                                                         r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   4.110         Logic Levels: 2  
                                                                                   Logic: 0.472ns(38.436%), Route: 0.756ns(61.564%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 DRM_178_68/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       7.212                          
 clock uncertainty                                       0.050       7.262                          

 Hold time                                               0.057       7.319                          

 Data required time                                                  7.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.319                          
 Data arrival time                                                   4.110                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.209                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : image_size_down_without_fifo_4/row_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.523       3.965         nt_rstn_out      
 CLMA_174_52/Y0                    td                    0.130       4.095 r       image_size_down_without_fifo_4/N45/gateop_perm/Z
                                   net (fanout=9)        0.193       4.288         image_size_down_without_fifo_4/N45
 CLMA_170_52/RS                                                            r       image_size_down_without_fifo_4/row_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.288         Logic Levels: 2  
                                                                                   Logic: 0.472ns(33.570%), Route: 0.934ns(66.430%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 CLMA_170_52/CLK                                                           r       image_size_down_without_fifo_4/row_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       7.212                          
 clock uncertainty                                       0.050       7.262                          

 Hold time                                              -0.146       7.116                          

 Data required time                                                  7.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.116                          
 Data arrival time                                                   4.288                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.828                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : x_scale_1[9]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925     696.736         ntclkbufg_0      
 DRM_142_108/CLKA[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_108/QA0[0]                tco                   1.815     698.551 f       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[0]
                                   net (fanout=3)        1.104     699.655         x_scale_reg[9]   
 CLMS_202_77/M0                                                            f       x_scale_1[9]/opit_0/D

 Data arrival time                                                 699.655         Logic Levels: 0  
                                                                                   Logic: 1.815ns(62.179%), Route: 1.104ns(37.821%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735     691.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038     691.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559     691.608         _N33             
 IOCKGATE_86_20/OUT                td                    0.200     691.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     691.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     691.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926     692.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     692.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895     693.629         ntclkbufg_2      
 CLMS_202_77/CLK                                                           r       x_scale_1[9]/opit_0/CLK
 clock pessimism                                         0.000     693.629                          
 clock uncertainty                                      -0.050     693.579                          

 Setup time                                             -0.068     693.511                          

 Data required time                                                693.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                693.511                          
 Data arrival time                                                 699.655                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : y_scale_1[10]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925     696.736         ntclkbufg_0      
 DRM_178_168/CLKA[0]                                                       r       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_178_168/QA0[1]                tco                   1.815     698.551 f       u_key_config/y_scale_rom_inst/U_ipml_rom_y_scale_rom/U_ipml_spram_y_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=3)        1.018     699.569         y_scale_reg[10]  
 CLMA_214_112/M2                                                           f       y_scale_1[10]/opit_0/D

 Data arrival time                                                 699.569         Logic Levels: 0  
                                                                                   Logic: 1.815ns(64.066%), Route: 1.018ns(35.934%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735     691.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038     691.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559     691.608         _N33             
 IOCKGATE_86_20/OUT                td                    0.200     691.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     691.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     691.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926     692.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     692.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895     693.629         ntclkbufg_2      
 CLMA_214_112/CLK                                                          r       y_scale_1[10]/opit_0/CLK
 clock pessimism                                         0.000     693.629                          
 clock uncertainty                                      -0.050     693.579                          

 Setup time                                             -0.068     693.511                          

 Data required time                                                693.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                693.511                          
 Data arrival time                                                 699.569                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
Endpoint    : x_scale_1[10]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      690.000     690.000 r                        
 P20                                                     0.000     690.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     690.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861     690.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     690.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058     690.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449     692.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000     692.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     693.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     693.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     694.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     694.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000     694.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     694.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306     695.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000     695.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925     696.736         ntclkbufg_0      
 DRM_142_108/CLKA[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]

 DRM_142_108/QA0[1]                tco                   1.815     698.551 f       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/QA0[1]
                                   net (fanout=3)        1.013     699.564         x_scale_reg[10]  
 CLMS_202_81/M2                                                            f       x_scale_1[10]/opit_0/D

 Data arrival time                                                 699.564         Logic Levels: 0  
                                                                                   Logic: 1.815ns(64.180%), Route: 1.013ns(35.820%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                       690.200     690.200 r                        
 T12                                                     0.000     690.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076     690.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735     691.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     691.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038     691.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559     691.608         _N33             
 IOCKGATE_86_20/OUT                td                    0.200     691.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000     691.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000     691.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926     692.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000     692.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895     693.629         ntclkbufg_2      
 CLMS_202_81/CLK                                                           r       x_scale_1[10]/opit_0/CLK
 clock pessimism                                         0.000     693.629                          
 clock uncertainty                                      -0.050     693.579                          

 Setup time                                             -0.068     693.511                          

 Data required time                                                693.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                693.511                          
 Data arrival time                                                 699.564                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[4]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_1[4]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895    1196.387         ntclkbufg_0      
 CLMS_174_125/CLK                                                          r       u_key_config/h_num_reg[4]/opit_0_inv_A2Q21/CLK

 CLMS_174_125/Q3                   tco                   0.182    1196.569 r       u_key_config/h_num_reg[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=6)        0.229    1196.798         TARGET_H_NUM_reg[4]
 CLMA_174_104/M1                                                           r       TARGET_H_NUM_1[4]/opit_0/D

 Data arrival time                                                1196.798         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.282%), Route: 0.229ns(55.718%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861    1190.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058    1190.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569    1191.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1191.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943    1192.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1192.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925    1193.700         ntclkbufg_2      
 CLMA_174_104/CLK                                                          r       TARGET_H_NUM_1[4]/opit_0/CLK
 clock pessimism                                         0.000    1193.700                          
 clock uncertainty                                       0.050    1193.750                          

 Hold time                                              -0.011    1193.739                          

 Data required time                                               1193.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1193.739                          
 Data arrival time                                                1196.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_1[2]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895    1196.387         ntclkbufg_0      
 CLMS_174_125/CLK                                                          r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMS_174_125/Q1                   tco                   0.184    1196.571 r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.229    1196.800         TARGET_H_NUM_reg[2]
 CLMA_174_104/M0                                                           r       TARGET_H_NUM_1[2]/opit_0/D

 Data arrival time                                                1196.800         Logic Levels: 0  
                                                                                   Logic: 0.184ns(44.552%), Route: 0.229ns(55.448%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861    1190.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058    1190.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569    1191.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1191.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943    1192.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1192.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925    1193.700         ntclkbufg_2      
 CLMA_174_104/CLK                                                          r       TARGET_H_NUM_1[2]/opit_0/CLK
 clock pessimism                                         0.000    1193.700                          
 clock uncertainty                                       0.050    1193.750                          

 Hold time                                              -0.011    1193.739                          

 Data required time                                               1193.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1193.739                          
 Data arrival time                                                1196.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK
Endpoint    : TARGET_H_NUM_1[1]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.687  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     1190.000    1190.000 r                        
 P20                                                     0.000    1190.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1190.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1190.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1190.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423    1192.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000    1192.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1193.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1193.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1194.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1194.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000    1194.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1194.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1195.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000    1195.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895    1196.387         ntclkbufg_0      
 CLMS_174_125/CLK                                                          r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/CLK

 CLMS_174_125/Q0                   tco                   0.182    1196.569 r       u_key_config/h_num_reg[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=7)        0.297    1196.866         TARGET_H_NUM_reg[1]
 CLMA_174_104/AD                                                           r       TARGET_H_NUM_1[1]/opit_0/D

 Data arrival time                                                1196.866         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.996%), Route: 0.297ns(62.004%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                      1190.000    1190.000 r                        
 T12                                                     0.000    1190.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076    1190.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861    1190.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1190.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058    1190.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569    1191.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000    1191.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000    1191.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943    1192.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000    1192.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925    1193.700         ntclkbufg_2      
 CLMA_174_104/CLK                                                          r       TARGET_H_NUM_1[1]/opit_0/CLK
 clock pessimism                                         0.000    1193.700                          
 clock uncertainty                                       0.050    1193.750                          

 Hold time                                               0.034    1193.784                          

 Data required time                                               1193.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1193.784                          
 Data arrival time                                                1196.866                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.082                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.646      16.142         vs_in_test       
 CLMA_190_84/Y2                    td                    0.379      16.521 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.067      16.588         N65              
 CLMS_190_85/Y0                    td                    0.150      16.738 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.532      17.270         fifo_rd_en_1     
                                   td                    0.250      17.520 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.520         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
 CLMA_174_68/COUT                  td                    0.044      17.564 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.564         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
 CLMA_174_72/Y1                    td                    0.366      17.930 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.414      18.344         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [6]
 CLMS_166_49/Y2                    td                    0.162      18.506 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[6]/gateop_perm/Z
                                   net (fanout=1)        0.159      18.665         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_166_44/COUT                  td                    0.268      18.933 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.933         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_166_48/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                  18.933         Logic Levels: 6  
                                                                                   Logic: 1.840ns(50.301%), Route: 1.818ns(49.699%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Setup time                                             -0.276      27.057                          

 Data required time                                                 27.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.057                          
 Data arrival time                                                  18.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.124                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.646      16.142         vs_in_test       
 CLMA_190_84/Y2                    td                    0.379      16.521 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.067      16.588         N65              
 CLMS_190_85/Y0                    td                    0.150      16.738 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.527      17.265         fifo_rd_en_1     
 CLMA_174_72/COUT                  td                    0.391      17.656 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.656         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                   td                    0.044      17.700 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.700         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8644
 CLMA_174_76/Y2                    td                    0.202      17.902 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.432      18.334         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_166_52/Y2                    td                    0.162      18.496 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/Z
                                   net (fanout=1)        0.161      18.657         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_166_48/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                  18.657         Logic Levels: 5  
                                                                                   Logic: 1.549ns(45.801%), Route: 1.833ns(54.199%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Setup time                                             -0.372      26.961                          

 Data required time                                                 26.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.961                          
 Data arrival time                                                  18.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.304                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.646      16.142         vs_in_test       
 CLMA_190_84/Y2                    td                    0.379      16.521 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.067      16.588         N65              
 CLMS_190_85/Y0                    td                    0.150      16.738 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.527      17.265         fifo_rd_en_1     
 CLMA_174_72/COUT                  td                    0.391      17.656 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.656         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
 CLMA_174_76/Y1                    td                    0.383      18.039 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.430      18.469         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_166_48/Y2                    td                    0.162      18.631 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.072      18.703         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_166_48/B1                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                  18.703         Logic Levels: 5  
                                                                                   Logic: 1.686ns(49.183%), Route: 1.742ns(50.817%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Setup time                                             -0.244      27.089                          

 Data required time                                                 27.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.089                          
 Data arrival time                                                  18.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.386                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[5]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[5]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMA_138_45/CLK                                                           r       cmos1_8_16bit/pdata_out1[5]/opit_0/CLK

 CLMA_138_45/Y2                    tco                   0.228      27.200 f       cmos1_8_16bit/pdata_out1[5]/opit_0/Q
                                   net (fanout=1)        0.058      27.258         cmos1_8_16bit/pdata_out1 [5]
 CLMA_138_44/CD                                                            f       cmos1_8_16bit/pdata_out2[5]/opit_0/D

 Data arrival time                                                  27.258         Logic Levels: 0  
                                                                                   Logic: 0.228ns(79.720%), Route: 0.058ns(20.280%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N33             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMA_138_44/CLK                                                           r       cmos1_8_16bit/pdata_out2[5]/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Hold time                                               0.040      27.436                          

 Data required time                                                 27.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.436                          
 Data arrival time                                                  27.258                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.178                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[9]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[9]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[9]/opit_0/CLK

 CLMA_138_32/Q1                    tco                   0.180      27.152 f       cmos1_8_16bit/pdata_out1[9]/opit_0/Q
                                   net (fanout=1)        0.130      27.282         cmos1_8_16bit/pdata_out1 [9]
 CLMA_138_33/AD                                                            f       cmos1_8_16bit/pdata_out2[9]/opit_0/D

 Data arrival time                                                  27.282         Logic Levels: 0  
                                                                                   Logic: 0.180ns(58.065%), Route: 0.130ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N33             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMA_138_33/CLK                                                           r       cmos1_8_16bit/pdata_out2[9]/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Hold time                                               0.040      27.436                          

 Data required time                                                 27.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.436                          
 Data arrival time                                                  27.282                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.154                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[8]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out2[8]/opit_0/D
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMA_138_32/CLK                                                           r       cmos1_8_16bit/pdata_out1[8]/opit_0/CLK

 CLMA_138_32/Y0                    tco                   0.228      27.200 f       cmos1_8_16bit/pdata_out1[8]/opit_0/Q
                                   net (fanout=1)        0.130      27.330         cmos1_8_16bit/pdata_out1 [8]
 CLMA_138_33/CD                                                            f       cmos1_8_16bit/pdata_out2[8]/opit_0/D

 Data arrival time                                                  27.330         Logic Levels: 0  
                                                                                   Logic: 0.228ns(63.687%), Route: 0.130ns(36.313%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N33             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMA_138_33/CLK                                                           r       cmos1_8_16bit/pdata_out2[8]/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Hold time                                               0.040      27.436                          

 Data required time                                                 27.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.436                          
 Data arrival time                                                  27.330                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.106                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMS_190_97/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_190_97/Q1                    tco                   0.223       3.923 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.236       4.159         scaler_1/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.365       4.524 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.524         scaler_1/ram_fifo_ctrl_inst/_N10052
 CLMS_190_97/COUT                  td                    0.044       4.568 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       4.568         scaler_1/ram_fifo_ctrl_inst/_N10054
                                   td                    0.044       4.612 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.612         scaler_1/ram_fifo_ctrl_inst/_N10056
 CLMS_190_101/Y2                   td                    0.209       4.821 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.357       5.178         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_194_97/COUT                  td                    0.397       5.575 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.575         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_194_101/Y1                   td                    0.366       5.941 f       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.383       6.324         scaler_1/ram_fifo_ctrl_inst/N62
 CLMS_190_85/Y0                    td                    0.380       6.704 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.532       7.236         fifo_rd_en_1     
                                   td                    0.250       7.486 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.486         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
 CLMA_174_68/COUT                  td                    0.044       7.530 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.530         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
 CLMA_174_72/Y1                    td                    0.366       7.896 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.414       8.310         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [6]
 CLMS_166_49/Y2                    td                    0.162       8.472 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[6]/gateop_perm/Z
                                   net (fanout=1)        0.159       8.631         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_166_44/COUT                  td                    0.268       8.899 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.899         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_166_48/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                                   8.899         Logic Levels: 9  
                                                                                   Logic: 3.118ns(59.973%), Route: 2.081ns(40.027%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Setup time                                             -0.276      27.155                          

 Data required time                                                 27.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.155                          
 Data arrival time                                                   8.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.256                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMS_190_97/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_190_97/Q1                    tco                   0.223       3.923 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.236       4.159         scaler_1/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.365       4.524 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.524         scaler_1/ram_fifo_ctrl_inst/_N10052
 CLMS_190_97/COUT                  td                    0.044       4.568 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       4.568         scaler_1/ram_fifo_ctrl_inst/_N10054
                                   td                    0.044       4.612 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.612         scaler_1/ram_fifo_ctrl_inst/_N10056
 CLMS_190_101/Y2                   td                    0.209       4.821 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.357       5.178         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_194_97/COUT                  td                    0.397       5.575 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.575         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_194_101/Y1                   td                    0.366       5.941 f       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.383       6.324         scaler_1/ram_fifo_ctrl_inst/N62
 CLMS_190_85/Y0                    td                    0.380       6.704 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.527       7.231         fifo_rd_en_1     
 CLMA_174_72/COUT                  td                    0.391       7.622 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.622         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                   td                    0.044       7.666 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.666         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8644
 CLMA_174_76/Y2                    td                    0.202       7.868 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.432       8.300         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_166_52/Y2                    td                    0.162       8.462 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/Z
                                   net (fanout=1)        0.161       8.623         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_166_48/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                                   8.623         Logic Levels: 8  
                                                                                   Logic: 2.827ns(57.424%), Route: 2.096ns(42.576%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Setup time                                             -0.372      27.059                          

 Data required time                                                 27.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.059                          
 Data arrival time                                                   8.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.436                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMS_190_97/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/CLK

 CLMS_190_97/Q1                    tco                   0.223       3.923 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Q1
                                   net (fanout=2)        0.236       4.159         scaler_1/ram_fifo_ctrl_inst/cnt_row [2]
                                   td                    0.365       4.524 f       scaler_1/ram_fifo_ctrl_inst/cnt_row[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.524         scaler_1/ram_fifo_ctrl_inst/_N10052
 CLMS_190_97/COUT                  td                    0.044       4.568 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[4]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000       4.568         scaler_1/ram_fifo_ctrl_inst/_N10054
                                   td                    0.044       4.612 r       scaler_1/ram_fifo_ctrl_inst/N1_1_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.612         scaler_1/ram_fifo_ctrl_inst/_N10056
 CLMS_190_101/Y2                   td                    0.209       4.821 r       scaler_1/ram_fifo_ctrl_inst/cnt_row[7]/opit_0_A2Q0/Y0
                                   net (fanout=3)        0.357       5.178         scaler_1/ram_fifo_ctrl_inst/current_row [7]
 CLMA_194_97/COUT                  td                    0.397       5.575 r       scaler_1/ram_fifo_ctrl_inst/N62.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.575         scaler_1/ram_fifo_ctrl_inst/N62.co [6]
 CLMA_194_101/Y1                   td                    0.366       5.941 f       scaler_1/ram_fifo_ctrl_inst/N62.eq_4/gateop_A2/Y1
                                   net (fanout=3)        0.383       6.324         scaler_1/ram_fifo_ctrl_inst/N62
 CLMS_190_85/Y0                    td                    0.380       6.704 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.527       7.231         fifo_rd_en_1     
 CLMA_174_72/COUT                  td                    0.391       7.622 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.622         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
 CLMA_174_76/Y1                    td                    0.383       8.005 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.430       8.435         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_166_48/Y2                    td                    0.162       8.597 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.072       8.669         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_166_48/B1                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                                   8.669         Logic Levels: 8  
                                                                                   Logic: 2.964ns(59.650%), Route: 2.005ns(40.350%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Setup time                                             -0.244      27.187                          

 Data required time                                                 27.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.187                          
 Data arrival time                                                   8.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.518                          
====================================================================================================

====================================================================================================

Startpoint  : image_size_down_without_fifo_1/tdata[1]/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N33             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMA_138_44/CLK                                                           r       image_size_down_without_fifo_1/tdata[1]/opit_0/CLK

 CLMA_138_44/Q0                    tco                   0.179       3.608 f       image_size_down_without_fifo_1/tdata[1]/opit_0/Q
                                   net (fanout=1)        0.146       3.754         tdata_o_1[1]     
 DRM_142_44/DA0[1]                                                         f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   3.754         Logic Levels: 0  
                                                                                   Logic: 0.179ns(55.077%), Route: 0.146ns(44.923%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 DRM_142_44/CLKA[0]                                                        r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                               0.119       3.567                          

 Data required time                                                  3.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.567                          
 Data arrival time                                                   3.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.187                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N33             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMA_174_16/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/CLK

 CLMA_174_16/Q0                    tco                   0.182       3.611 r       scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/Q0
                                   net (fanout=4)        0.197       3.808         scaler_1/wr_addr [1]
 DRM_178_4/ADA0[4]                                                         r       scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[4]

 Data arrival time                                                   3.808         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.021%), Route: 0.197ns(51.979%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 DRM_178_4/CLKA[0]                                                         r       scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                               0.127       3.575                          

 Data required time                                                  3.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.575                          
 Data arrival time                                                   3.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[5]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N33             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMA_174_16/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/CLK

 CLMA_174_16/Q1                    tco                   0.184       3.613 r       scaler_1/ram_fifo_ctrl_inst/out_addr[2]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.199       3.812         scaler_1/wr_addr [2]
 DRM_178_4/ADA0[5]                                                         r       scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/ADA0[5]

 Data arrival time                                                   3.812         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.042%), Route: 0.199ns(51.958%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 DRM_178_4/CLKA[0]                                                         r       scaler_1/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Hold time                                               0.127       3.575                          

 Data required time                                                  3.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.575                          
 Data arrival time                                                   3.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.081   11404.489         nt_rstn_out      
 CLMA_190_84/Y2                    td                    0.264   11404.753 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.067   11404.820         N65              
 CLMS_190_85/Y0                    td                    0.150   11404.970 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.532   11405.502         fifo_rd_en_1     
                                   td                    0.250   11405.752 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11405.752         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8636
 CLMA_174_68/COUT                  td                    0.044   11405.796 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11405.796         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8638
 CLMA_174_72/Y1                    td                    0.366   11406.162 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.414   11406.576         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [6]
 CLMS_166_49/Y2                    td                    0.162   11406.738 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[6]/gateop_perm/Z
                                   net (fanout=1)        0.159   11406.897         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_166_44/COUT                  td                    0.268   11407.165 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000   11407.165         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N170.co [6]
 CLMA_166_48/CIN                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/Cin

 Data arrival time                                               11407.165         Logic Levels: 8  
                                                                                   Logic: 2.465ns(60.476%), Route: 1.611ns(39.524%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N33             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Setup time                                             -0.276   11403.303                          

 Data required time                                              11403.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11403.303                          
 Data arrival time                                               11407.165                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.862                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.081   11404.489         nt_rstn_out      
 CLMA_190_84/Y2                    td                    0.264   11404.753 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.067   11404.820         N65              
 CLMS_190_85/Y0                    td                    0.150   11404.970 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.527   11405.497         fifo_rd_en_1     
 CLMA_174_72/COUT                  td                    0.391   11405.888 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11405.888         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
                                   td                    0.044   11405.932 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11405.932         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8644
 CLMA_174_76/Y2                    td                    0.202   11406.134 f       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=2)        0.432   11406.566         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [11]
 CLMA_166_52/Y2                    td                    0.162   11406.728 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q/Z
                                   net (fanout=1)        0.161   11406.889         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [11]
 CLMA_166_48/B3                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I13

 Data arrival time                                               11406.889         Logic Levels: 7  
                                                                                   Logic: 2.174ns(57.211%), Route: 1.626ns(42.789%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N33             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Setup time                                             -0.372   11403.207                          

 Data required time                                              11403.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11403.207                          
 Data arrival time                                               11406.889                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.682                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.081   11404.489         nt_rstn_out      
 CLMA_190_84/Y2                    td                    0.264   11404.753 f       N65/gateop_perm/Z
                                   net (fanout=1)        0.067   11404.820         N65              
 CLMS_190_85/Y0                    td                    0.150   11404.970 f       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.527   11405.497         fifo_rd_en_1     
 CLMA_174_72/COUT                  td                    0.391   11405.888 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000   11405.888         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/_N8642
 CLMA_174_76/Y1                    td                    0.383   11406.271 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.430   11406.701         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N84 [10]
 CLMA_166_48/Y2                    td                    0.162   11406.863 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/N85[10]/gateop_perm/Z
                                   net (fanout=1)        0.072   11406.935         scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rrptr [10]
 CLMA_166_48/B1                                                            r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/I11

 Data arrival time                                               11406.935         Logic Levels: 7  
                                                                                   Logic: 2.311ns(60.088%), Route: 1.535ns(39.912%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N33             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 CLMA_166_48/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Setup time                                             -0.244   11403.335                          

 Data required time                                              11403.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11403.335                          
 Data arrival time                                               11406.935                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.600                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.213       3.655         nt_rstn_out      
 CLMA_186_84/Y1                    td                    0.177       3.832 r       image_size_down_without_fifo_1/N45/gateop_perm/Z
                                   net (fanout=9)        0.193       4.025         image_size_down_without_fifo_1/N45
 CLMA_186_88/RS                                                            r       image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.025         Logic Levels: 2  
                                                                                   Logic: 0.519ns(45.407%), Route: 0.624ns(54.593%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_186_88/CLK                                                           r       image_size_down_without_fifo_1/row_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Hold time                                              -0.146       3.604                          

 Data required time                                                  3.604                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.604                          
 Data arrival time                                                   4.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.421                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/cnt_col[0]/opit_0_L5Q_perm/CE
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.073       3.515         nt_rstn_out      
 CLMA_190_84/Y2                    td                    0.184       3.699 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.061       3.760         N65              
 CLMS_190_85/Y0                    td                    0.130       3.890 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.205       4.095         fifo_rd_en_1     
 CLMA_194_85/CE                                                            r       scaler_1/ram_fifo_ctrl_inst/cnt_col[0]/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.095         Logic Levels: 3  
                                                                                   Logic: 0.656ns(54.081%), Route: 0.557ns(45.919%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_194_85/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_col[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Hold time                                              -0.187       3.563                          

 Data required time                                                  3.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.563                          
 Data arrival time                                                   4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.532                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/cnt_col[7]/opit_0_L5Q_perm/CE
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.073       3.515         nt_rstn_out      
 CLMA_190_84/Y2                    td                    0.184       3.699 r       N65/gateop_perm/Z
                                   net (fanout=1)        0.061       3.760         N65              
 CLMS_190_85/Y0                    td                    0.130       3.890 r       scaler_1/ram_fifo_ctrl_inst/N65/gateop_perm/Z
                                   net (fanout=31)       0.205       4.095         fifo_rd_en_1     
 CLMA_194_85/CE                                                            r       scaler_1/ram_fifo_ctrl_inst/cnt_col[7]/opit_0_L5Q_perm/CE

 Data arrival time                                                   4.095         Logic Levels: 3  
                                                                                   Logic: 0.656ns(54.081%), Route: 0.557ns(45.919%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_194_85/CLK                                                           r       scaler_1/ram_fifo_ctrl_inst/cnt_col[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Hold time                                              -0.187       3.563                          

 Data required time                                                  3.563                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.563                          
 Data arrival time                                                   4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.532                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_114_148/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_114_148/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=716)      1.638       5.226         u_DDR3_50H/ddr_rstn
 CLMA_14_232/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   5.226         Logic Levels: 0  
                                                                                   Logic: 0.221ns(11.888%), Route: 1.638ns(88.112%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_14_232/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   5.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.596                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_114_148/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_114_148/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=716)      1.402       4.990         u_DDR3_50H/ddr_rstn
 CLMS_66_217/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.990         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.617%), Route: 1.402ns(86.383%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_66_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_114_148/CLK                                                          r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_114_148/Q0                   tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=716)      1.402       4.990         u_DDR3_50H/ddr_rstn
 CLMS_66_217/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.990         Logic Levels: 0  
                                                                                   Logic: 0.221ns(13.617%), Route: 1.402ns(86.383%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      22.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_66_217/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.832                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_74_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_216/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.270       3.619         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_66_225/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.619         Logic Levels: 0  
                                                                                   Logic: 0.184ns(40.529%), Route: 0.270ns(59.471%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_66_225/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.622                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_74_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_216/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.279       3.628         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMS_78_213/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.628         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.741%), Route: 0.279ns(60.259%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_78_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_50H/pll_clkin
 CLMA_74_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_74_216/Q1                    tco                   0.184       3.349 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.285       3.634         u_DDR3_50H/u_ddrphy_top/logic_rstn
 CLMA_58_221/RS                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.634         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.232%), Route: 0.285ns(60.768%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMA_58_221/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                           -0.187       2.997                          

 Data required time                                                  2.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.997                          
 Data arrival time                                                   3.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.224       6.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      1.441       8.401         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_22_104/RSCO                  td                    0.113       8.514 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.514         ntR1170          
 CLMA_22_108/RSCO                  td                    0.113       8.627 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.627         ntR1169          
 CLMA_22_112/RSCO                  td                    0.113       8.740 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.740         ntR1168          
 CLMA_22_116/RSCO                  td                    0.113       8.853 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.853         ntR1167          
 CLMA_22_120/RSCO                  td                    0.113       8.966 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.966         ntR1166          
 CLMA_22_124/RSCO                  td                    0.113       9.079 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.079         ntR1165          
 CLMA_22_128/RSCO                  td                    0.113       9.192 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[52]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.192         ntR1164          
 CLMA_22_132/RSCO                  td                    0.113       9.305 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.305         ntR1163          
 CLMA_22_136/RSCO                  td                    0.113       9.418 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.418         ntR1162          
 CLMA_22_140/RSCO                  td                    0.113       9.531 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.531         ntR1161          
 CLMA_22_144/RSCO                  td                    0.113       9.644 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.644         ntR1160          
 CLMA_22_148/RSCO                  td                    0.113       9.757 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.757         ntR1159          
 CLMA_22_152/RSCO                  td                    0.113       9.870 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.870         ntR1158          
 CLMA_22_156/RSCO                  td                    0.113       9.983 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[7]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.983         ntR1157          
 CLMA_22_160/RSCO                  td                    0.113      10.096 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.096         ntR1156          
 CLMA_22_164/RSCO                  td                    0.113      10.209 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.209         ntR1155          
 CLMA_22_168/RSCO                  td                    0.113      10.322 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.322         ntR1154          
 CLMA_22_172/RSCO                  td                    0.113      10.435 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.435         ntR1153          
 CLMA_22_176/RSCO                  td                    0.113      10.548 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.548         ntR1152          
 CLMA_22_180/RSCO                  td                    0.113      10.661 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.661         ntR1151          
 CLMA_22_184/RSCO                  td                    0.113      10.774 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      10.774         ntR1150          
 CLMA_22_192/RSCO                  td                    0.113      10.887 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.887         ntR1149          
 CLMA_22_196/RSCO                  td                    0.113      11.000 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[85]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.000         ntR1148          
 CLMA_22_200/RSCO                  td                    0.113      11.113 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.113         ntR1147          
 CLMA_22_204/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/RS

 Data arrival time                                                  11.113         Logic Levels: 24 
                                                                                   Logic: 2.936ns(67.078%), Route: 1.441ns(32.922%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMA_22_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[25]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  11.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.224       6.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      1.441       8.401         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_22_104/RSCO                  td                    0.113       8.514 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.514         ntR1170          
 CLMA_22_108/RSCO                  td                    0.113       8.627 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.627         ntR1169          
 CLMA_22_112/RSCO                  td                    0.113       8.740 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.740         ntR1168          
 CLMA_22_116/RSCO                  td                    0.113       8.853 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.853         ntR1167          
 CLMA_22_120/RSCO                  td                    0.113       8.966 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.966         ntR1166          
 CLMA_22_124/RSCO                  td                    0.113       9.079 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.079         ntR1165          
 CLMA_22_128/RSCO                  td                    0.113       9.192 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[52]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.192         ntR1164          
 CLMA_22_132/RSCO                  td                    0.113       9.305 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.305         ntR1163          
 CLMA_22_136/RSCO                  td                    0.113       9.418 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.418         ntR1162          
 CLMA_22_140/RSCO                  td                    0.113       9.531 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.531         ntR1161          
 CLMA_22_144/RSCO                  td                    0.113       9.644 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.644         ntR1160          
 CLMA_22_148/RSCO                  td                    0.113       9.757 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.757         ntR1159          
 CLMA_22_152/RSCO                  td                    0.113       9.870 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.870         ntR1158          
 CLMA_22_156/RSCO                  td                    0.113       9.983 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[7]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.983         ntR1157          
 CLMA_22_160/RSCO                  td                    0.113      10.096 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.096         ntR1156          
 CLMA_22_164/RSCO                  td                    0.113      10.209 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.209         ntR1155          
 CLMA_22_168/RSCO                  td                    0.113      10.322 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.322         ntR1154          
 CLMA_22_172/RSCO                  td                    0.113      10.435 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.435         ntR1153          
 CLMA_22_176/RSCO                  td                    0.113      10.548 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.548         ntR1152          
 CLMA_22_180/RSCO                  td                    0.113      10.661 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.661         ntR1151          
 CLMA_22_184/RSCO                  td                    0.113      10.774 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      10.774         ntR1150          
 CLMA_22_192/RSCO                  td                    0.113      10.887 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.887         ntR1149          
 CLMA_22_196/RSCO                  td                    0.113      11.000 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[85]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.000         ntR1148          
 CLMA_22_200/RSCO                  td                    0.113      11.113 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.113         ntR1147          
 CLMA_22_204/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.113         Logic Levels: 24 
                                                                                   Logic: 2.936ns(67.078%), Route: 1.441ns(32.922%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMA_22_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_sync/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  11.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[101]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.224       6.960 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      1.441       8.401         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_22_104/RSCO                  td                    0.113       8.514 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.514         ntR1170          
 CLMA_22_108/RSCO                  td                    0.113       8.627 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.627         ntR1169          
 CLMA_22_112/RSCO                  td                    0.113       8.740 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.740         ntR1168          
 CLMA_22_116/RSCO                  td                    0.113       8.853 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.853         ntR1167          
 CLMA_22_120/RSCO                  td                    0.113       8.966 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.966         ntR1166          
 CLMA_22_124/RSCO                  td                    0.113       9.079 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.079         ntR1165          
 CLMA_22_128/RSCO                  td                    0.113       9.192 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[52]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.192         ntR1164          
 CLMA_22_132/RSCO                  td                    0.113       9.305 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[55]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.305         ntR1163          
 CLMA_22_136/RSCO                  td                    0.113       9.418 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.418         ntR1162          
 CLMA_22_140/RSCO                  td                    0.113       9.531 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.531         ntR1161          
 CLMA_22_144/RSCO                  td                    0.113       9.644 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.644         ntR1160          
 CLMA_22_148/RSCO                  td                    0.113       9.757 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.757         ntR1159          
 CLMA_22_152/RSCO                  td                    0.113       9.870 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[30]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.870         ntR1158          
 CLMA_22_156/RSCO                  td                    0.113       9.983 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[7]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       9.983         ntR1157          
 CLMA_22_160/RSCO                  td                    0.113      10.096 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.096         ntR1156          
 CLMA_22_164/RSCO                  td                    0.113      10.209 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.209         ntR1155          
 CLMA_22_168/RSCO                  td                    0.113      10.322 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.322         ntR1154          
 CLMA_22_172/RSCO                  td                    0.113      10.435 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/left_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.435         ntR1153          
 CLMA_22_176/RSCO                  td                    0.113      10.548 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.548         ntR1152          
 CLMA_22_180/RSCO                  td                    0.113      10.661 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.661         ntR1151          
 CLMA_22_184/RSCO                  td                    0.113      10.774 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      10.774         ntR1150          
 CLMA_22_192/RSCO                  td                    0.113      10.887 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.887         ntR1149          
 CLMA_22_196/RSCO                  td                    0.113      11.000 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[85]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.000         ntR1148          
 CLMA_22_200/RSCO                  td                    0.113      11.113 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[93]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.113         ntR1147          
 CLMA_22_204/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[101]/opit_0_inv/RS

 Data arrival time                                                  11.113         Logic Levels: 24 
                                                                                   Logic: 2.936ns(67.078%), Route: 1.441ns(32.922%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMA_22_204/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[101]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  11.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[25]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895       6.387         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.184       6.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      0.413       6.984         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_260/RSCO                  td                    0.092       7.076 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.076         ntR1294          
 CLMA_70_264/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[25]/opit_0_inv/RS

 Data arrival time                                                   7.076         Logic Levels: 1  
                                                                                   Logic: 0.276ns(40.058%), Route: 0.413ns(59.942%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.037       6.848         ntclkbufg_0      
 CLMA_70_264/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[25]/opit_0_inv/CLK
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Removal time                                            0.000       6.729                          

 Data required time                                                  6.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.729                          
 Data arrival time                                                   7.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[27]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895       6.387         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.184       6.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      0.413       6.984         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_260/RSCO                  td                    0.092       7.076 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.076         ntR1294          
 CLMA_70_264/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[27]/opit_0_inv/RS

 Data arrival time                                                   7.076         Logic Levels: 1  
                                                                                   Logic: 0.276ns(40.058%), Route: 0.413ns(59.942%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.037       6.848         ntclkbufg_0      
 CLMA_70_264/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[27]/opit_0_inv/CLK
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Removal time                                            0.000       6.729                          

 Data required time                                                  6.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.729                          
 Data arrival time                                                   7.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[95]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.848
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.319

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423       2.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895       6.387         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_212/Q1                    tco                   0.184       6.571 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=722)      0.413       6.984         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_70_260/RSCO                  td                    0.092       7.076 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[125]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       7.076         ntR1294          
 CLMA_70_264/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[95]/opit_0_inv/RS

 Data arrival time                                                   7.076         Logic Levels: 1  
                                                                                   Logic: 0.276ns(40.058%), Route: 0.413ns(59.942%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     1.037       6.848         ntclkbufg_0      
 CLMA_70_264/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[95]/opit_0_inv/CLK
 clock pessimism                                        -0.319       6.529                          
 clock uncertainty                                       0.200       6.729                          

 Removal time                                            0.000       6.729                          

 Data required time                                                  6.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.729                          
 Data arrival time                                                   7.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : v_factor[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.527       5.935         nt_rstn_out      
 CLMA_122_148/RS                                                           f       v_factor[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.935         Logic Levels: 2  
                                                                                   Logic: 0.961ns(33.767%), Route: 1.885ns(66.233%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMA_122_148/CLK                                                          r       v_factor[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   5.935                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.778                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : hue_factor[8]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.418       5.826         nt_rstn_out      
 CLMA_110_152/RSCO                 td                    0.105       5.931 r       mode/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.931         ntR698           
 CLMA_110_156/RSCO                 td                    0.105       6.036 r       hue_factor[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.036         ntR697           
 CLMA_110_160/RSCO                 td                    0.105       6.141 r       u_hsv_rgb/i_hsv_s_r4[7]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.141         ntR696           
 CLMA_110_164/RSCO                 td                    0.105       6.246 r       u_hsv_rgb/i_hsv_s_r3[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.246         ntR695           
 CLMA_110_168/RSCO                 td                    0.105       6.351 r       hue_factor[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.351         ntR694           
 CLMA_110_172/RSCI                                                         r       hue_factor[8]/opit_0_inv_AQ/RS

 Data arrival time                                                   6.351         Logic Levels: 7  
                                                                                   Logic: 1.486ns(45.555%), Route: 1.776ns(54.445%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMA_110_172/CLK                                                          r       hue_factor[8]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                           0.000      16.189                          

 Data required time                                                 16.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.189                          
 Data arrival time                                                   6.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.838                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : mode/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.418       5.826         nt_rstn_out      
 CLMA_110_152/RS                                                           f       mode/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.826         Logic Levels: 2  
                                                                                   Logic: 0.961ns(35.111%), Route: 1.776ns(64.889%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.423      12.270         _N34             
 USCM_84_112/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000      15.492 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.895      16.387         ntclkbufg_0      
 CLMA_110_152/CLK                                                          r       mode/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   5.826                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.887                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.530       3.972         nt_rstn_out      
 DRM_178_108/RSTA[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.972         Logic Levels: 1  
                                                                                   Logic: 0.342ns(31.376%), Route: 0.748ns(68.624%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 DRM_178_108/CLKA[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                           -0.022       6.912                          

 Data required time                                                  6.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.912                          
 Data arrival time                                                   3.972                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.940                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.530       3.972         nt_rstn_out      
 DRM_178_108/RSTB[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   3.972         Logic Levels: 1  
                                                                                   Logic: 0.342ns(31.376%), Route: 0.748ns(68.624%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 DRM_178_108/CLKB[0]                                                       r       u_key_config/x_scale_rom_inst/U_ipml_rom_x_scale_rom/U_ipml_spram_x_scale_rom/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                           -0.036       6.898                          

 Data required time                                                  6.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.898                          
 Data arrival time                                                   3.972                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.926                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.537       3.979         nt_rstn_out      
 CLMS_174_125/RSCO                 td                    0.092       4.071 f       u_key_config/h_num_reg[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.071         ntR80            
 CLMS_174_129/RSCI                                                         f       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.071         Logic Levels: 2  
                                                                                   Logic: 0.434ns(36.501%), Route: 0.755ns(63.499%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMS_174_129/CLK                                                          r       u_key_config/h_num_reg[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                            0.000       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   4.071                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.863                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[13]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_ce_4/opit_0_A2Q0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_190_116/CLK                                                          r       x_scale_2[13]/opit_0/CLK

 CLMA_190_116/Q1                   tco                   0.223       3.600 f       x_scale_2[13]/opit_0/Q
                                   net (fanout=4)        0.438       4.038         x_scale_2[13]    
 CLMA_186_148/Y0                   td                    0.376       4.414 r       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.331       4.745         scaler_3/u_calculator/N152
                                   td                    0.368       5.113 f       scaler_3/u_calculator/N56_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.113         scaler_3/u_calculator/N56_1.co [2]
 CLMA_182_140/Y3                   td                    0.387       5.500 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Y1
                                   net (fanout=3)        0.254       5.754         scaler_3/u_calculator/N57 [4]
 CLMA_182_148/Y2                   td                    0.381       6.135 f       scaler_3/u_calculator/N197_inv/gateop_perm/Z
                                   net (fanout=2)        0.437       6.572         scaler_3/u_calculator/N197
 CLMS_174_145/RS                                                           f       scaler_3/u_calculator/col_cnt_ce_4/opit_0_A2Q0/RS

 Data arrival time                                                   6.572         Logic Levels: 3  
                                                                                   Logic: 1.735ns(54.304%), Route: 1.460ns(45.696%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      16.674         ntclkbufg_1      
 CLMS_174_145/CLK                                                          r       scaler_3/u_calculator/col_cnt_ce_4/opit_0_A2Q0/CLK
 clock pessimism                                         0.173      16.847                          
 clock uncertainty                                      -0.050      16.797                          

 Recovery time                                          -0.476      16.321                          

 Data required time                                                 16.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.321                          
 Data arrival time                                                   6.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.749                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[13]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_sel_8/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_190_116/CLK                                                          r       x_scale_2[13]/opit_0/CLK

 CLMA_190_116/Q1                   tco                   0.223       3.600 f       x_scale_2[13]/opit_0/Q
                                   net (fanout=4)        0.438       4.038         x_scale_2[13]    
 CLMA_186_148/Y0                   td                    0.376       4.414 r       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.331       4.745         scaler_3/u_calculator/N152
                                   td                    0.368       5.113 f       scaler_3/u_calculator/N56_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.113         scaler_3/u_calculator/N56_1.co [2]
 CLMA_182_140/COUT                 td                    0.044       5.157 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.157         scaler_3/u_calculator/N56_1.co [4]
                                   td                    0.044       5.201 r       scaler_3/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.201         scaler_3/u_calculator/N56_1.co [6]
 CLMA_182_144/Y3                   td                    0.365       5.566 f       scaler_3/u_calculator/N56_1.fsub_7/gateop_A2/Y1
                                   net (fanout=3)        0.466       6.032         scaler_3/u_calculator/N57 [8]
 CLMS_170_153/Y2                   td                    0.150       6.182 f       scaler_3/u_calculator/N210/gateop_perm/Z
                                   net (fanout=2)        0.374       6.556         scaler_3/u_calculator/N210
 CLMA_182_148/RS                                                           f       scaler_3/u_calculator/col_cnt_sel_8/opit_0/RS

 Data arrival time                                                   6.556         Logic Levels: 4  
                                                                                   Logic: 1.570ns(49.387%), Route: 1.609ns(50.613%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      16.674         ntclkbufg_1      
 CLMA_182_148/CLK                                                          r       scaler_3/u_calculator/col_cnt_sel_8/opit_0/CLK
 clock pessimism                                         0.173      16.847                          
 clock uncertainty                                      -0.050      16.797                          

 Recovery time                                          -0.476      16.321                          

 Data required time                                                 16.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.321                          
 Data arrival time                                                   6.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.765                          
====================================================================================================

====================================================================================================

Startpoint  : x_scale_2[13]/opit_0/CLK
Endpoint    : scaler_3/u_calculator/col_cnt_sel_10/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_190_116/CLK                                                          r       x_scale_2[13]/opit_0/CLK

 CLMA_190_116/Q1                   tco                   0.223       3.600 f       x_scale_2[13]/opit_0/Q
                                   net (fanout=4)        0.438       4.038         x_scale_2[13]    
 CLMA_186_148/Y0                   td                    0.376       4.414 r       scaler_2/u_calculator/N74_mux3_1_inv/gateop_perm/Z
                                   net (fanout=10)       0.331       4.745         scaler_3/u_calculator/N152
                                   td                    0.368       5.113 f       scaler_3/u_calculator/N56_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.113         scaler_3/u_calculator/N56_1.co [2]
 CLMA_182_140/COUT                 td                    0.044       5.157 r       scaler_3/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.157         scaler_3/u_calculator/N56_1.co [4]
                                   td                    0.044       5.201 r       scaler_3/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.201         scaler_3/u_calculator/N56_1.co [6]
 CLMA_182_144/COUT                 td                    0.044       5.245 r       scaler_3/u_calculator/N56_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.245         scaler_3/u_calculator/N56_1.co [8]
 CLMA_182_148/Y1                   td                    0.366       5.611 f       scaler_3/u_calculator/N56_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.367       5.978         scaler_3/u_calculator/N57 [10]
 CLMA_174_144/Y3                   td                    0.151       6.129 f       scaler_3/u_calculator/N216/gateop_perm/Z
                                   net (fanout=2)        0.334       6.463         scaler_3/u_calculator/N216
 CLMA_174_148/RS                                                           f       scaler_3/u_calculator/col_cnt_sel_10/opit_0/RS

 Data arrival time                                                   6.463         Logic Levels: 5  
                                                                                   Logic: 1.616ns(52.366%), Route: 1.470ns(47.634%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                         13.500      13.500 r                        
 AA12                                                    0.000      13.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078      13.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735      14.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038      14.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428      15.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000      15.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895      16.674         ntclkbufg_1      
 CLMA_174_148/CLK                                                          r       scaler_3/u_calculator/col_cnt_sel_10/opit_0/CLK
 clock pessimism                                         0.173      16.847                          
 clock uncertainty                                      -0.050      16.797                          

 Recovery time                                          -0.476      16.321                          

 Data required time                                                 16.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.321                          
 Data arrival time                                                   6.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.858                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_78_164/CLK                                                           r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_78_164/Q1                    tco                   0.180       3.354 f       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.383       3.737         frame_buf/rd_buf/ddr_rstn_2d
 DRM_82_168/RSTA[0]                                                        f       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.737         Logic Levels: 0  
                                                                                   Logic: 0.180ns(31.972%), Route: 0.383ns(68.028%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 DRM_82_168/CLKA[0]                                                        r       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.544                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_78_164/CLK                                                           r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_78_164/Q1                    tco                   0.184       3.358 r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.383       3.741         frame_buf/rd_buf/ddr_rstn_2d
 DRM_82_128/RSTA[0]                                                        r       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.741         Logic Levels: 0  
                                                                                   Logic: 0.184ns(32.451%), Route: 0.383ns(67.549%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 DRM_82_128/CLKA[0]                                                        r       frame_buf/wr_buf_3/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.022       3.171                          

 Data required time                                                  3.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.171                          
 Data arrival time                                                   3.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.570                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735       0.813 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895       3.174         ntclkbufg_1      
 CLMA_78_164/CLK                                                           r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMA_78_164/Q1                    tco                   0.184       3.358 r       frame_buf/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=28)       0.424       3.782         frame_buf/rd_buf/ddr_rstn_2d
 DRM_82_212/RSTA[0]                                                        r       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.782         Logic Levels: 0  
                                                                                   Logic: 0.184ns(30.263%), Route: 0.424ns(69.737%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 DRM_82_212/CLKA[0]                                                        r       frame_buf/wr_buf_2/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.022       3.171                          

 Data required time                                                  3.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.171                          
 Data arrival time                                                   3.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.611                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185    2203.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378    2203.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173    2204.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360    2204.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.516    2205.924         nt_rstn_out      
 CLMA_90_161/Y0                    td                    0.150    2206.074 f       N76/gateop_perm/Z
                                   net (fanout=171)      1.922    2207.996         N76              
 CLMA_218_80/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/RS

 Data arrival time                                                2207.996         Logic Levels: 3  
                                                                                   Logic: 1.111ns(22.641%), Route: 3.796ns(77.359%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMA_218_80/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Recovery time                                          -0.476    2203.148                          

 Data required time                                               2203.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.148                          
 Data arrival time                                                2207.996                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.848                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185    2203.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378    2203.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173    2204.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360    2204.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.516    2205.924         nt_rstn_out      
 CLMA_90_161/Y0                    td                    0.150    2206.074 f       N76/gateop_perm/Z
                                   net (fanout=171)      1.922    2207.996         N76              
 CLMA_218_80/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/RS

 Data arrival time                                                2207.996         Logic Levels: 3  
                                                                                   Logic: 1.111ns(22.641%), Route: 3.796ns(77.359%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMA_218_80/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Recovery time                                          -0.476    2203.148                          

 Data required time                                               2203.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.148                          
 Data arrival time                                                2207.996                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.848                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : pix_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.085  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      2200.000    2200.000 r                        
 P20                                                     0.000    2200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    2200.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    2200.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2200.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    2200.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478    2201.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079    2201.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614    2202.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000    2202.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925    2203.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223    2203.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185    2203.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378    2203.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173    2204.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360    2204.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.516    2205.924         nt_rstn_out      
 CLMA_90_161/Y0                    td                    0.150    2206.074 f       N76/gateop_perm/Z
                                   net (fanout=171)      1.922    2207.996         N76              
 CLMA_218_80/RS                                                            f       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

 Data arrival time                                                2207.996         Logic Levels: 3  
                                                                                   Logic: 1.111ns(22.641%), Route: 3.796ns(77.359%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                       2200.500    2200.500 r                        
 AA12                                                    0.000    2200.500 r       pixclk_in (port) 
                                   net (fanout=1)        0.078    2200.578         pixclk_in        
 IOBD_161_0/DIN                    td                    0.735    2201.313 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    2201.313         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    2201.351 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    2202.779         _N32             
 USCM_84_109/CLK_USCM              td                    0.000    2202.779 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.895    2203.674         ntclkbufg_1      
 CLMA_218_80/CLK                                                           r       scale_fifo_inst_2/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000    2203.674                          
 clock uncertainty                                      -0.050    2203.624                          

 Recovery time                                          -0.476    2203.148                          

 Data required time                                               2203.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                               2203.148                          
 Data arrival time                                                2207.996                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.848                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/de_delay[0]/opit_0_inv/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.829       4.271         nt_rstn_out      
 CLMS_202_145/RSCO                 td                    0.092       4.363 f       u_rgb_hsv/hs_delay[2]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       4.363         ntR712           
 CLMS_202_149/RSCI                                                         f       u_hsv_rgb/de_delay[0]/opit_0_inv/RS

 Data arrival time                                                   4.363         Logic Levels: 2  
                                                                                   Logic: 0.434ns(29.305%), Route: 1.047ns(70.695%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMS_202_149/CLK                                                          r       u_hsv_rgb/de_delay[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Removal time                                            0.000       3.427                          

 Data required time                                                  3.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.427                          
 Data arrival time                                                   4.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.936                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/de_delay[3]/opit_0_inv/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.829       4.271         nt_rstn_out      
 CLMA_202_144/RSCO                 td                    0.092       4.363 f       u_rgb_hsv/vs_delay[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.363         ntR714           
 CLMA_202_148/RSCI                                                         f       u_hsv_rgb/de_delay[3]/opit_0_inv/RS

 Data arrival time                                                   4.363         Logic Levels: 2  
                                                                                   Logic: 0.434ns(29.305%), Route: 1.047ns(70.695%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_202_148/CLK                                                          r       u_hsv_rgb/de_delay[3]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Removal time                                            0.000       3.427                          

 Data required time                                                  3.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.427                          
 Data arrival time                                                   4.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.936                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hsv_rgb/hs_delay[1]/opit_0_inv/RS
Path Group  : pix_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.829       4.271         nt_rstn_out      
 CLMA_202_144/RSCO                 td                    0.092       4.363 f       u_rgb_hsv/vs_delay[2]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.363         ntR714           
 CLMA_202_148/RSCI                                                         f       u_hsv_rgb/hs_delay[1]/opit_0_inv/RS

 Data arrival time                                                   4.363         Logic Levels: 2  
                                                                                   Logic: 0.434ns(29.305%), Route: 1.047ns(70.695%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.078       0.078         pixclk_in        
 IOBD_161_0/DIN                    td                    0.861       0.939 r       pixclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         pixclk_in_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       pixclk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=926)      0.925       3.377         ntclkbufg_1      
 CLMA_202_148/CLK                                                          r       u_hsv_rgb/hs_delay[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Removal time                                            0.000       3.427                          

 Data required time                                                  3.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.427                          
 Data arrival time                                                   4.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.936                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/rd_start_en/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.198
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.579       5.987         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.150       6.137 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       1.638       7.775         u_top_sd_rw/N36  
 CLMS_114_229/RS                                                           f       u_top_sd_rw/u_data_gen/rd_start_en/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.775         Logic Levels: 3  
                                                                                   Logic: 1.111ns(23.709%), Route: 3.575ns(76.291%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.895      23.198         ntclkbufg_5      
 CLMS_114_229/CLK                                                          r       u_top_sd_rw/u_data_gen/rd_start_en/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146      23.344                          
 clock uncertainty                                      -0.150      23.194                          

 Recovery time                                          -0.476      22.718                          

 Data required time                                                 22.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.718                          
 Data arrival time                                                   7.775                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.943                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_data_gen/sd_init_done_d1/opit_0/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.308
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.579       5.987         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.150       6.137 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       1.429       7.566         u_top_sd_rw/N36  
 CLMA_110_225/RSCO                 td                    0.113       7.679 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[23]/opit_0/RSOUT
                                   net (fanout=3)        0.000       7.679         ntR1510          
 CLMA_110_229/RSCO                 td                    0.113       7.792 f       u_top_sd_rw/u_data_gen/rd_sec_addr[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.792         ntR1509          
 CLMA_110_233/RSCO                 td                    0.113       7.905 f       u_top_sd_rw/u_data_gen/rd_sec_addr[20]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.905         ntR1508          
 CLMA_110_237/RSCO                 td                    0.113       8.018 f       u_top_sd_rw/u_data_gen/rd_sec_addr[22]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.018         ntR1507          
 CLMA_110_241/RSCO                 td                    0.113       8.131 f       u_top_sd_rw/u_data_gen/sd_init_done_d0/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.131         ntR1506          
 CLMA_110_245/RSCO                 td                    0.113       8.244 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.244         ntR1505          
 CLMA_110_249/RSCO                 td                    0.113       8.357 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.357         ntR1504          
 CLMA_110_253/RSCI                                                         f       u_top_sd_rw/u_data_gen/sd_init_done_d1/opit_0/RS

 Data arrival time                                                   8.357         Logic Levels: 10 
                                                                                   Logic: 1.902ns(36.105%), Route: 3.366ns(63.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.005      23.308         ntclkbufg_5      
 CLMA_110_253/CLK                                                          r       u_top_sd_rw/u_data_gen/sd_init_done_d1/opit_0/CLK
 clock pessimism                                         0.146      23.454                          
 clock uncertainty                                      -0.150      23.304                          

 Recovery time                                           0.000      23.304                          

 Data required time                                                 23.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.304                          
 Data arrival time                                                   8.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.947                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_en_d0/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.308
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.579       5.987         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.150       6.137 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       1.429       7.566         u_top_sd_rw/N36  
 CLMA_110_225/RSCO                 td                    0.113       7.679 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[23]/opit_0/RSOUT
                                   net (fanout=3)        0.000       7.679         ntR1510          
 CLMA_110_229/RSCO                 td                    0.113       7.792 f       u_top_sd_rw/u_data_gen/rd_sec_addr[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.792         ntR1509          
 CLMA_110_233/RSCO                 td                    0.113       7.905 f       u_top_sd_rw/u_data_gen/rd_sec_addr[20]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.905         ntR1508          
 CLMA_110_237/RSCO                 td                    0.113       8.018 f       u_top_sd_rw/u_data_gen/rd_sec_addr[22]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.018         ntR1507          
 CLMA_110_241/RSCO                 td                    0.113       8.131 f       u_top_sd_rw/u_data_gen/sd_init_done_d0/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.131         ntR1506          
 CLMA_110_245/RSCO                 td                    0.113       8.244 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_flag/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.244         ntR1505          
 CLMA_110_249/RSCO                 td                    0.113       8.357 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_busy/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.357         ntR1504          
 CLMA_110_253/RSCI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_en_d0/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.357         Logic Levels: 10 
                                                                                   Logic: 1.902ns(36.105%), Route: 3.366ns(63.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      21.310         _N34             
 PLL_158_303/CLK_OUT0              td                    0.078      21.388 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915      22.303         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000      22.303 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.005      23.308         ntclkbufg_5      
 CLMA_110_253/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rd_en_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146      23.454                          
 clock uncertainty                                      -0.150      23.304                          

 Recovery time                                           0.000      23.304                          

 Data required time                                                 23.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.304                          
 Data arrival time                                                   8.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.947                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.077       4.519         nt_rstn_out      
 DRM_178_252/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.519         Logic Levels: 1  
                                                                                   Logic: 0.342ns(20.892%), Route: 1.295ns(79.108%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 DRM_178_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.146       3.377                          
 clock uncertainty                                       0.150       3.527                          

 Removal time                                           -0.022       3.505                          

 Data required time                                                  3.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.505                          
 Data arrival time                                                   4.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.014                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.523
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.200       4.642         nt_rstn_out      
 DRM_234_252/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.642         Logic Levels: 1  
                                                                                   Logic: 0.342ns(19.432%), Route: 1.418ns(80.568%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      1.037       3.523         ntclkbufg_5      
 DRM_234_252/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.146       3.377                          
 clock uncertainty                                       0.150       3.527                          

 Removal time                                           -0.022       3.505                          

 Data required time                                                  3.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.505                          
 Data arrival time                                                   4.642                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.137                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.411
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.128       4.570         nt_rstn_out      
 DRM_178_232/RSTA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.570         Logic Levels: 1  
                                                                                   Logic: 0.342ns(20.261%), Route: 1.346ns(79.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_303/CLK_OUT0              td                    0.083       1.554 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       2.486         clk_ref          
 USCM_84_111/CLK_USCM              td                    0.000       2.486 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=157)      0.925       3.411         ntclkbufg_5      
 DRM_178_232/CLKA[0]                                                       r       u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.146       3.265                          
 clock uncertainty                                       0.150       3.415                          

 Removal time                                           -0.022       3.393                          

 Data required time                                                  3.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.393                          
 Data arrival time                                                   4.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.177                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.579       5.987         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.150       6.137 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       1.429       7.566         u_top_sd_rw/N36  
 CLMA_110_224/RSCO                 td                    0.113       7.679 f       u_top_sd_rw/u_data_gen/rd_sec_addr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.679         ntR1528          
 CLMA_110_228/RSCO                 td                    0.113       7.792 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.792         ntR1527          
 CLMA_110_232/RSCO                 td                    0.113       7.905 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[29]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.905         ntR1526          
 CLMA_110_236/RSCO                 td                    0.113       8.018 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[30]/opit_0/RSOUT
                                   net (fanout=1)        0.000       8.018         ntR1525          
 CLMA_110_240/RSCO                 td                    0.113       8.131 f       u_top_sd_rw/u_data_gen/rd_sec_addr[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.131         ntR1524          
 CLMA_110_244/RSCO                 td                    0.113       8.244 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[4]/opit_0_A2Q1/RSOUT
                                   net (fanout=3)        0.000       8.244         ntR1523          
 CLMA_110_248/RSCI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.244         Logic Levels: 9  
                                                                                   Logic: 1.789ns(34.704%), Route: 3.366ns(65.296%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMA_110_248/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146      13.340                          
 clock uncertainty                                      -0.150      13.190                          

 Recovery time                                           0.000      13.190                          

 Data required time                                                 13.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.190                          
 Data arrival time                                                   8.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.946                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.579       5.987         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.150       6.137 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       1.429       7.566         u_top_sd_rw/N36  
 CLMA_110_224/RSCO                 td                    0.113       7.679 f       u_top_sd_rw/u_data_gen/rd_sec_addr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.679         ntR1528          
 CLMA_110_228/RSCO                 td                    0.113       7.792 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.792         ntR1527          
 CLMA_110_232/RSCO                 td                    0.113       7.905 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[29]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.905         ntR1526          
 CLMA_110_236/RSCO                 td                    0.113       8.018 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[30]/opit_0/RSOUT
                                   net (fanout=1)        0.000       8.018         ntR1525          
 CLMA_110_240/RSCO                 td                    0.113       8.131 f       u_top_sd_rw/u_data_gen/rd_sec_addr[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.131         ntR1524          
 CLMA_110_244/RSCO                 td                    0.113       8.244 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[4]/opit_0_A2Q1/RSOUT
                                   net (fanout=3)        0.000       8.244         ntR1523          
 CLMA_110_248/RSCI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.244         Logic Levels: 9  
                                                                                   Logic: 1.789ns(34.704%), Route: 3.366ns(65.296%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMA_110_248/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.146      13.340                          
 clock uncertainty                                      -0.150      13.190                          

 Recovery time                                           0.000      13.190                          

 Data required time                                                 13.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.190                          
 Data arrival time                                                   8.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.946                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]/opit_0_AQ/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.194
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.579       5.987         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.150       6.137 f       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       1.429       7.566         u_top_sd_rw/N36  
 CLMA_110_224/RSCO                 td                    0.113       7.679 f       u_top_sd_rw/u_data_gen/rd_sec_addr[2]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.679         ntR1528          
 CLMA_110_228/RSCO                 td                    0.113       7.792 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[28]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.792         ntR1527          
 CLMA_110_232/RSCO                 td                    0.113       7.905 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[29]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.905         ntR1526          
 CLMA_110_236/RSCO                 td                    0.113       8.018 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/cmd_rd[30]/opit_0/RSOUT
                                   net (fanout=1)        0.000       8.018         ntR1525          
 CLMA_110_240/RSCO                 td                    0.113       8.131 f       u_top_sd_rw/u_data_gen/rd_sec_addr[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.131         ntR1524          
 CLMA_110_244/RSCO                 td                    0.113       8.244 f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[4]/opit_0_A2Q1/RSOUT
                                   net (fanout=3)        0.000       8.244         ntR1523          
 CLMA_110_248/RSCI                                                         f       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]/opit_0_AQ/RS

 Data arrival time                                                   8.244         Logic Levels: 9  
                                                                                   Logic: 1.789ns(34.704%), Route: 3.366ns(65.296%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463      11.310         _N34             
 PLL_158_303/CLK_OUT1              td                    0.074      11.384 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.915      12.299         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      12.299 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       0.895      13.194         ntclkbufg_6      
 CLMA_110_248/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]/opit_0_AQ/CLK
 clock pessimism                                         0.146      13.340                          
 clock uncertainty                                      -0.150      13.190                          

 Recovery time                                           0.000      13.190                          

 Data required time                                                 13.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.190                          
 Data arrival time                                                   8.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.946                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184     103.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218     103.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158     103.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.234     104.676         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.130     104.806 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       0.285     105.091         u_top_sd_rw/N36  
 CLMA_174_256/RSCO                 td                    0.085     105.176 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     105.176         ntR1566          
 CLMA_174_260/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                 105.176         Logic Levels: 3  
                                                                                   Logic: 0.557ns(24.281%), Route: 1.737ns(75.719%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      90.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      90.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      90.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      91.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      91.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      92.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      92.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      93.519         ntclkbufg_6      
 CLMA_174_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.146      93.373                          
 clock uncertainty                                       0.150      93.523                          

 Removal time                                            0.000      93.523                          

 Data required time                                                 93.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 93.523                          
 Data arrival time                                                 105.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.653                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184     103.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218     103.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158     103.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.234     104.676         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.130     104.806 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       0.285     105.091         u_top_sd_rw/N36  
 CLMA_174_256/RSCO                 td                    0.085     105.176 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     105.176         ntR1566          
 CLMA_174_260/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                 105.176         Logic Levels: 3  
                                                                                   Logic: 0.557ns(24.281%), Route: 1.737ns(75.719%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      90.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      90.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      90.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      91.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      91.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      92.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      92.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      93.519         ntclkbufg_6      
 CLMA_174_260/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.146      93.373                          
 clock uncertainty                                       0.150      93.523                          

 Removal time                                            0.000      93.523                          

 Data required time                                                 93.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 93.523                          
 Data arrival time                                                 105.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.653                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.491  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.146

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184     103.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218     103.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158     103.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.234     104.676         nt_rstn_out      
 CLMS_170_277/Y0                   td                    0.130     104.806 r       u_top_sd_rw/N36/gateop_perm/Z
                                   net (fanout=69)       0.285     105.091         u_top_sd_rw/N36  
 CLMA_174_256/RSCO                 td                    0.085     105.176 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000     105.176         ntR1566          
 CLMA_174_260/RSCO                 td                    0.085     105.261 r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000     105.261         ntR1565          
 CLMA_174_264/RSCI                                                         r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                 105.261         Logic Levels: 4  
                                                                                   Logic: 0.642ns(26.986%), Route: 1.737ns(73.014%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        90.000      90.000 r                        
 P20                                                     0.000      90.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      90.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861      90.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      90.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058      90.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478      91.471         _N34             
 PLL_158_303/CLK_OUT1              td                    0.079      91.550 r       u_top_sd_rw/pll_clk_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.932      92.482         u_top_sd_rw/clk_ref_180deg
 USCM_84_114/CLK_USCM              td                    0.000      92.482 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=35)       1.037      93.519         ntclkbufg_6      
 CLMA_174_264/CLK                                                          r       u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.146      93.373                          
 clock uncertainty                                       0.150      93.523                          

 Removal time                                            0.000      93.523                          

 Data required time                                                 93.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 93.523                          
 Data arrival time                                                 105.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMS_226_209/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/CLK

 CLMS_226_209/Q2                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.174       8.981         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [3]
 CLMS_226_205/Y1                   td                    0.360       9.341 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.365       9.706         u_top_sd_rw/ethernet_test/eth_udp_test/_N89439
 CLMA_226_216/Y1                   td                    0.222       9.928 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.074      10.002         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
 CLMA_226_216/Y0                   td                    0.378      10.380 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.384      10.764         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_226_200/Y0                   td                    0.150      10.914 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.453      11.367         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
 CLMS_226_201/Y3                   td                    0.243      11.610 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.331      11.941         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
 CLMA_230_196/Y1                   td                    0.151      12.092 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.490      12.582         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_230_197/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.582         Logic Levels: 6  
                                                                                   Logic: 1.727ns(43.197%), Route: 2.271ns(56.803%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMA_230_197/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Recovery time                                          -0.476    1008.039                          

 Data required time                                               1008.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.039                          
 Data arrival time                                                  12.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMS_226_209/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/CLK

 CLMS_226_209/Q2                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.174       8.981         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [3]
 CLMS_226_205/Y1                   td                    0.360       9.341 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.365       9.706         u_top_sd_rw/ethernet_test/eth_udp_test/_N89439
 CLMA_226_216/Y1                   td                    0.222       9.928 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.074      10.002         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
 CLMA_226_216/Y0                   td                    0.378      10.380 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.384      10.764         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_226_200/Y0                   td                    0.150      10.914 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.453      11.367         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
 CLMS_226_201/Y3                   td                    0.243      11.610 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.331      11.941         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
 CLMA_230_196/Y1                   td                    0.151      12.092 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.490      12.582         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_230_197/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.582         Logic Levels: 6  
                                                                                   Logic: 1.727ns(43.197%), Route: 2.271ns(56.803%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMA_230_197/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Recovery time                                          -0.476    1008.039                          

 Data required time                                               1008.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.039                          
 Data arrival time                                                  12.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.367
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMS_226_209/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/CLK

 CLMS_226_209/Q2                   tco                   0.223       8.807 f       u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.174       8.981         u_top_sd_rw/ethernet_test/eth_udp_test/wait_cnt [3]
 CLMS_226_205/Y1                   td                    0.360       9.341 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_4/gateop_perm/Z
                                   net (fanout=1)        0.365       9.706         u_top_sd_rw/ethernet_test/eth_udp_test/_N89439
 CLMA_226_216/Y1                   td                    0.222       9.928 r       u_top_sd_rw/ethernet_test/eth_udp_test/N211_28/gateop_perm/Z
                                   net (fanout=1)        0.074      10.002         u_top_sd_rw/ethernet_test/eth_udp_test/_N89463
 CLMA_226_216/Y0                   td                    0.378      10.380 f       u_top_sd_rw/ethernet_test/eth_udp_test/N211_32/gateop_perm/Z
                                   net (fanout=9)        0.384      10.764         u_top_sd_rw/ethernet_test/eth_udp_test/N17571 [5]
 CLMA_226_200/Y0                   td                    0.150      10.914 f       u_top_sd_rw/ethernet_test/eth_udp_test/state_3/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.453      11.367         u_top_sd_rw/ethernet_test/eth_udp_test/state_n [3]
 CLMS_226_201/Y3                   td                    0.243      11.610 f       u_top_sd_rw/ethernet_test/eth_udp_test/N234_10/gateop/F
                                   net (fanout=2)        0.331      11.941         u_top_sd_rw/ethernet_test/eth_udp_test/_N80320
 CLMA_230_196/Y1                   td                    0.151      12.092 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.408      12.500         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_242_212/RS                                                           f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/RS

 Data arrival time                                                  12.500         Logic Levels: 6  
                                                                                   Logic: 1.727ns(44.101%), Route: 2.189ns(55.899%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                      1000.000    1000.000 r                        
 F14                                                     0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057    1000.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452    1002.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038    1002.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363    1002.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069    1004.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493    1006.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000    1006.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895    1007.367         u_top_sd_rw/rgmii_clk
 CLMA_242_212/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.syn_rempty/opit_0_A2Q1/CLK
 clock pessimism                                         1.198    1008.565                          
 clock uncertainty                                      -0.050    1008.515                          

 Recovery time                                          -0.476    1008.039                          

 Data required time                                               1008.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1008.039                          
 Data arrival time                                                  12.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMA_222_200/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_222_200/Q1                   tco                   0.184       7.551 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.297       7.848         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_230_196/Y1                   td                    0.178       8.026 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.210       8.236         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 DRM_234_192/RSTB[0]                                                       f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   8.236         Logic Levels: 1  
                                                                                   Logic: 0.362ns(41.657%), Route: 0.507ns(58.343%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 DRM_234_192/CLKB[0]                                                       r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -1.198       7.386                          
 clock uncertainty                                       0.000       7.386                          

 Removal time                                           -0.018       7.368                          

 Data required time                                                  7.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.368                          
 Data arrival time                                                   8.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.868                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMA_222_200/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_222_200/Q1                   tco                   0.184       7.551 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.297       7.848         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_230_196/Y1                   td                    0.178       8.026 f       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.210       8.236         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 DRM_234_192/RSTA[0]                                                       f       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.236         Logic Levels: 1  
                                                                                   Logic: 0.362ns(41.657%), Route: 0.507ns(58.343%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 DRM_234_192/CLKA[0]                                                       r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.198       7.386                          
 clock uncertainty                                       0.000       7.386                          

 Removal time                                           -0.038       7.348                          

 Data required time                                                  7.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.348                          
 Data arrival time                                                   8.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.888                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : hdmi_ddr_ov5640_top|rgmii_rxc
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.584
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  -1.198

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.452       2.509 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.509         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.038       2.547 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.363       2.910         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.069       4.979 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.493       6.472         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       6.472 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.895       7.367         u_top_sd_rw/rgmii_clk
 CLMA_222_200/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/CLK

 CLMA_222_200/Q1                   tco                   0.184       7.551 r       u_top_sd_rw/ethernet_test/eth_udp_test/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.297       7.848         u_top_sd_rw/ethernet_test/eth_udp_test/state_5
 CLMA_230_196/Y1                   td                    0.177       8.025 r       u_top_sd_rw/ethernet_test/eth_udp_test/N93/gateop_perm/Z
                                   net (fanout=7)        0.244       8.269         u_top_sd_rw/ethernet_test/eth_udp_test/fifo_rst
 CLMA_242_196/RSCO                 td                    0.085       8.354 r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.354         ntR587           
 CLMA_242_200/RSCI                                                         r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.354         Logic Levels: 2  
                                                                                   Logic: 0.446ns(45.187%), Route: 0.541ns(54.813%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|rgmii_rxc (rising edge)
                                                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.057       0.057         rgmii_rxc        
 IOBD_240_376/DIN                  td                    2.711       2.768 r       rgmii_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.768         rgmii_rxc_ibuf/ntD
 IOL_243_374/INCK                  td                    0.058       2.826 r       rgmii_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.370       3.196         _N35             
 IOCKDLY_84_360/CLK_OUT            td                    2.942       6.138 r       u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_clk_delay/opit_0/CLKOUT
                                   net (fanout=1)        1.521       7.659         u_top_sd_rw/ethernet_test/rgmii_interface/rgmii_rxc_ibuf
 USCM_84_108/CLK_USCM              td                    0.000       7.659 r       u_top_sd_rw/ethernet_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg/CLKOUT
                                   net (fanout=2232)     0.925       8.584         u_top_sd_rw/rgmii_clk
 CLMA_242_200/CLK                                                          r       u_top_sd_rw/ethernet_test/eth_udp_test/u_sync_fifo_2048x8b/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -1.198       7.386                          
 clock uncertainty                                       0.000       7.386                          

 Removal time                                            0.000       7.386                          

 Data required time                                                  7.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.386                          
 Data arrival time                                                   8.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.968                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223       3.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185       3.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378       3.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173       4.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360       4.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      1.106       5.514         nt_rstn_out      
 CLMA_274_100/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   5.514         Logic Levels: 2  
                                                                                   Logic: 0.961ns(39.629%), Route: 1.464ns(60.371%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463     101.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000     101.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895     102.882         ntclkbufg_4      
 CLMA_274_100/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Recovery time                                          -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   5.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.930                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.846       4.288         nt_rstn_out      
 CLMA_274_100/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   4.288         Logic Levels: 1  
                                                                                   Logic: 0.342ns(24.324%), Route: 1.064ns(75.676%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478       1.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       2.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.089         ntclkbufg_4      
 CLMA_274_100/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Removal time                                           -0.187       2.714                          

 Data required time                                                  2.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.714                          
 Data arrival time                                                   4.288                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.574                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.671
  Launch Clock Delay      :  7.212
  Clock Pessimism Removal :  0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.283       7.495 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       1.768       9.263         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_54_316/RSTA[0]                                                        f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.263         Logic Levels: 0  
                                                                                   Logic: 0.283ns(13.798%), Route: 1.768ns(86.202%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.005      30.471         ntclkbufg_3      
 DRM_54_316/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.621      31.092                          
 clock uncertainty                                      -0.050      31.042                          

 Recovery time                                          -0.042      31.000                          

 Data required time                                                 31.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.000                          
 Data arrival time                                                   9.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.737                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.671
  Launch Clock Delay      :  7.212
  Clock Pessimism Removal :  0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.283       7.495 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       1.613       9.108         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_316/RSTA[0]                                                        f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   9.108         Logic Levels: 0  
                                                                                   Logic: 0.283ns(14.926%), Route: 1.613ns(85.074%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      1.005      30.471         ntclkbufg_3      
 DRM_82_316/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.621      31.092                          
 clock uncertainty                                      -0.050      31.042                          

 Recovery time                                          -0.042      31.000                          

 Data required time                                                 31.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.000                          
 Data arrival time                                                   9.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.892                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.607
  Launch Clock Delay      :  7.212
  Clock Pessimism Removal :  0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.283       7.495 f       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       1.400       8.895         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_24/RSTA[0]                                                         f       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   8.895         Logic Levels: 0  
                                                                                   Logic: 0.283ns(16.815%), Route: 1.400ns(83.185%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.941      30.407         ntclkbufg_3      
 DRM_82_24/CLKA[0]                                                         r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                         0.621      31.028                          
 clock uncertainty                                      -0.050      30.978                          

 Recovery time                                          -0.042      30.936                          

 Data required time                                                 30.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.936                          
 Data arrival time                                                   8.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.041                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  6.561
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311       4.183         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.383 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.383         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.383 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.666         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.666 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.561         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.236       6.797 r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.326       7.123         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_142_168/RSTA[0]                                                       r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.123         Logic Levels: 0  
                                                                                   Logic: 0.236ns(41.993%), Route: 0.326ns(58.007%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 DRM_142_168/CLKA[0]                                                       r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.632       6.580                          
 clock uncertainty                                       0.000       6.580                          

 Removal time                                           -0.022       6.558                          

 Data required time                                                  6.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.558                          
 Data arrival time                                                   7.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.565                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  6.561
  Clock Pessimism Removal :  -0.632

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311       4.183         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.383 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.383         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.383 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.666         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.666 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.561         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.236       6.797 r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.539       7.336         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_148/RSTA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.336         Logic Levels: 0  
                                                                                   Logic: 0.236ns(30.452%), Route: 0.539ns(69.548%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 DRM_82_148/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.632       6.580                          
 clock uncertainty                                       0.000       6.580                          

 Removal time                                           -0.022       6.558                          

 Data required time                                                  6.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.558                          
 Data arrival time                                                   7.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.778                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  6.561
  Clock Pessimism Removal :  -0.621

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311       4.183         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.383 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.383         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.383 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.666         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       5.666 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895       6.561         ntclkbufg_3      
 CLMA_138_148/CLK                                                          r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/CLK

 CLMA_138_148/Y2                   tco                   0.236       6.797 r       frame_buf/wr_buf_4/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.715       7.512         frame_buf/wr_buf_4/ddr_rstn_2d
 DRM_82_108/RSTA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   7.512         Logic Levels: 0  
                                                                                   Logic: 0.236ns(24.816%), Route: 0.715ns(75.184%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 DRM_82_108/CLKA[0]                                                        r       frame_buf/wr_buf_4/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.621       6.591                          
 clock uncertainty                                       0.000       6.591                          

 Removal time                                           -0.022       6.569                          

 Data required time                                                  6.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.569                          
 Data arrival time                                                   7.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.943                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.491   11404.899         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.224   11405.123 f       N121/gateop_perm/Z
                                   net (fanout=84)       0.687   11405.810         N121             
 APM_206_80/RST_X                                                          f       scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                               11405.810         Logic Levels: 3  
                                                                                   Logic: 1.185ns(43.550%), Route: 1.536ns(56.450%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311   11404.383         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.583         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.866         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.866 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.761         ntclkbufg_3      
 APM_206_80/CLK                                                            r       scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11406.761                          
 clock uncertainty                                      -0.050   11406.711                          

 Recovery time                                          -0.924   11405.787                          

 Data required time                                              11405.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11405.787                          
 Data arrival time                                               11405.810                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.023                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.491   11404.899         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.224   11405.123 f       N121/gateop_perm/Z
                                   net (fanout=84)       1.132   11406.255         N121             
 CLMA_186_40/RS                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                               11406.255         Logic Levels: 3  
                                                                                   Logic: 1.185ns(37.429%), Route: 1.981ns(62.571%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311   11404.383         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.583         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.866         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.866 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.761         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000   11406.761                          
 clock uncertainty                                      -0.050   11406.711                          

 Recovery time                                          -0.476   11406.235                          

 Data required time                                              11406.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.235                          
 Data arrival time                                               11406.255                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.020                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.472  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.491   11404.899         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.224   11405.123 f       N121/gateop_perm/Z
                                   net (fanout=84)       1.132   11406.255         N121             
 CLMA_186_40/RS                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                               11406.255         Logic Levels: 3  
                                                                                   Logic: 1.185ns(37.429%), Route: 1.981ns(62.571%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 W6                                                      0.000   11400.200 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071   11400.271         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735   11401.006 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.006         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066   11401.072 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311   11404.383         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11404.583         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000   11404.583 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283   11405.866         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000   11405.866 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895   11406.761         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000   11406.761                          
 clock uncertainty                                      -0.050   11406.711                          

 Recovery time                                          -0.476   11406.235                          

 Data required time                                              11406.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11406.235                          
 Data arrival time                                               11406.255                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.020                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.391       3.833         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.159       3.992 r       N121/gateop_perm/Z
                                   net (fanout=84)       0.301       4.293         N121             
 DRM_178_88/RSTA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.293         Logic Levels: 2  
                                                                                   Logic: 0.501ns(35.507%), Route: 0.910ns(64.493%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 DRM_178_88/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       7.212                          
 clock uncertainty                                       0.050       7.262                          

 Removal time                                           -0.060       7.202                          

 Data required time                                                  7.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.202                          
 Data arrival time                                                   4.293                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.909                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.391       3.833         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.159       3.992 r       N121/gateop_perm/Z
                                   net (fanout=84)       0.301       4.293         N121             
 DRM_178_88/RSTB[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.293         Logic Levels: 2  
                                                                                   Logic: 0.501ns(35.507%), Route: 0.910ns(64.493%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 DRM_178_88/CLKB[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.000       7.212                          
 clock uncertainty                                       0.050       7.262                          

 Removal time                                           -0.063       7.199                          

 Data required time                                                  7.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.199                          
 Data arrival time                                                   4.293                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.906                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.391       3.833         nt_rstn_out      
 CLMS_174_109/Y1                   td                    0.159       3.992 r       N121/gateop_perm/Z
                                   net (fanout=84)       0.340       4.332         N121             
 APM_206_104/RST_X                                                         r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                                   4.332         Logic Levels: 2  
                                                                                   Logic: 0.501ns(34.552%), Route: 0.949ns(65.448%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685       4.713         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       4.981 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.981         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.981 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.287         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000       6.287 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925       7.212         ntclkbufg_3      
 APM_206_104/CLK                                                           r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000       7.212                          
 clock uncertainty                                       0.050       7.262                          

 Removal time                                           -0.064       7.198                          

 Data required time                                                  7.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.198                          
 Data arrival time                                                   4.332                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.866                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    2.854  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910      14.838         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.838 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.763         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.221      15.984 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.068      17.052         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.151      17.203 f       N121/gateop_perm/Z
                                   net (fanout=84)       0.687      17.890         N121             
 APM_206_80/RST_X                                                          f       scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                                  17.890         Logic Levels: 1  
                                                                                   Logic: 0.372ns(17.489%), Route: 1.755ns(82.511%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.361         ntclkbufg_3      
 APM_206_80/CLK                                                            r       scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.156      30.517                          
 clock uncertainty                                      -0.050      30.467                          

 Recovery time                                          -0.924      29.543                          

 Data required time                                                 29.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.543                          
 Data arrival time                                                  17.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.653                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    2.854  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910      14.838         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.838 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.763         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.221      15.984 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.068      17.052         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.151      17.203 f       N121/gateop_perm/Z
                                   net (fanout=84)       1.132      18.335         N121             
 CLMA_186_40/RS                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  18.335         Logic Levels: 1  
                                                                                   Logic: 0.372ns(14.463%), Route: 2.200ns(85.537%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.361         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.156      30.517                          
 clock uncertainty                                      -0.050      30.467                          

 Recovery time                                          -0.476      29.991                          

 Data required time                                                 29.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.991                          
 Data arrival time                                                  18.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.656                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    2.854  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.561
  Launch Clock Delay      :  3.863
  Clock Pessimism Removal :  0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      12.832 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.832         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      12.928 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.910      14.838         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      14.838 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.763         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.221      15.984 f       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       1.068      17.052         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.151      17.203 f       N121/gateop_perm/Z
                                   net (fanout=84)       1.132      18.335         N121             
 CLMA_186_40/RS                                                            f       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                  18.335         Logic Levels: 1  
                                                                                   Logic: 0.372ns(14.463%), Route: 2.200ns(85.537%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.311      27.983         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.183 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.183         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.183 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.466         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      29.466 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.895      30.361         ntclkbufg_3      
 CLMA_186_40/CLK                                                           r       scale_fifo_inst_4/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.156      30.517                          
 clock uncertainty                                      -0.050      30.467                          

 Recovery time                                          -0.476      29.991                          

 Data required time                                                 29.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.991                          
 Data arrival time                                                  18.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.656                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      26.419         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.419 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.314         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.182      27.496 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       0.815      28.311         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.131      28.442 r       N121/gateop_perm/Z
                                   net (fanout=84)       0.301      28.743         N121             
 DRM_178_88/RSTA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  28.743         Logic Levels: 1  
                                                                                   Logic: 0.313ns(21.903%), Route: 1.116ns(78.097%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685      28.513         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.781 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.781         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.781 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.087         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.087 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.012         ntclkbufg_3      
 DRM_178_88/CLKA[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.156      30.856                          
 clock uncertainty                                       0.050      30.906                          

 Removal time                                           -0.060      30.846                          

 Data required time                                                 30.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.846                          
 Data arrival time                                                  28.743                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.103                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      26.419         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.419 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.314         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.182      27.496 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       0.815      28.311         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.131      28.442 r       N121/gateop_perm/Z
                                   net (fanout=84)       0.301      28.743         N121             
 DRM_178_88/RSTB[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  28.743         Logic Levels: 1  
                                                                                   Logic: 0.313ns(21.903%), Route: 1.116ns(78.097%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685      28.513         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.781 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.781         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.781 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.087         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.087 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.012         ntclkbufg_3      
 DRM_178_88/CLKB[0]                                                        r       scaler_4/u_rfifo/u_ram_fifo/U_ipml_sdpram_ram_fifo/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.156      30.856                          
 clock uncertainty                                       0.050      30.906                          

 Removal time                                           -0.063      30.843                          

 Data required time                                                 30.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.843                          
 Data arrival time                                                  28.743                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.100                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/opit_0/CLK
Endpoint    : scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.542  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.212
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms2_clk (rising edge)                          23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.747      26.419         nt_cmos2_pclk    
 USCM_84_120/CLK_USCM              td                    0.000      26.419 r       clkbufg_8/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      27.314         ntclkbufg_7      
 CLMA_154_32/CLK                                                           r       cmos2_vsync_d0/opit_0/CLK

 CLMA_154_32/Q0                    tco                   0.182      27.496 r       cmos2_vsync_d0/opit_0/Q
                                   net (fanout=51)       0.815      28.311         vs_in_test2      
 CLMS_174_109/Y1                   td                    0.131      28.442 r       N121/gateop_perm/Z
                                   net (fanout=84)       0.340      28.782         N121             
 APM_206_104/RST_X                                                         r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                                  28.782         Logic Levels: 1  
                                                                                   Logic: 0.313ns(21.322%), Route: 1.155ns(78.678%)
----------------------------------------------------------------------------------------------------

 Clock coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861      24.732 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.732         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096      24.828 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.685      28.513         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268      28.781 r       cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.781         cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.781 r       cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      30.087         pclk_in_test2    
 USCM_84_119/CLK_USCM              td                    0.000      30.087 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=347)      0.925      31.012         ntclkbufg_3      
 APM_206_104/CLK                                                           r       scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                        -0.156      30.856                          
 clock uncertainty                                       0.050      30.906                          

 Removal time                                           -0.064      30.842                          

 Data required time                                                 30.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.842                          
 Data arrival time                                                  28.782                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.060                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[11]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel_10/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_174_112/CLK                                                          r       y_scale_1[11]/opit_0/CLK

 CLMA_174_112/Q2                   tco                   0.224       3.924 r       y_scale_1[11]/opit_0/Q
                                   net (fanout=18)       0.394       4.318         y_scale_1[11]    
 CLMA_182_101/Y1                   td                    0.360       4.678 f       scaler_1/u_calculator/N147_inv/gateop_perm/Z
                                   net (fanout=10)       0.470       5.148         scaler_1/u_calculator/N147
 CLMA_182_105/COUT                 td                    0.391       5.539 r       scaler_1/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.539         scaler_1/u_calculator/N56_1.co [4]
                                   td                    0.044       5.583 r       scaler_1/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.583         scaler_1/u_calculator/N56_1.co [6]
 CLMA_182_109/COUT                 td                    0.044       5.627 r       scaler_1/u_calculator/N56_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.627         scaler_1/u_calculator/N56_1.co [8]
 CLMA_182_113/Y1                   td                    0.366       5.993 f       scaler_1/u_calculator/N56_1.fsub_9/gateop_A2/Y1
                                   net (fanout=3)        0.257       6.250         scaler_1/u_calculator/N57 [10]
 CLMA_182_108/Y3                   td                    0.151       6.401 f       scaler_1/u_calculator/N254/gateop_perm/Z
                                   net (fanout=2)        0.388       6.789         scaler_1/u_calculator/N254
 CLMA_182_112/RS                                                           f       scaler_1/u_calculator/dst_row_sel_10/opit_0/RS

 Data arrival time                                                   6.789         Logic Levels: 5  
                                                                                   Logic: 1.580ns(51.149%), Route: 1.509ns(48.851%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_182_112/CLK                                                          r       scaler_1/u_calculator/dst_row_sel_10/opit_0/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Recovery time                                          -0.476      26.955                          

 Data required time                                                 26.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.955                          
 Data arrival time                                                   6.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.166                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[11]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel_6/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_174_112/CLK                                                          r       y_scale_1[11]/opit_0/CLK

 CLMA_174_112/Q2                   tco                   0.224       3.924 r       y_scale_1[11]/opit_0/Q
                                   net (fanout=18)       0.394       4.318         y_scale_1[11]    
 CLMA_182_101/Y1                   td                    0.360       4.678 f       scaler_1/u_calculator/N147_inv/gateop_perm/Z
                                   net (fanout=10)       0.470       5.148         scaler_1/u_calculator/N147
 CLMA_182_105/COUT                 td                    0.391       5.539 r       scaler_1/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.539         scaler_1/u_calculator/N56_1.co [4]
 CLMA_182_109/Y1                   td                    0.366       5.905 f       scaler_1/u_calculator/N56_1.fsub_5/gateop_A2/Y1
                                   net (fanout=3)        0.299       6.204         scaler_1/u_calculator/N57 [6]
 CLMA_190_100/Y3                   td                    0.243       6.447 f       scaler_1/u_calculator/N242/gateop_perm/Z
                                   net (fanout=2)        0.333       6.780         scaler_1/u_calculator/N242
 CLMA_190_104/RS                                                           f       scaler_1/u_calculator/dst_row_sel_6/opit_0/RS

 Data arrival time                                                   6.780         Logic Levels: 4  
                                                                                   Logic: 1.584ns(51.429%), Route: 1.496ns(48.571%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMA_190_104/CLK                                                          r       scaler_1/u_calculator/dst_row_sel_6/opit_0/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Recovery time                                          -0.476      26.955                          

 Data required time                                                 26.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.955                          
 Data arrival time                                                   6.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.175                          
====================================================================================================

====================================================================================================

Startpoint  : y_scale_1[11]/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel_9/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_174_112/CLK                                                          r       y_scale_1[11]/opit_0/CLK

 CLMA_174_112/Q2                   tco                   0.224       3.924 r       y_scale_1[11]/opit_0/Q
                                   net (fanout=18)       0.394       4.318         y_scale_1[11]    
 CLMA_182_101/Y1                   td                    0.360       4.678 f       scaler_1/u_calculator/N147_inv/gateop_perm/Z
                                   net (fanout=10)       0.470       5.148         scaler_1/u_calculator/N147
 CLMA_182_105/COUT                 td                    0.391       5.539 r       scaler_1/u_calculator/N56_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.539         scaler_1/u_calculator/N56_1.co [4]
                                   td                    0.044       5.583 r       scaler_1/u_calculator/N56_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.583         scaler_1/u_calculator/N56_1.co [6]
 CLMA_182_109/COUT                 td                    0.044       5.627 r       scaler_1/u_calculator/N56_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.627         scaler_1/u_calculator/N56_1.co [8]
 CLMA_182_113/Y0                   td                    0.206       5.833 f       scaler_1/u_calculator/N56_1.fsub_9/gateop_A2/Y0
                                   net (fanout=3)        0.269       6.102         scaler_1/u_calculator/N57 [9]
 CLMS_190_113/Y0                   td                    0.150       6.252 f       scaler_1/u_calculator/N251/gateop_perm/Z
                                   net (fanout=2)        0.448       6.700         scaler_1/u_calculator/N251
 CLMS_190_113/RS                                                           f       scaler_1/u_calculator/dst_row_sel_9/opit_0/RS

 Data arrival time                                                   6.700         Logic Levels: 5  
                                                                                   Logic: 1.419ns(47.300%), Route: 1.581ns(52.700%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMS_190_113/CLK                                                          r       scaler_1/u_calculator/dst_row_sel_9/opit_0/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Recovery time                                          -0.476      26.955                          

 Data required time                                                 26.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.955                          
 Data arrival time                                                   6.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.255                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N33             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK

 CLMS_98_105/Q0                    tco                   0.182       3.611 r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.643       4.254         frame_buf/wr_buf_1/ddr_rstn_2d
 DRM_54_128/RSTA[0]                                                        r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.254         Logic Levels: 0  
                                                                                   Logic: 0.182ns(22.061%), Route: 0.643ns(77.939%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 DRM_54_128/CLKA[0]                                                        r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       3.459                          
 clock uncertainty                                       0.000       3.459                          

 Removal time                                           -0.022       3.437                          

 Data required time                                                  3.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.437                          
 Data arrival time                                                   4.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.817                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N33             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK

 CLMS_98_105/Q0                    tco                   0.182       3.611 r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.737       4.348         frame_buf/wr_buf_1/ddr_rstn_2d
 DRM_54_44/RSTA[0]                                                         r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.348         Logic Levels: 0  
                                                                                   Logic: 0.182ns(19.804%), Route: 0.737ns(80.196%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.953       3.728         ntclkbufg_2      
 DRM_54_44/CLKA[0]                                                         r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.476                          
 clock uncertainty                                       0.000       3.476                          

 Removal time                                           -0.022       3.454                          

 Data required time                                                  3.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.454                          
 Data arrival time                                                   4.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.894                          
====================================================================================================

====================================================================================================

Startpoint  : frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK
Endpoint    : frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N33             
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.534 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895       3.429         ntclkbufg_2      
 CLMS_98_105/CLK                                                           r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/CLK

 CLMS_98_105/Q0                    tco                   0.182       3.611 r       frame_buf/wr_buf_1/ddr_rstn_2d/opit_0/Q
                                   net (fanout=11)       0.787       4.398         frame_buf/wr_buf_1/ddr_rstn_2d
 DRM_54_168/RSTA[0]                                                        r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.398         Logic Levels: 0  
                                                                                   Logic: 0.182ns(18.782%), Route: 0.787ns(81.218%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 DRM_54_168/CLKA[0]                                                        r       frame_buf/wr_buf_1/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       3.459                          
 clock uncertainty                                       0.000       3.459                          

 Removal time                                           -0.022       3.437                          

 Data required time                                                  3.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.437                          
 Data arrival time                                                   4.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.961                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.274      15.770         vs_in_test       
 CLMA_162_56/Y0                    td                    0.264      16.034 f       N53/gateop_perm/Z
                                   net (fanout=98)       0.847      16.881         N53              
 APM_206_92/RST_X                                                          f       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                                  16.881         Logic Levels: 1  
                                                                                   Logic: 0.485ns(30.199%), Route: 1.121ns(69.801%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 APM_206_92/CLK                                                            r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Recovery time                                          -0.924      26.409                          

 Data required time                                                 26.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.409                          
 Data arrival time                                                  16.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.528                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.274      15.770         vs_in_test       
 CLMA_162_56/Y0                    td                    0.264      16.034 f       N53/gateop_perm/Z
                                   net (fanout=98)       0.847      16.881         N53              
 APM_206_92/RST_Y                                                          f       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y

 Data arrival time                                                  16.881         Logic Levels: 1  
                                                                                   Logic: 0.485ns(30.199%), Route: 1.121ns(69.801%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 APM_206_92/CLK                                                            r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Recovery time                                          -0.858      26.475                          

 Data required time                                                 26.475                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.475                          
 Data arrival time                                                  16.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.594                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel_9/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      12.837 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.837         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      12.895 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455      14.350         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      14.350 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.925      15.275         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.221      15.496 f       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.895      16.391         vs_in_test       
 CLMS_190_113/Y0                   td                    0.380      16.771 f       scaler_1/u_calculator/N251/gateop_perm/Z
                                   net (fanout=2)        0.448      17.219         scaler_1/u_calculator/N251
 CLMS_190_113/RS                                                           f       scaler_1/u_calculator/dst_row_sel_9/opit_0/RS

 Data arrival time                                                  17.219         Logic Levels: 1  
                                                                                   Logic: 0.601ns(30.916%), Route: 1.343ns(69.084%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N33             
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.334 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895      27.229         ntclkbufg_2      
 CLMS_190_113/CLK                                                          r       scaler_1/u_calculator/dst_row_sel_9/opit_0/CLK
 clock pessimism                                         0.154      27.383                          
 clock uncertainty                                      -0.050      27.333                          

 Recovery time                                          -0.476      26.857                          

 Data required time                                                 26.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.857                          
 Data arrival time                                                  17.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.638                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.182      27.154 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.216      27.370         vs_in_test       
 CLMA_162_56/Y0                    td                    0.184      27.554 r       N53/gateop_perm/Z
                                   net (fanout=98)       0.220      27.774         N53              
 CLMA_162_40/RSCO                  td                    0.085      27.859 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      27.859         ntR2             
 CLMA_162_44/RSCI                                                          r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                  27.859         Logic Levels: 2  
                                                                                   Logic: 0.451ns(50.846%), Route: 0.436ns(49.154%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N33             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMA_162_44/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Removal time                                            0.000      27.396                          

 Data required time                                                 27.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.396                          
 Data arrival time                                                  27.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.182      27.154 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.216      27.370         vs_in_test       
 CLMA_162_56/Y0                    td                    0.184      27.554 r       N53/gateop_perm/Z
                                   net (fanout=98)       0.220      27.774         N53              
 CLMA_162_40/RSCO                  td                    0.085      27.859 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      27.859         ntR2             
 CLMA_162_44/RSCI                                                          r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/RS

 Data arrival time                                                  27.859         Logic Levels: 2  
                                                                                   Logic: 0.451ns(50.846%), Route: 0.436ns(49.154%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N33             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMA_162_44/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Removal time                                            0.000      27.396                          

 Data required time                                                 27.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.396                          
 Data arrival time                                                  27.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/opit_0/CLK
Endpoint    : scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.154

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms1_clk (rising edge)                          23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      26.077         _N33             
 USCM_84_113/CLK_USCM              td                    0.000      26.077 r       clkbufg_9/gopclkbufg/CLKOUT
                                   net (fanout=39)       0.895      26.972         ntclkbufg_8      
 CLMS_166_49/CLK                                                           r       cmos1_vsync_d0/opit_0/CLK

 CLMS_166_49/Q0                    tco                   0.182      27.154 r       cmos1_vsync_d0/opit_0/Q
                                   net (fanout=89)       0.216      27.370         vs_in_test       
 CLMA_162_56/Y0                    td                    0.184      27.554 r       N53/gateop_perm/Z
                                   net (fanout=98)       0.220      27.774         N53              
 CLMA_162_40/RSCO                  td                    0.085      27.859 r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=6)        0.000      27.859         ntR2             
 CLMA_162_44/RSCI                                                          r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/RS

 Data arrival time                                                  27.859         Logic Levels: 2  
                                                                                   Logic: 0.451ns(50.846%), Route: 0.436ns(49.154%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861      24.737 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.737         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058      24.795 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569      25.364         _N33             
 IOCKGATE_86_20/OUT                td                    0.268      25.632 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.632         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.632 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943      26.575         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000      26.575 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925      27.500         ntclkbufg_2      
 CLMA_162_44/CLK                                                           r       scale_fifo_inst/U_ipml_fifo_scale_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.154      27.346                          
 clock uncertainty                                       0.050      27.396                          

 Removal time                                            0.000      27.396                          

 Data required time                                                 27.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.396                          
 Data arrival time                                                  27.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.463                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.688   11405.096         nt_rstn_out      
 CLMA_162_56/Y0                    td                    0.150   11405.246 f       N53/gateop_perm/Z
                                   net (fanout=98)       0.847   11406.093         N53              
 APM_206_92/RST_X                                                          f       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                               11406.093         Logic Levels: 3  
                                                                                   Logic: 1.111ns(36.984%), Route: 1.893ns(63.016%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N33             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 APM_206_92/CLK                                                            r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Recovery time                                          -0.924   11402.655                          

 Data required time                                              11402.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11402.655                          
 Data arrival time                                               11406.093                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.438                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.688   11405.096         nt_rstn_out      
 CLMA_162_56/Y0                    td                    0.150   11405.246 f       N53/gateop_perm/Z
                                   net (fanout=98)       0.847   11406.093         N53              
 APM_206_92/RST_Y                                                          f       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_Y

 Data arrival time                                               11406.093         Logic Levels: 3  
                                                                                   Logic: 1.111ns(36.984%), Route: 1.893ns(63.016%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N33             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 APM_206_92/CLK                                                            r       scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Recovery time                                          -0.858   11402.721                          

 Data required time                                              11402.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11402.721                          
 Data arrival time                                               11406.093                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.372                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[10]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     11400.000   11400.000 r                        
 P20                                                     0.000   11400.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   11400.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   11400.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11400.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   11400.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.478   11401.471         _N34             
 PLL_158_55/CLK_OUT1               td                    0.079   11401.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   11402.164         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000   11402.164 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925   11403.089         ntclkbufg_4      
 CLMA_190_96/CLK                                                           r       rstn_1ms[10]/opit_0_inv_A2Q21/CLK

 CLMA_190_96/Q1                    tco                   0.223   11403.312 f       rstn_1ms[10]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.185   11403.497         rstn_1ms[10]     
 CLMS_190_89/Y0                    td                    0.378   11403.875 f       N521_11/gateop_perm/Z
                                   net (fanout=2)        0.173   11404.048         _N86347          
 CLMS_190_85/Y3                    td                    0.360   11404.408 f       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.688   11405.096         nt_rstn_out      
 CLMA_162_56/Y0                    td                    0.150   11405.246 f       N53/gateop_perm/Z
                                   net (fanout=98)       0.730   11405.976         N53              
 APM_206_68/RST_X                                                          f       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/RST_X

 Data arrival time                                               11405.976         Logic Levels: 3  
                                                                                   Logic: 1.111ns(38.483%), Route: 1.776ns(61.517%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                     11400.200   11400.200 r                        
 T12                                                     0.000   11400.200 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076   11400.276         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735   11401.011 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   11401.011         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038   11401.049 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559   11401.608         _N33             
 IOCKGATE_86_20/OUT                td                    0.200   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000   11401.808         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000   11401.808 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926   11402.734         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000   11402.734 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.895   11403.629         ntclkbufg_2      
 APM_206_68/CLK                                                            r       scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 clock pessimism                                         0.000   11403.629                          
 clock uncertainty                                      -0.050   11403.579                          

 Recovery time                                          -0.924   11402.655                          

 Data required time                                              11402.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                              11402.655                          
 Data arrival time                                               11405.976                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.321                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_calculator/dst_row_ce_6/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.244       3.686         nt_rstn_out      
 CLMA_190_100/Y2                   td                    0.166       3.852 f       scaler_1/u_calculator/N241_inv/gateop_perm/Z
                                   net (fanout=2)        0.143       3.995         scaler_1/u_calculator/N241
 CLMS_186_101/RS                                                           f       scaler_1/u_calculator/dst_row_ce_6/opit_0/RS

 Data arrival time                                                   3.995         Logic Levels: 2  
                                                                                   Logic: 0.508ns(45.642%), Route: 0.605ns(54.358%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMS_186_101/CLK                                                          r       scaler_1/u_calculator/dst_row_ce_6/opit_0/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Removal time                                           -0.181       3.569                          

 Data required time                                                  3.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.569                          
 Data arrival time                                                   3.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.426                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_calculator/dst_row_sel_3/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.311       3.753         nt_rstn_out      
 CLMA_190_104/Y2                   td                    0.125       3.878 f       scaler_1/u_calculator/N233/gateop_perm/Z
                                   net (fanout=2)        0.196       4.074         scaler_1/u_calculator/N233
 CLMS_190_105/RS                                                           f       scaler_1/u_calculator/dst_row_sel_3/opit_0/RS

 Data arrival time                                                   4.074         Logic Levels: 2  
                                                                                   Logic: 0.467ns(39.178%), Route: 0.725ns(60.822%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMS_190_105/CLK                                                          r       scaler_1/u_calculator/dst_row_sel_3/opit_0/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Removal time                                           -0.181       3.569                          

 Data required time                                                  3.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.569                          
 Data arrival time                                                   4.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.505                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/opit_0_inv_A2Q21/CLK
Endpoint    : scaler_1/u_calculator/col_cnt_sel_4/opit_0/RS
Path Group  : coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        0.463       1.310         _N34             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_110/CLK_USCM              td                    0.000       1.987 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       2.882         ntclkbufg_4      
 CLMA_190_100/CLK                                                          r       rstn_1ms[14]/opit_0_inv_A2Q21/CLK

 CLMA_190_100/Q1                   tco                   0.184       3.066 r       rstn_1ms[14]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.218       3.284         rstn_1ms[14]     
 CLMS_190_85/Y3                    td                    0.158       3.442 r       N521_15/gateop_perm/Z
                                   net (fanout=268)      0.264       3.706         nt_rstn_out      
 CLMA_174_88/Y1                    td                    0.178       3.884 f       scaler_1/u_calculator/N183/gateop_perm/Z
                                   net (fanout=2)        0.194       4.078         scaler_1/u_calculator/N183
 CLMA_174_88/RS                                                            f       scaler_1/u_calculator/col_cnt_sel_4/opit_0/RS

 Data arrival time                                                   4.078         Logic Levels: 2  
                                                                                   Logic: 0.520ns(43.478%), Route: 0.676ns(56.522%)
----------------------------------------------------------------------------------------------------

 Clock coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N33             
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         pclk_in_test     
 USCM_84_118/CLK_USCM              td                    0.000       2.775 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=379)      0.925       3.700         ntclkbufg_2      
 CLMA_174_88/CLK                                                           r       scaler_1/u_calculator/col_cnt_sel_4/opit_0/CLK
 clock pessimism                                         0.000       3.700                          
 clock uncertainty                                       0.050       3.750                          

 Removal time                                           -0.181       3.569                          

 Data required time                                                  3.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.569                          
 Data arrival time                                                   4.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK
Endpoint    : r_out[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMS_186_125/CLK                                                          r       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK

 CLMS_186_125/Q3                   tco                   0.220       6.956 f       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=9)        1.028       7.984         TARGET_V_NUM_reg[4]
 CLMA_194_157/COUT                 td                    0.268       8.252 r       N305_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.252         N305_0.co [4]    
                                   td                    0.044       8.296 r       N305_0.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.296         N305_0.co [6]    
 CLMA_194_161/COUT                 td                    0.044       8.340 r       N305_0.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.340         N305_0.co [8]    
                                   td                    0.044       8.384 r       N305_0.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.384         N305_0.co [10]   
 CLMA_194_165/Y2                   td                    0.202       8.586 f       N305_0.fsub_11/gateop/Y
                                   net (fanout=2)        0.255       8.841         N305[11]         
                                   td                    0.365       9.206 f       N306.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.206         N306.co [10]     
 CLMA_198_160/Y2                   td                    0.202       9.408 f       N306.lt_6/gateop/Y
                                   net (fanout=1)        0.353       9.761         N306             
 CLMS_190_165/Y0                   td                    0.264      10.025 f       N316_1/gateop_perm/Z
                                   net (fanout=1)        0.319      10.344         _N65390          
 CLMS_174_169/Y1                   td                    0.224      10.568 f       N316_0/gateop_perm/Z
                                   net (fanout=24)       0.695      11.263         N316             
 CLMS_134_161/Y2                   td                    0.381      11.644 f       N321_9[3]/gateop_perm/Z
                                   net (fanout=1)        2.135      13.779         nt_r_out[3]      
 IOL_327_230/DO                    td                    0.106      13.885 f       r_out_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000      13.885         r_out_obuf[3]/ntO
 IOBS_LR_328_229/PAD               td                    3.150      17.035 f       r_out_obuf[3]/opit_0/O
                                   net (fanout=1)        0.079      17.114         r_out[3]         
 J20                                                                       f       r_out[3] (port)  

 Data arrival time                                                  17.114         Logic Levels: 9  
                                                                                   Logic: 5.514ns(53.132%), Route: 4.864ns(46.868%)
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK
Endpoint    : r_out[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMS_186_125/CLK                                                          r       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK

 CLMS_186_125/Q3                   tco                   0.220       6.956 f       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=9)        1.028       7.984         TARGET_V_NUM_reg[4]
 CLMA_194_157/COUT                 td                    0.268       8.252 r       N305_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.252         N305_0.co [4]    
                                   td                    0.044       8.296 r       N305_0.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.296         N305_0.co [6]    
 CLMA_194_161/COUT                 td                    0.044       8.340 r       N305_0.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.340         N305_0.co [8]    
                                   td                    0.044       8.384 r       N305_0.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.384         N305_0.co [10]   
 CLMA_194_165/Y2                   td                    0.202       8.586 f       N305_0.fsub_11/gateop/Y
                                   net (fanout=2)        0.255       8.841         N305[11]         
                                   td                    0.365       9.206 f       N306.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.206         N306.co [10]     
 CLMA_198_160/Y2                   td                    0.202       9.408 f       N306.lt_6/gateop/Y
                                   net (fanout=1)        0.353       9.761         N306             
 CLMS_190_165/Y0                   td                    0.264      10.025 f       N316_1/gateop_perm/Z
                                   net (fanout=1)        0.319      10.344         _N65390          
 CLMS_174_169/Y1                   td                    0.224      10.568 f       N316_0/gateop_perm/Z
                                   net (fanout=24)       0.590      11.158         N316             
 CLMS_134_165/Y0                   td                    0.380      11.538 f       N321_9[7]/gateop_perm/Z
                                   net (fanout=1)        2.173      13.711         nt_r_out[7]      
 IOL_327_273/DO                    td                    0.106      13.817 f       r_out_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000      13.817         r_out_obuf[7]/ntO
 IOBS_LR_328_272/PAD               td                    3.150      16.967 f       r_out_obuf[7]/opit_0/O
                                   net (fanout=1)        0.065      17.032         r_out[7]         
 H19                                                                       f       r_out[7] (port)  

 Data arrival time                                                  17.032         Logic Levels: 9  
                                                                                   Logic: 5.513ns(53.545%), Route: 4.783ns(46.455%)
====================================================================================================

====================================================================================================

Startpoint  : u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK
Endpoint    : g_out[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=4)        1.449       2.442         _N34             
 USCM_84_112/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_11/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_117/CLK_USCM              td                    0.000       5.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5421)     0.925       6.736         ntclkbufg_0      
 CLMS_186_125/CLK                                                          r       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/CLK

 CLMS_186_125/Q3                   tco                   0.220       6.956 f       u_key_config/v_num_reg[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=9)        1.028       7.984         TARGET_V_NUM_reg[4]
 CLMA_194_157/COUT                 td                    0.268       8.252 r       N305_0.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.252         N305_0.co [4]    
                                   td                    0.044       8.296 r       N305_0.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.296         N305_0.co [6]    
 CLMA_194_161/COUT                 td                    0.044       8.340 r       N305_0.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.340         N305_0.co [8]    
                                   td                    0.044       8.384 r       N305_0.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.384         N305_0.co [10]   
 CLMA_194_165/Y2                   td                    0.202       8.586 f       N305_0.fsub_11/gateop/Y
                                   net (fanout=2)        0.255       8.841         N305[11]         
                                   td                    0.365       9.206 f       N306.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.206         N306.co [10]     
 CLMA_198_160/Y2                   td                    0.202       9.408 f       N306.lt_6/gateop/Y
                                   net (fanout=1)        0.353       9.761         N306             
 CLMS_190_165/Y0                   td                    0.264      10.025 f       N316_1/gateop_perm/Z
                                   net (fanout=1)        0.319      10.344         _N65390          
 CLMS_174_169/Y1                   td                    0.224      10.568 f       N316_0/gateop_perm/Z
                                   net (fanout=24)       0.825      11.393         N316             
 CLMA_126_153/Y1                   td                    0.224      11.617 f       N321_9[9]/gateop_perm/Z
                                   net (fanout=1)        1.993      13.610         nt_g_out[1]      
 IOL_327_110/DO                    td                    0.106      13.716 f       g_out_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      13.716         g_out_obuf[1]/ntO
 IOBS_LR_328_109/PAD               td                    3.150      16.866 f       g_out_obuf[1]/opit_0/O
                                   net (fanout=1)        0.094      16.960         g_out[1]         
 M17                                                                       f       g_out[1] (port)  

 Data arrival time                                                  16.960         Logic Levels: 9  
                                                                                   Logic: 5.357ns(52.396%), Route: 4.867ns(47.604%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href (port)
Endpoint    : cmos1_href_d0/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB10                                                    0.000       0.000 r       cmos1_href (port)
                                   net (fanout=1)        0.063       0.063         cmos1_href       
 IOBR_TB_148_0/DIN                 td                    0.735       0.798 r       cmos1_href_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         cmos1_href_ibuf/ntD
 IOL_151_5/RX_DATA_DD              td                    0.066       0.864 r       cmos1_href_ibuf/opit_1/OUT
                                   net (fanout=1)        0.268       1.132         nt_cmos1_href    
 CLMA_150_32/M0                                                            r       cmos1_href_d0/opit_0/D

 Data arrival time                                                   1.132         Logic Levels: 2  
                                                                                   Logic: 0.801ns(70.760%), Route: 0.331ns(29.240%)
====================================================================================================

====================================================================================================

Startpoint  : g_in[3] (port)
Endpoint    : image_size_down_without_fifo_2/tdata[6]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB19                                                    0.000       0.000 r       g_in[3] (port)   
                                   net (fanout=1)        0.098       0.098         g_in[3]          
 IOBS_TB_240_0/DIN                 td                    0.735       0.833 r       g_in_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.833         g_in_ibuf[3]/ntD 
 IOL_243_5/RX_DATA_DD              td                    0.066       0.899 r       g_in_ibuf[3]/opit_1/OUT
                                   net (fanout=1)        0.254       1.153         nt_g_in[3]       
 CLMA_230_13/M0                                                            r       image_size_down_without_fifo_2/tdata[6]/opit_0/D

 Data arrival time                                                   1.153         Logic Levels: 2  
                                                                                   Logic: 0.801ns(69.471%), Route: 0.352ns(30.529%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[4] (port)
Endpoint    : image_size_down_without_fifo_2/tdata[1]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y16                                                     0.000       0.000 r       b_in[4] (port)   
                                   net (fanout=1)        0.075       0.075         b_in[4]          
 IOBD_213_0/DIN                    td                    0.735       0.810 r       b_in_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.810         b_in_ibuf[4]/ntD 
 IOL_215_6/RX_DATA_DD              td                    0.066       0.876 r       b_in_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.324       1.200         nt_b_in[4]       
 CLMA_230_13/CD                                                            r       image_size_down_without_fifo_2/tdata[1]/opit_0/D

 Data arrival time                                                   1.200         Logic Levels: 2  
                                                                                   Logic: 0.801ns(66.750%), Route: 0.399ns(33.250%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_102_21/CLK         power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_102_21/CLK         power_on_delay_inst/cnt2[2]/opit_0_A2Q21/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_102_21/CLK         power_on_delay_inst/cnt2[4]/opit_0_A2Q21/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_46_121/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_46_121/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_46_97/CLK          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.840       6.750           0.910           High Pulse Width  APM_206_164/CLK         N592/gopapm/CLK
 5.840       6.750           0.910           Low Pulse Width   APM_206_164/CLK         N592/gopapm/CLK
 5.840       6.750           0.910           High Pulse Width  APM_206_116/CLK         scaler_2/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

{coms1_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_146_45/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_146_45/CLK         cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_146_45/CLK         cmos1_8_16bit/cnt[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{coms2_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           Low Pulse Width   CLMS_170_29/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_170_29/CLK         cmos2_8_16bit/pdata_i_reg[0]/opit_0/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_170_29/CLK         cmos2_8_16bit/pdata_i_reg[1]/opit_0/CLK
====================================================================================================

{sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.090       10.000          0.910           High Pulse Width  APM_106_216/CLK         u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 9.090       10.000          0.910           Low Pulse Width   APM_106_216/CLK         u_top_sd_rw/u_data_gen/N37996/gopapm/CLK
 9.282       10.000          0.718           Low Pulse Width   DRM_234_292/CLKA[0]     u_ram_ethhdmi/u_eth_ram_hdmi/U_ipml_sdpram_eth_ram_hdmi/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
====================================================================================================

{sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_190_261/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_190_261/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[0]/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_190_261/CLK        u_top_sd_rw/u_sd_ctrl_top/u_sd_read/rx_data_t[1]/opit_0_L5Q_perm/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           High Pulse Width  CLMS_170_181/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_170_181/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/ram16x1d/WCLK
 498.480     500.000         1.520           High Pulse Width  CLMS_174_177/CLK        u_top_sd_rw/ethernet_test/eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/ram16x1d/WCLK
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_278_88/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_88/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_58_16/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_58_16/CLK          coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_58_16/CLK          coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.990      11.900          0.910           High Pulse Width  APM_206_104/CLK         scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.990      11.900          0.910           Low Pulse Width   APM_206_104/CLK         scaler_4/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.990      11.900          0.910           High Pulse Width  APM_206_80/CLK          scaler_4/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

{coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.990      11.900          0.910           High Pulse Width  APM_206_92/CLK          scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.990      11.900          0.910           Low Pulse Width   APM_206_92/CLK          scaler_1/ram_fifo_ctrl_inst/p/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
 10.990      11.900          0.910           High Pulse Width  APM_206_68/CLK          scaler_1/u_rfifo/mul_inst/u_ipml_mult_mul_2_8/mult_0/gopapm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/user/Desktop/end_test/full_screen/place_route/hdmi_ddr_ov5640_top_pnr.adf       
| Output     | C:/Users/user/Desktop/end_test/full_screen/report_timing/hdmi_ddr_ov5640_top_rtp.adf     
|            | C:/Users/user/Desktop/end_test/full_screen/report_timing/hdmi_ddr_ov5640_top.rtr         
|            | C:/Users/user/Desktop/end_test/full_screen/report_timing/rtr.db                          
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,093 MB
Total CPU  time to report_timing completion : 0h:0m:15s
Process Total CPU  time to report_timing completion : 0h:0m:15s
Total real time to report_timing completion : 0h:0m:17s
