{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port led_16bits -pg 1 -y 20 -defaultsOSRD
preplace port ja -pg 1 -y 40 -defaultsOSRD
preplace port jb -pg 1 -y 660 -defaultsOSRD
preplace port sys_clock -pg 1 -y 450 -defaultsOSRD
preplace port push_buttons_5bits -pg 1 -y 0 -defaultsOSRD
preplace port usb_uart -pg 1 -y 510 -defaultsOSRD
preplace port reset -pg 1 -y 430 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -y -70 -defaultsOSRD
preplace inst PmodBT2_0 -pg 1 -lvl 6 -y 670 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 2 -y 130 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -y 120 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -y 280 -defaultsOSRD
preplace inst axi_leds -pg 1 -lvl 4 -y 180 -defaultsOSRD
preplace inst axi_buttons -pg 1 -lvl 1 -y 70 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -y 370 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 520 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -y 40 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 470 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -y 260 -defaultsOSRD
preplace inst PmodNAV_0 -pg 1 -lvl 1 -y 310 -defaultsOSRD
preplace netloc microblaze_0_axi_periph_M08_AXI 1 3 3 950 -40 1530J 100 1970
preplace netloc PmodNAV_0_Pmod_out 1 1 6 150J -120 NJ -120 NJ -120 1600J 40 NJ 40 N
preplace netloc microblaze_0_axi_periph_M04_AXI 1 0 6 -180 -90 NJ -90 NJ -90 NJ -90 1580J 50 2010
preplace netloc axi_leds_GPIO 1 4 3 1550J 20 NJ 20 N
preplace netloc axi_uartlite_0_interrupt 1 1 6 190 -100 NJ -100 NJ -100 1590J 30 NJ 30 2360
preplace netloc microblaze_0_intr 1 2 1 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 1520
preplace netloc microblaze_0_Clk 1 0 6 -150 150 170 60 570 10 900 490 1600 160 2050
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 1540
preplace netloc microblaze_0_axi_periph_M06_AXI 1 0 6 -170 -80 NJ -80 NJ -80 NJ -80 1510J 80 1990
preplace netloc microblaze_0_axi_periph_M03_AXI 1 5 1 2060
preplace netloc microblaze_0_intc_axi 1 2 4 580 -60 NJ -60 1500J 70 1960
preplace netloc microblaze_0_interrupt 1 3 1 930
preplace netloc microblaze_0_M_AXI_DC 1 4 1 1510
preplace netloc microblaze_0_ilmb_1 1 4 1 1620
preplace netloc sys_clock_1 1 0 1 -210J
preplace netloc microblaze_0_axi_periph_M05_AXI 1 3 3 940 -50 1570J 60 2000
preplace netloc microblaze_0_axi_dp 1 4 1 1570
preplace netloc PmodBT2_0_BT2_uart_interrupt 1 1 6 180 -130 NJ -130 NJ -130 1620J 10 NJ 10 2370
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 2 3 550 480 NJ 480 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 NJ 390 920J 260 1500
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 2020
preplace netloc microblaze_0_M_AXI_IC 1 4 1 1500
preplace netloc microblaze_0_M_AXI_IP 1 4 1 1540
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 0 6 -190 -10 N -10 560 0 910J 500 1520 170 2030
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 2 580 400 N
preplace netloc clk_wiz_1_locked 1 1 1 190
preplace netloc axi_gpio_0_GPIO 1 1 6 160J -110 NJ -110 NJ -110 1610J 0 NJ 0 N
preplace netloc axi_uartlite_0_UART 1 6 1 NJ
preplace netloc clk_wiz_1_clk_out2 1 0 2 -140 210 140
preplace netloc microblaze_0_axi_periph_M07_AXI 1 0 6 -160 -70 NJ -70 NJ -70 NJ -70 1560J 90 1980
preplace netloc PmodBT2_0_Pmod_out 1 6 1 NJ
preplace netloc microblaze_0_axi_periph_M02_AXI 1 5 1 2040
preplace netloc microblaze_0_dlmb_1 1 4 1 1540
preplace netloc microblaze_0_debug 1 3 1 890
preplace netloc reset_1 1 0 2 -200 200 160
preplace netloc mdm_1_debug_sys_rst 1 1 3 190 310 570J 350 880
levelinfo -pg 1 -230 0 380 760 1260 1810 2210 2390 -top -140 -bot 1060
",
}
{
   da_axi4_cnt: "12",
   da_board_cnt: "4",
   da_bram_cntlr_cnt: "2",
   da_clkrst_cnt: "1",
   da_mb_cnt: "1",
}
