{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655253070655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655253070655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 21:31:10 2022 " "Processing started: Tue Jun 14 21:31:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655253070655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1655253070655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1655253070655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1655253071069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1655253071070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-Behavior " "Found design unit 1: Processador-Behavior" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086889 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655253086889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data-Behavior " "Found design unit 1: Data-Behavior" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data " "Found entity 1: Data" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655253086896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlCircuit-LogicFunc " "Found design unit 1: controlCircuit-LogicFunc" {  } { { "controlCircuit.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/controlCircuit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086899 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlCircuit " "Found entity 1: controlCircuit" {  } { { "controlCircuit.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/controlCircuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655253086899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavior " "Found design unit 1: ULA-Behavior" {  } { { "ULA.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086903 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655253086903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R0-Behavior " "Found design unit 1: R0-Behavior" {  } { { "R0.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R0.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086906 ""} { "Info" "ISGN_ENTITY_NAME" "1 R0 " "Found entity 1: R0" {  } { { "R0.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655253086906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R1-Behavior " "Found design unit 1: R1-Behavior" {  } { { "R1.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086910 ""} { "Info" "ISGN_ENTITY_NAME" "1 R1 " "Found entity 1: R1" {  } { { "R1.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655253086910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R2-Behavior " "Found design unit 1: R2-Behavior" {  } { { "R2.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086916 ""} { "Info" "ISGN_ENTITY_NAME" "1 R2 " "Found entity 1: R2" {  } { { "R2.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655253086916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R3-Behavior " "Found design unit 1: R3-Behavior" {  } { { "R3.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086918 ""} { "Info" "ISGN_ENTITY_NAME" "1 R3 " "Found entity 1: R3" {  } { { "R3.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/R3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655253086918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RA-Behavior " "Found design unit 1: RA-Behavior" {  } { { "RA.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/RA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086921 ""} { "Info" "ISGN_ENTITY_NAME" "1 RA " "Found entity 1: RA" {  } { { "RA.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/RA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655253086921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RG-Behavior " "Found design unit 1: RG-Behavior" {  } { { "RG.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/RG.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086923 ""} { "Info" "ISGN_ENTITY_NAME" "1 RG " "Found entity 1: RG" {  } { { "RG.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/RG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655253086923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1655253086923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1655253087046 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R2_Out Processador.vhd(120) " "VHDL Signal Declaration warning at Processador.vhd(120): used implicit default value for signal \"R2_Out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1655253087067 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R3_In Processador.vhd(120) " "VHDL Signal Declaration warning at Processador.vhd(120): used implicit default value for signal \"R3_In\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1655253087067 "|Processador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done Processador.vhd(120) " "Verilog HDL or VHDL warning at Processador.vhd(120): object \"done\" assigned a value but never read" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1655253087067 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w Processador.vhd(121) " "VHDL Signal Declaration warning at Processador.vhd(121): used implicit default value for signal \"w\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1655253087067 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "func Processador.vhd(121) " "VHDL Signal Declaration warning at Processador.vhd(121): used implicit default value for signal \"func\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1655253087067 "|Processador"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Dado_In Processador.vhd(122) " "VHDL Signal Declaration warning at Processador.vhd(122): used implicit default value for signal \"Dado_In\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1655253087067 "|Processador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dado0_Out Processador.vhd(122) " "Verilog HDL or VHDL warning at Processador.vhd(122): object \"Dado0_Out\" assigned a value but never read" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1655253087067 "|Processador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dado1_Out Processador.vhd(122) " "Verilog HDL or VHDL warning at Processador.vhd(122): object \"Dado1_Out\" assigned a value but never read" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1655253087067 "|Processador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dado2_Out Processador.vhd(122) " "Verilog HDL or VHDL warning at Processador.vhd(122): object \"Dado2_Out\" assigned a value but never read" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1655253087067 "|Processador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dado3_Out Processador.vhd(122) " "Verilog HDL or VHDL warning at Processador.vhd(122): object \"Dado3_Out\" assigned a value but never read" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1655253087068 "|Processador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DadoG_Out Processador.vhd(122) " "Verilog HDL or VHDL warning at Processador.vhd(122): object \"DadoG_Out\" assigned a value but never read" {  } { { "Processador.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1655253087068 "|Processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data Data:Dado " "Elaborating entity \"Data\" for hierarchy \"Data:Dado\"" {  } { { "Processador.vhd" "Dado" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1655253087075 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DadoOut Data.vhd(14) " "VHDL Process Statement warning at Data.vhd(14): inferring latch(es) for signal or variable \"DadoOut\", which holds its previous value in one or more paths through the process" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1655253087080 "|Processador|Data:Dado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadoOut\[0\] Data.vhd(14) " "Inferred latch for \"DadoOut\[0\]\" at Data.vhd(14)" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1655253087080 "|Processador|Data:Dado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadoOut\[1\] Data.vhd(14) " "Inferred latch for \"DadoOut\[1\]\" at Data.vhd(14)" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1655253087081 "|Processador|Data:Dado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadoOut\[2\] Data.vhd(14) " "Inferred latch for \"DadoOut\[2\]\" at Data.vhd(14)" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1655253087081 "|Processador|Data:Dado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadoOut\[3\] Data.vhd(14) " "Inferred latch for \"DadoOut\[3\]\" at Data.vhd(14)" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1655253087081 "|Processador|Data:Dado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadoOut\[4\] Data.vhd(14) " "Inferred latch for \"DadoOut\[4\]\" at Data.vhd(14)" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1655253087081 "|Processador|Data:Dado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadoOut\[5\] Data.vhd(14) " "Inferred latch for \"DadoOut\[5\]\" at Data.vhd(14)" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1655253087081 "|Processador|Data:Dado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadoOut\[6\] Data.vhd(14) " "Inferred latch for \"DadoOut\[6\]\" at Data.vhd(14)" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1655253087081 "|Processador|Data:Dado"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DadoOut\[7\] Data.vhd(14) " "Inferred latch for \"DadoOut\[7\]\" at Data.vhd(14)" {  } { { "Data.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Data.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1655253087081 "|Processador|Data:Dado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R0 R0:Reg0 " "Elaborating entity \"R0\" for hierarchy \"R0:Reg0\"" {  } { { "Processador.vhd" "Reg0" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1655253087083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R1 R1:Reg1 " "Elaborating entity \"R1\" for hierarchy \"R1:Reg1\"" {  } { { "Processador.vhd" "Reg1" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1655253087094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R2 R2:Reg2 " "Elaborating entity \"R2\" for hierarchy \"R2:Reg2\"" {  } { { "Processador.vhd" "Reg2" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1655253087099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R3 R3:Reg3 " "Elaborating entity \"R3\" for hierarchy \"R3:Reg3\"" {  } { { "Processador.vhd" "Reg3" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1655253087100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RA RA:RegA " "Elaborating entity \"RA\" for hierarchy \"RA:RegA\"" {  } { { "Processador.vhd" "RegA" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1655253087111 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DadoAOut RA.vhd(10) " "VHDL Signal Declaration warning at RA.vhd(10): used implicit default value for signal \"DadoAOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RA.vhd" "" { Text "C:/Users/Alcides/Documents/GitHub/Processador/RA.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1655253087119 "|Processador|RA:RegA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RG RG:RegG " "Elaborating entity \"RG\" for hierarchy \"RG:RegG\"" {  } { { "Processador.vhd" "RegG" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1655253087119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:UnidadeLogicaAritmetica " "Elaborating entity \"ULA\" for hierarchy \"ULA:UnidadeLogicaAritmetica\"" {  } { { "Processador.vhd" "UnidadeLogicaAritmetica" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1655253087130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlCircuit controlCircuit:ControleCircuito " "Elaborating entity \"controlCircuit\" for hierarchy \"controlCircuit:ControleCircuito\"" {  } { { "Processador.vhd" "ControleCircuito" { Text "C:/Users/Alcides/Documents/GitHub/Processador/Processador.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1655253087144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655253087439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 21:31:27 2022 " "Processing ended: Tue Jun 14 21:31:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655253087439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655253087439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655253087439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1655253087439 ""}
