FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 17.2.0 d001 on Mar-20-2022 at 10:18:14 }
NET_NAME
'N4530222'
 '@D1_CORE.SCHEMATIC1(SCH_1):N4530222':
 C_SIGNAL='@d1_core.schematic1(sch_1):n4530222';
NODE_NAME	U6 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS453004@MY_OLB.LPW5206.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	R49 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS458848@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HDMI_0P'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_0P':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_0p';
NODE_NAME	U2 K18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HTX0P':;
NODE_NAME	J15 28
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '28':;
NET_NAME
'HDMI_0N'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_0N':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_0n';
NODE_NAME	U2 K19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HTX0N':;
NODE_NAME	J15 30
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '30':;
NET_NAME
'HDMI_1P'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_1P':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_1p';
NODE_NAME	U2 J18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HTX1P':;
NODE_NAME	J15 34
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '34':;
NET_NAME
'HDMI_1N'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_1N':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_1n';
NODE_NAME	U2 J19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HTX1N':;
NODE_NAME	J15 36
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '36':;
NET_NAME
'HDMI_2P'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_2P':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_2p';
NODE_NAME	U2 H19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HTX2P':;
NODE_NAME	J15 40
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '40':;
NET_NAME
'N68845'
 '@D1_CORE.SCHEMATIC1(SCH_1):N68845':
 C_SIGNAL='@d1_core.schematic1(sch_1):n68845';
NODE_NAME	D6 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68829@DISCRETE.DIODE.NORMAL(CHIPS)':
 'A':;
NODE_NAME	R44 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68804@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HDMI_2N'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_2N':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_2n';
NODE_NAME	U2 H20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HTX2N':;
NODE_NAME	J15 42
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '42':;
NET_NAME
'HDMI_CP'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_CP':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_cp';
NODE_NAME	U2 L19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HTXCP':;
NODE_NAME	J15 46
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '46':;
NET_NAME
'HDMI_CN'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_CN':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_cn';
NODE_NAME	U2 L20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HTXCN':;
NODE_NAME	J15 48
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '48':;
NET_NAME
'HDMI_CEC'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_CEC':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_cec';
NODE_NAME	U2 F19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HCEC':;
NODE_NAME	D6 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68829@DISCRETE.DIODE.NORMAL(CHIPS)':
 'K':;
NODE_NAME	J15 21
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '21':;
NET_NAME
'HDMI_HPD'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_HPD':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_hpd';
NODE_NAME	U2 F20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HHPD':;
NODE_NAME	J15 23
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '23':;
NET_NAME
'USB_ID'
 '@D1_CORE.SCHEMATIC1(SCH_1):USB_ID':
 C_SIGNAL='@d1_core.schematic1(sch_1):usb_id';
NODE_NAME	R52 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS76006@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D7 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS76026@DISCRETE.DIODE.NORMAL(CHIPS)':
 'A':;
NODE_NAME	U2 V18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD21/LCD0-VSYNC/TWI2-SDA/UART1-':;
NODE_NAME	J15 47
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '47':;
NET_NAME
'VCC_0V9_2A'
 '@D1_CORE.SCHEMATIC1(SCH_1):VCC_0V9_2A':
 C_SIGNAL='@d1_core.schematic1(sch_1):vcc_0v9_2a';
NODE_NAME	C8 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS53222@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R11 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS53178@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R1 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS55835@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L2 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS530026@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C9 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS53286@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J2 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS570567@CONNECTOR.HEADER 1.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N13296'
 '@D1_CORE.SCHEMATIC1(SCH_1):N13296':
 C_SIGNAL='@d1_core.schematic1(sch_1):n13296';
NODE_NAME	U4 L8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'ZQ':;
NODE_NAME	R21 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS13314@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'TFT_RS'
 '@D1_CORE.SCHEMATIC1(SCH_1):TFT_RS':
 C_SIGNAL='@d1_core.schematic1(sch_1):tft_rs';
NODE_NAME	U5 4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS409363@MY_LIB.TFT-0P96-160X80-8P.NORMAL(CHIPS)':
 'RS':;
NODE_NAME	U2 F2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PC0/UART2-TX/TWI2-SCK/LEDC-DO/P':;
NODE_NAME	J16 71
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '71':;
NET_NAME
'PE16'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE16':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe16';
NODE_NAME	U2 N6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE16/TWI3-SCK/D-JTAG-DO/PWM7/I2':;
NODE_NAME	J16 60
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '60':;
NET_NAME
'USB1_DM'
 '@D1_CORE.SCHEMATIC1(SCH_1):USB1_DM':
 C_SIGNAL='@d1_core.schematic1(sch_1):usb1_dm';
NODE_NAME	U2 B8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75770@MY_LIB.D1-BGA337-0518F.NORMAL(CHIPS)':
 'USB1-DM':;
NODE_NAME	J16 32
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '32':;
NET_NAME
'USB1_DP'
 '@D1_CORE.SCHEMATIC1(SCH_1):USB1_DP':
 C_SIGNAL='@d1_core.schematic1(sch_1):usb1_dp';
NODE_NAME	U2 A8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75770@MY_LIB.D1-BGA337-0518F.NORMAL(CHIPS)':
 'USB1-DP':;
NODE_NAME	J16 30
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '30':;
NET_NAME
'TP_X1'
 '@D1_CORE.SCHEMATIC1(SCH_1):TP_X1':
 C_SIGNAL='@d1_core.schematic1(sch_1):tp_x1';
NODE_NAME	U2 C12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75770@MY_LIB.D1-BGA337-0518F.NORMAL(CHIPS)':
 'TP-X1':;
NODE_NAME	J16 21
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '21':;
NET_NAME
'TP_X2'
 '@D1_CORE.SCHEMATIC1(SCH_1):TP_X2':
 C_SIGNAL='@d1_core.schematic1(sch_1):tp_x2';
NODE_NAME	U2 A11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75770@MY_LIB.D1-BGA337-0518F.NORMAL(CHIPS)':
 'TP-X2':;
NODE_NAME	J16 23
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '23':;
NET_NAME
'TP_Y1'
 '@D1_CORE.SCHEMATIC1(SCH_1):TP_Y1':
 C_SIGNAL='@d1_core.schematic1(sch_1):tp_y1';
NODE_NAME	U2 B11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75770@MY_LIB.D1-BGA337-0518F.NORMAL(CHIPS)':
 'TP-Y1':;
NODE_NAME	J16 24
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '24':;
NET_NAME
'TP_Y2'
 '@D1_CORE.SCHEMATIC1(SCH_1):TP_Y2':
 C_SIGNAL='@d1_core.schematic1(sch_1):tp_y2';
NODE_NAME	U2 C11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75770@MY_LIB.D1-BGA337-0518F.NORMAL(CHIPS)':
 'TP-Y2':;
NODE_NAME	J16 26
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '26':;
NET_NAME
'N14267'
 '@D1_CORE.SCHEMATIC1(SCH_1):N14267':
 C_SIGNAL='@d1_core.schematic1(sch_1):n14267';
NODE_NAME	R26 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14194@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R27 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14210@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C43 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14251@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PB12'
 '@D1_CORE.SCHEMATIC1(SCH_1):PB12':
 C_SIGNAL='@d1_core.schematic1(sch_1):pb12';
NODE_NAME	U2 F16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB12/DMIC-CLK/PWM0/SPDIF-IN/SPI':;
NODE_NAME	J15 33
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '33':;
NET_NAME
'FEL'
 '@D1_CORE.SCHEMATIC1(SCH_1):FEL':
 C_SIGNAL='@d1_core.schematic1(sch_1):fel';
NODE_NAME	U2 A18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'FEL':;
NODE_NAME	R17 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS43943@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW1 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS43988@DISCRETE.SW PUSHBUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J15 26
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '26':;
NET_NAME
'RESET'
 '@D1_CORE.SCHEMATIC1(SCH_1):RESET':
 C_SIGNAL='@d1_core.schematic1(sch_1):reset';
NODE_NAME	U2 M2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'RESET':;
NODE_NAME	R18 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS40127@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW2 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS42577@DISCRETE.SW PUSHBUTTON.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C15 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS41742@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J16 78
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '78':;
NET_NAME
'GND'
 '@D1_CORE.SCHEMATIC1(SCH_1):GND':
 C_SIGNAL='@d1_core.schematic1(sch_1):gnd';
NODE_NAME	C83 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407832@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C82 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407848@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C86 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407984@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C84 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407892@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C85 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407908@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C87 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408112@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	X2 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408312@MY_LIB.XTAL-4.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	X2 4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408312@MY_LIB.XTAL-4.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	C88 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408402@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'GND_1':;
NODE_NAME	U8 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'GND_2':;
NODE_NAME	U8 20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'GND_3':;
NODE_NAME	U8 31
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'GND_4':;
NODE_NAME	U8 33
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'GND_5':;
NODE_NAME	U8 36
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'GND_6':;
NODE_NAME	R56 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408036@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS453004@MY_OLB.LPW5206.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	J12 A1B12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	J12 B1A12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	J12 16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND3':;
NODE_NAME	J12 15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND4':;
NODE_NAME	J12 14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND5':;
NODE_NAME	J12 13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND6':;
NODE_NAME	J13 A1B12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	J13 B1A12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	J13 16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND3':;
NODE_NAME	J13 15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND4':;
NODE_NAME	J13 14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND5':;
NODE_NAME	J13 13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'GND6':;
NODE_NAME	U7 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423334@MY_LIB.CH340E.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C81 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS424265@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C80 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS424376@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R55 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS424922@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C78 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS453090@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C79 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS453122@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R50 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS453106@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R51 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS455488@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R49 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS458848@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C75 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62827@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	Q2 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS463336@RK_DISCRETE.MOSFET N.NORMAL(CHIPS)':
 'SOURCE':;
NODE_NAME	R47 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS463383@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C77 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS473820@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U5 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS409363@MY_LIB.TFT-0P96-160X80-8P.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C76 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS474110@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C70 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66087@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C69 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66071@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C68 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66055@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C71 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS655173@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C67 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66007@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C74 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS654344@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 D18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'AGND':;
NODE_NAME	C73 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66219@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C72 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66203@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C65 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS472355@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J11 6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS24300@MY_LIB.TFCARD-SHORT-8P.NORMAL(CHIPS)':
 'VSS':;
NODE_NAME	J11 9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS24300@MY_LIB.TFCARD-SHORT-8P.NORMAL(CHIPS)':
 'PAD1':;
NODE_NAME	J11 10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS24300@MY_LIB.TFCARD-SHORT-8P.NORMAL(CHIPS)':
 'PAD2':;
NODE_NAME	R39 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS29020@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C62 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS29596@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C60 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS33768@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C61 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS33884@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C63 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34007@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C64 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS47959@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R31 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS422189@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R32 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS422215@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R38 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS469593@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R37 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS469950@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C66 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668375@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C39 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS546988@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 A9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_1':;
NODE_NAME	U3 B3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_2':;
NODE_NAME	C40 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS9604@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R22 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS9771@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R20 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS11212@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R21 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS13314@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 A9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_1':;
NODE_NAME	U4 B3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_2':;
NODE_NAME	C43 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14251@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C44 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14426@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C51 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14608@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C50 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14582@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C49 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14556@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C48 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14530@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C47 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14504@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C46 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14478@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C45 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14452@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C52 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16047@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C53 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16063@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C54 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16079@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C55 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16095@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C56 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16111@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C57 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16127@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C58 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16143@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C59 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16159@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C35 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16874@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C37 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16926@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C36 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16900@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C33 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS17552@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 E1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_3':;
NODE_NAME	U3 G8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_4':;
NODE_NAME	U3 J2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_5':;
NODE_NAME	U3 J8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_6':;
NODE_NAME	U3 M1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_7':;
NODE_NAME	U3 M9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_8':;
NODE_NAME	U3 P1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_9':;
NODE_NAME	U3 P9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_10':;
NODE_NAME	U3 T1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_11':;
NODE_NAME	U3 T9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_12':;
NODE_NAME	U3 B1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_1':;
NODE_NAME	U3 B9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_2':;
NODE_NAME	U3 D1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_3':;
NODE_NAME	U3 D8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_4':;
NODE_NAME	U3 E2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_5':;
NODE_NAME	U3 E8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_6':;
NODE_NAME	U3 F9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_7':;
NODE_NAME	U3 G1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_8':;
NODE_NAME	U3 G9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_9':;
NODE_NAME	U4 E1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_3':;
NODE_NAME	U4 G8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_4':;
NODE_NAME	U4 J2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_5':;
NODE_NAME	U4 J8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_6':;
NODE_NAME	U4 M1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_7':;
NODE_NAME	U4 M9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_8':;
NODE_NAME	U4 P1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_9':;
NODE_NAME	U4 P9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_10':;
NODE_NAME	U4 T1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_11':;
NODE_NAME	U4 T9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSS_12':;
NODE_NAME	U4 B1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_1':;
NODE_NAME	U4 B9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_2':;
NODE_NAME	U4 D1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_3':;
NODE_NAME	U4 D8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_4':;
NODE_NAME	U4 E2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_5':;
NODE_NAME	U4 E8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_6':;
NODE_NAME	U4 F9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_7':;
NODE_NAME	U4 G1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_8':;
NODE_NAME	U4 G9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VSSQ_9':;
NODE_NAME	C41 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS11032@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C42 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS546750@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R23 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS644881@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C38 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS644897@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 A1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND0':;
NODE_NAME	U2 A2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	U2 F3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	U2 H12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND3':;
NODE_NAME	U2 K6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND4':;
NODE_NAME	U2 L10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND5':;
NODE_NAME	U2 M11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND6':;
NODE_NAME	U2 P11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND7':;
NODE_NAME	U2 V6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND8':;
NODE_NAME	U2 Y20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND9':;
NODE_NAME	U2 A15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND10':;
NODE_NAME	U2 A19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND11':;
NODE_NAME	U2 A20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND12':;
NODE_NAME	U2 B1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND13':;
NODE_NAME	U2 B10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND14':;
NODE_NAME	U2 B20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND15':;
NODE_NAME	U2 C4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND16':;
NODE_NAME	U2 C8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND17':;
NODE_NAME	U2 C10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND18':;
NODE_NAME	U2 E5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND19':;
NODE_NAME	U2 F9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND20':;
NODE_NAME	U2 F12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND21':;
NODE_NAME	U2 F18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND22':;
NODE_NAME	U2 G10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND23':;
NODE_NAME	U2 G11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND24':;
NODE_NAME	U2 G12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND25':;
NODE_NAME	U2 H1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND26':;
NODE_NAME	U2 H2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND27':;
NODE_NAME	U2 H10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND28':;
NODE_NAME	U2 H11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND29':;
NODE_NAME	U2 H18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND30':;
NODE_NAME	U2 J3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND31':;
NODE_NAME	U2 J6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND32':;
NODE_NAME	U2 J7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND33':;
NODE_NAME	U2 J8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND34':;
NODE_NAME	U2 J9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND35':;
NODE_NAME	U2 J10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND36':;
NODE_NAME	U2 J11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND37':;
NODE_NAME	U2 J12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND38':;
NODE_NAME	U2 K3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND39':;
NODE_NAME	U2 K7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND40':;
NODE_NAME	U2 K8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND41':;
NODE_NAME	U2 K9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND42':;
NODE_NAME	U2 K10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND43':;
NODE_NAME	U2 K12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND45':;
NODE_NAME	U2 K13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND46':;
NODE_NAME	U2 K14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND47':;
NODE_NAME	U2 L8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND48':;
NODE_NAME	U2 L9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND49':;
NODE_NAME	U2 L11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND50':;
NODE_NAME	U2 L12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND51':;
NODE_NAME	U2 L13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND52':;
NODE_NAME	U2 L14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND53':;
NODE_NAME	U2 L18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND54':;
NODE_NAME	U2 M3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND55':;
NODE_NAME	U2 M5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND56':;
NODE_NAME	U2 M8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND57':;
NODE_NAME	U2 M9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND58':;
NODE_NAME	U2 M10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND59':;
NODE_NAME	U2 M12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND60':;
NODE_NAME	U2 M13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND61':;
NODE_NAME	U2 M14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND62':;
NODE_NAME	U2 N11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND63':;
NODE_NAME	U2 N12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND64':;
NODE_NAME	U2 N13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND65':;
NODE_NAME	U2 N14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND66':;
NODE_NAME	U2 N15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND67':;
NODE_NAME	U2 N18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND68':;
NODE_NAME	U2 P7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND69':;
NODE_NAME	U2 P12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND70':;
NODE_NAME	U2 P13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND71':;
NODE_NAME	U2 R10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND72':;
NODE_NAME	U2 R18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND73':;
NODE_NAME	U2 T5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND74':;
NODE_NAME	U2 T7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND75':;
NODE_NAME	U2 T13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND76':;
NODE_NAME	U2 V2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND77':;
NODE_NAME	U2 V3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND78':;
NODE_NAME	U2 V4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND79':;
NODE_NAME	U2 V9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND80':;
NODE_NAME	U2 V12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND81':;
NODE_NAME	U2 V15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND82':;
NODE_NAME	U2 V17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND83':;
NODE_NAME	U2 W1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND84':;
NODE_NAME	U2 W17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND85':;
NODE_NAME	U2 W20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND86':;
NODE_NAME	U2 Y1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND87':;
NODE_NAME	U2 Y2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND88':;
NODE_NAME	U2 Y19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND89':;
NODE_NAME	U2 K11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1816@MY_LIB.D1-BGA337-0518G.NORMAL(CHIPS)':
 'GND44':;
NODE_NAME	C14 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS21103@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	X1 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS21135@MY_LIB.XTAL-4.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	X1 4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS21135@MY_LIB.XTAL-4.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	C16 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS21191@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C13 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS20565@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C12 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS20591@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C17 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34586@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C20 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34612@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C21 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34638@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C26 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34676@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C27 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34702@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C28 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34728@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C31 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34797@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C32 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34754@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C19 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38786@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C18 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38890@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C22 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38812@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C23 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38986@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C25 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38838@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C24 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38916@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C29 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38864@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C30 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS39012@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C15 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS41742@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW2 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS42577@DISCRETE.SW PUSHBUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	SW1 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS43988@DISCRETE.SW PUSHBUTTON.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C1 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52001@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C3 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52640@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R15 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52684@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C11 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52776@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C2 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS53150@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R12 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS53194@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C9 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS53286@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C4 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS417821@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R7 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS445234@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J6 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS473519@CONNECTOR.HEADER 1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J5 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS473497@CONNECTOR.HEADER 1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J7 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS473541@CONNECTOR.HEADER 1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J9 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS473563@CONNECTOR.HEADER 1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R6 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS633943@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C7 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS634381@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R8 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS634397@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C6 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS634027@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	U1 6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	U1 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'GND3':;
NODE_NAME	U1 18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'AGND1':;
NODE_NAME	U1 21
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'AGND2':;
NODE_NAME	U1 4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'AGND3':;
NODE_NAME	U1 25
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'PAD':;
NODE_NAME	J16 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J16 36
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '36':;
NODE_NAME	J16 46
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '46':;
NODE_NAME	J16 62
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '62':;
NODE_NAME	J16 80
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '80':;
NODE_NAME	J16 79
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '79':;
NODE_NAME	J15 29
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '29':;
NODE_NAME	J15 57
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '57':;
NODE_NAME	J15 63
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '63':;
NODE_NAME	J15 69
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '69':;
NODE_NAME	J15 75
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '75':;
NODE_NAME	J15 60
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '60':;
NODE_NAME	J16 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J16 19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '19':;
NODE_NAME	J16 18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '18':;
NODE_NAME	J16 28
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '28':;
NODE_NAME	J16 33
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '33':;
NODE_NAME	J15 44
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '44':;
NODE_NAME	J15 38
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '38':;
NODE_NAME	J15 32
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '32':;
NODE_NAME	J15 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J15 19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '19':;
NODE_NAME	J15 14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '14':;
NET_NAME
'PG12'
 '@D1_CORE.SCHEMATIC1(SCH_1):PG12':
 C_SIGNAL='@d1_core.schematic1(sch_1):pg12';
NODE_NAME	U2 D5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG12/I2S1-LRCK/TWI0-SCK/RGMII-T':;
NODE_NAME	J16 50
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '50':;
NET_NAME
'VCC_5V_IN'
 '@D1_CORE.SCHEMATIC1(SCH_1):VCC_5V_IN':
 C_SIGNAL='@d1_core.schematic1(sch_1):vcc_5v_in';
NODE_NAME	U6 5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS453004@MY_OLB.LPW5206.NORMAL(CHIPS)':
 'IN':;
NODE_NAME	C78 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS453090@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C1 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52001@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C3 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52640@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C2 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS53150@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C4 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS417821@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R14 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS455271@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D3 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS455242@DISCRETE.DIODE.NORMAL(CHIPS)':
 'K':;
NODE_NAME	U1 23
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'VIN3':;
NODE_NAME	U1 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'VCC1':;
NODE_NAME	U1 20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'VCC2':;
NODE_NAME	U1 8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'VIN2':;
NODE_NAME	R10 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS54426@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R9 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS54341@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J4 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS571300@CONNECTOR.HEADER 1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'VIN1':;
NODE_NAME	J16 31
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '31':;
NODE_NAME	J16 29
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '29':;
NET_NAME
'PG13'
 '@D1_CORE.SCHEMATIC1(SCH_1):PG13':
 C_SIGNAL='@d1_core.schematic1(sch_1):pg13';
NODE_NAME	U2 D6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG13/I2S1-BCLK/TWI0-SDA/RGMII-C':;
NODE_NAME	J16 42
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '42':;
NET_NAME
'VCC_CPU'
 '@D1_CORE.SCHEMATIC1(SCH_1):VCC_CPU':
 C_SIGNAL='@d1_core.schematic1(sch_1):vcc_cpu';
NODE_NAME	U2 J14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-SYS4':;
NODE_NAME	U2 G14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-SYS0':;
NODE_NAME	U2 H13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-SYS1':;
NODE_NAME	U2 H14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-SYS2':;
NODE_NAME	U2 J13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-SYS3':;
NODE_NAME	U2 G13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-SYSFB':;
NODE_NAME	C24 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38916@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C25 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38838@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C29 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38864@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C30 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS39012@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 H9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-CPU4':;
NODE_NAME	U2 G7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-CPU0':;
NODE_NAME	U2 G8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-CPU1':;
NODE_NAME	U2 H7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-CPU2':;
NODE_NAME	U2 H8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-CPU3':;
NODE_NAME	U2 G9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VDD-CPUFB':;
NODE_NAME	C18 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38890@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C19 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38786@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C22 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38812@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C23 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS38986@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R1 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS55835@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VCC_DDR'
 '@D1_CORE.SCHEMATIC1(SCH_1):VCC_DDR':
 C_SIGNAL='@d1_core.schematic1(sch_1):vcc_ddr';
NODE_NAME	U2 N9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'VCC-DRAM1':;
NODE_NAME	U2 N10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'VCC-DRAM2':;
NODE_NAME	U2 P8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'VCC-DRAM3':;
NODE_NAME	U2 P9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'VCC-DRAM4':;
NODE_NAME	U2 P10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'VCC-DRAM5':;
NODE_NAME	U3 B2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_1':;
NODE_NAME	U3 D9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_2':;
NODE_NAME	U4 B2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_1':;
NODE_NAME	U4 D9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_2':;
NODE_NAME	C44 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14426@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C51 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14608@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C50 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14582@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C49 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14556@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C48 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14530@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C47 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14504@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C46 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14478@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C45 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14452@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C52 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16047@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C53 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16063@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C54 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16079@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C55 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16095@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C56 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16111@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C57 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16127@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C58 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16143@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C59 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16159@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 N8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'VCC-DRAM0':;
NODE_NAME	C36 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16900@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C35 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16874@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C37 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS16926@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 G7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_3':;
NODE_NAME	U3 K2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_4':;
NODE_NAME	U3 K8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_5':;
NODE_NAME	U3 N1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_6':;
NODE_NAME	U3 N9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_7':;
NODE_NAME	U3 R1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_8':;
NODE_NAME	U3 R9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_9':;
NODE_NAME	U3 A1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_1':;
NODE_NAME	U3 A8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_2':;
NODE_NAME	U3 C1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_3':;
NODE_NAME	U3 C9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_4':;
NODE_NAME	U3 D2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_5':;
NODE_NAME	U3 E9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_6':;
NODE_NAME	U3 F1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_7':;
NODE_NAME	U3 H2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_8':;
NODE_NAME	U3 H9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_9':;
NODE_NAME	U4 G7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_3':;
NODE_NAME	U4 K2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_4':;
NODE_NAME	U4 K8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_5':;
NODE_NAME	U4 N1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_6':;
NODE_NAME	U4 N9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_7':;
NODE_NAME	U4 R1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_8':;
NODE_NAME	U4 R9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDD_9':;
NODE_NAME	U4 A1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_1':;
NODE_NAME	U4 A8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_2':;
NODE_NAME	U4 C1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_3':;
NODE_NAME	U4 C9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_4':;
NODE_NAME	U4 D2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_5':;
NODE_NAME	U4 E9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_6':;
NODE_NAME	U4 F1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_7':;
NODE_NAME	U4 H2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_8':;
NODE_NAME	U4 H9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VDDQ_9':;
NODE_NAME	R19 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS644825@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C34 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS644845@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R2 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS55809@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'BL_PWM'
 '@D1_CORE.SCHEMATIC1(SCH_1):BL_PWM':
 C_SIGNAL='@d1_core.schematic1(sch_1):bl_pwm';
NODE_NAME	Q2 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS463336@RK_DISCRETE.MOSFET N.NORMAL(CHIPS)':
 'GATE':;
NODE_NAME	R47 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS463383@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 M19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD18/LCD0-CLK/LVDS1-V3P/DMIC-DA':;
NODE_NAME	J15 62
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '62':;
NET_NAME
'N409393'
 '@D1_CORE.SCHEMATIC1(SCH_1):N409393':
 C_SIGNAL='@d1_core.schematic1(sch_1):n409393';
NODE_NAME	Q1 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS463524@RK_DISCRETE.MOSFET P.NORMAL(CHIPS)':
 'DRAIN':;
NODE_NAME	C77 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS473820@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R45 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS409347@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N5299030'
 '@D1_CORE.SCHEMATIC1(SCH_1):N5299030':
 C_SIGNAL='@d1_core.schematic1(sch_1):n5299030';
NODE_NAME	U1 24
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'LX3':;
NODE_NAME	L3 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS529893@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'VCC_LDO_IN'
 '@D1_CORE.SCHEMATIC1(SCH_1):VCC_LDO_IN':
 C_SIGNAL='@d1_core.schematic1(sch_1):vcc_ldo_in';
NODE_NAME	U2 M7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'LDO-IN':;
NODE_NAME	C21 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34638@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D2 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS641177@DISCRETE.DIODE.NORMAL(CHIPS)':
 'K':;
NET_NAME
'N5300360'
 '@D1_CORE.SCHEMATIC1(SCH_1):N5300360':
 C_SIGNAL='@d1_core.schematic1(sch_1):n5300360';
NODE_NAME	U1 7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'LX2':;
NODE_NAME	L2 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS530026@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'VCC_3V3'
 '@D1_CORE.SCHEMATIC1(SCH_1):VCC_3V3':
 C_SIGNAL='@d1_core.schematic1(sch_1):vcc_3v3';
NODE_NAME	U2 D12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'HPLDOIN':;
NODE_NAME	C72 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66203@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'VBAT':;
NODE_NAME	C84 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407892@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 22
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'VDDIO':;
NODE_NAME	C85 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407908@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R57 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408216@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R58 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408232@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R59 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408248@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R60 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408264@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R61 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408280@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R62 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408548@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R63 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408564@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R64 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408580@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R65 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408596@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R66 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408612@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D9 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS425230@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	D8 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS425166@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R46 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS463566@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	Q1 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS463524@RK_DISCRETE.MOSFET P.NORMAL(CHIPS)':
 'SOURCE':;
NODE_NAME	C76 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS474110@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS409363@MY_LIB.TFT-0P96-160X80-8P.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	U2 C20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'VDD33':;
NODE_NAME	C67 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66007@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C60 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS33768@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 E4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'VCC-PG':;
NODE_NAME	R52 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS76006@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R44 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68804@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R18 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS40127@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R16 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS45280@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R17 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS43943@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 G17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VCC-IO':;
NODE_NAME	C32 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34754@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 M4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'VCC-PE':;
NODE_NAME	C66 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668375@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 F4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'VCC-PF':;
NODE_NAME	R30 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS29472@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C62 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS29596@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 G4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'VCC-PC':;
NODE_NAME	C61 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS33884@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 T16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'VCC-PD':;
NODE_NAME	C63 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34007@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J11 4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS24300@MY_LIB.TFCARD-SHORT-8P.NORMAL(CHIPS)':
 'VDD':;
NODE_NAME	C65 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS472355@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R3 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS55783@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D2 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS641177@DISCRETE.DIODE.NORMAL(CHIPS)':
 'A':;
NODE_NAME	D1 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS445218@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	J16 20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '20':;
NODE_NAME	J16 22
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '22':;
NET_NAME
'N52730'
 '@D1_CORE.SCHEMATIC1(SCH_1):N52730':
 C_SIGNAL='@d1_core.schematic1(sch_1):n52730';
NODE_NAME	C10 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52712@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R15 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52684@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R13 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52668@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'FB3':;
NET_NAME
'VCC_1V8'
 '@D1_CORE.SCHEMATIC1(SCH_1):VCC_1V8':
 C_SIGNAL='@d1_core.schematic1(sch_1):vcc_1v8';
NODE_NAME	U2 K4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VCC-DCXO':;
NODE_NAME	C31 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34797@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 K5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VCC-RTC':;
NODE_NAME	C28 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34728@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 J5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VCC-PLL':;
NODE_NAME	C27 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34702@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 J4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'VCC-EFUSE':;
NODE_NAME	C26 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34676@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 L7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'LDOA-OUT':;
NODE_NAME	C20 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34612@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 P14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'VDD18-DRAM':;
NODE_NAME	C33 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS17552@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C64 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS47959@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 R16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'VCC-LVDS':;
NODE_NAME	C75 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62827@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 M17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'VCC-HDMI':;
NODE_NAME	J8 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS571093@CONNECTOR.HEADER 1.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N463506'
 '@D1_CORE.SCHEMATIC1(SCH_1):N463506':
 C_SIGNAL='@d1_core.schematic1(sch_1):n463506';
NODE_NAME	Q2 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS463336@RK_DISCRETE.MOSFET N.NORMAL(CHIPS)':
 'DRAIN':;
NODE_NAME	Q1 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS463524@RK_DISCRETE.MOSFET P.NORMAL(CHIPS)':
 'GATE':;
NODE_NAME	R46 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS463566@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N6341190'
 '@D1_CORE.SCHEMATIC1(SCH_1):N6341190':
 C_SIGNAL='@d1_core.schematic1(sch_1):n6341190';
NODE_NAME	L1 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS634109@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'LX1':;
NET_NAME
'NMI'
 '@D1_CORE.SCHEMATIC1(SCH_1):NMI':
 C_SIGNAL='@d1_core.schematic1(sch_1):nmi';
NODE_NAME	R16 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS45280@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 N3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'NMI':;
NODE_NAME	J16 56
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '56':;
NET_NAME
'USB_UART_DP'
 '@D1_CORE.SCHEMATIC1(SCH_1):USB_UART_DP':
 C_SIGNAL='@d1_core.schematic1(sch_1):usb_uart_dp';
NODE_NAME	J13 A6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'DP1':;
NODE_NAME	J13 B6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'DP2':;
NODE_NAME	U7 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423334@MY_LIB.CH340E.NORMAL(CHIPS)':
 'UD+':;
NET_NAME
'USB_UART_DN'
 '@D1_CORE.SCHEMATIC1(SCH_1):USB_UART_DN':
 C_SIGNAL='@d1_core.schematic1(sch_1):usb_uart_dn';
NODE_NAME	J13 A7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'DN1':;
NODE_NAME	J13 B7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'DN2':;
NODE_NAME	U7 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423334@MY_LIB.CH340E.NORMAL(CHIPS)':
 'UD-':;
NET_NAME
'VLDO_BOUT'
 '@D1_CORE.SCHEMATIC1(SCH_1):VLDO_BOUT':
 C_SIGNAL='@d1_core.schematic1(sch_1):vldo_bout';
NODE_NAME	U2 N7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'LDOB-OUT':;
NODE_NAME	C17 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS34586@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PWM0'
 '@D1_CORE.SCHEMATIC1(SCH_1):PWM0':
 C_SIGNAL='@d1_core.schematic1(sch_1):pwm0';
NODE_NAME	U2 N20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD16/LCD0-D22/LVDS1-CKP/DMIC-DA':;
NODE_NAME	J15 66
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '66':;
NET_NAME
'PC7'
 '@D1_CORE.SCHEMATIC1(SCH_1):PC7':
 C_SIGNAL='@d1_core.schematic1(sch_1):pc7';
NODE_NAME	U2 G5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PC7/SPI0-HOLD/SDC2-D3/UART3-RX/':;
NODE_NAME	D5 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS469573@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	J16 48
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '48':;
NET_NAME
'PWM1'
 '@D1_CORE.SCHEMATIC1(SCH_1):PWM1':
 C_SIGNAL='@d1_core.schematic1(sch_1):pwm1';
NODE_NAME	U2 N19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD17/LCD0-D23/LVDS1-CKN/DMIC-DA':;
NODE_NAME	J15 68
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '68':;
NET_NAME
'N53240'
 '@D1_CORE.SCHEMATIC1(SCH_1):N53240':
 C_SIGNAL='@d1_core.schematic1(sch_1):n53240';
NODE_NAME	C8 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS53222@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R12 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS53194@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R11 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS53178@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'FB2':;
NET_NAME
'PD22'
 '@D1_CORE.SCHEMATIC1(SCH_1):PD22':
 C_SIGNAL='@d1_core.schematic1(sch_1):pd22';
NODE_NAME	U2 Y18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD22/SPDIF-OUT/IR-RX/UART1-RX/P':;
NODE_NAME	J15 51
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '51':;
NET_NAME
'N633981'
 '@D1_CORE.SCHEMATIC1(SCH_1):N633981':
 C_SIGNAL='@d1_core.schematic1(sch_1):n633981';
NODE_NAME	C5 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS633963@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R6 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS633943@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R5 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS633927@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'FB1':;
NET_NAME
'N424938'
 '@D1_CORE.SCHEMATIC1(SCH_1):N424938':
 C_SIGNAL='@d1_core.schematic1(sch_1):n424938';
NODE_NAME	D10 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS424897@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	U7 6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423334@MY_LIB.CH340E.NORMAL(CHIPS)':
 'TNOW':;
NET_NAME
'N424942'
 '@D1_CORE.SCHEMATIC1(SCH_1):N424942':
 C_SIGNAL='@d1_core.schematic1(sch_1):n424942';
NODE_NAME	R55 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS424922@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D10 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS424897@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'N445250'
 '@D1_CORE.SCHEMATIC1(SCH_1):N445250':
 C_SIGNAL='@d1_core.schematic1(sch_1):n445250';
NODE_NAME	R7 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS445234@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D1 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS445218@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'DDR_RAS_B'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_RAS_B':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_ras_b';
NODE_NAME	U2 U9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SRAS':;
NODE_NAME	U3 J3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'RAS':;
NODE_NAME	U4 J3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'RAS':;
NET_NAME
'DDR_CAS_B'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_CAS_B':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_cas_b';
NODE_NAME	U2 T9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SCAS':;
NODE_NAME	U3 K3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'CAS':;
NODE_NAME	U4 K3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'CAS':;
NET_NAME
'DDR_WE_B'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_WE_B':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_we_b';
NODE_NAME	U2 W10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SBA1':;
NODE_NAME	U3 L3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'WE':;
NODE_NAME	U4 L3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'WE':;
NET_NAME
'N634415'
 '@D1_CORE.SCHEMATIC1(SCH_1):N634415':
 C_SIGNAL='@d1_core.schematic1(sch_1):n634415';
NODE_NAME	R4 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS634365@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R8 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS634397@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C7 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS634381@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'EN1':;
NET_NAME
'DDR_CS0_B'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_CS0_B':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_cs0_b';
NODE_NAME	U2 R12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SCS0':;
NODE_NAME	U3 L2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'CS':;
NET_NAME
'DDR_CS1_B'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_CS1_B':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_cs1_b';
NODE_NAME	U2 R13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SCS1':;
NODE_NAME	U4 L2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'CS':;
NET_NAME
'N425200'
 '@D1_CORE.SCHEMATIC1(SCH_1):N425200':
 C_SIGNAL='@d1_core.schematic1(sch_1):n425200';
NODE_NAME	R53 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS425182@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D8 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS425166@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'DDR_BA0'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_BA0':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_ba0';
NODE_NAME	U2 W11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA6':;
NODE_NAME	U3 M2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'BA0':;
NODE_NAME	U4 M2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'BA0':;
NET_NAME
'DDR_BA1'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_BA1':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_ba1';
NODE_NAME	U2 W14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA8':;
NODE_NAME	U3 N8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'BA1':;
NODE_NAME	U4 N8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'BA1':;
NET_NAME
'SPI1_CS'
 '@D1_CORE.SCHEMATIC1(SCH_1):SPI1_CS':
 C_SIGNAL='@d1_core.schematic1(sch_1):spi1_cs';
NODE_NAME	U2 T17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD10/LCD0-D14/LVDS1-V0P/SPI1-CS':;
NODE_NAME	J15 70
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '70':;
NET_NAME
'DDR_BA2'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_BA2':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_ba2';
NODE_NAME	U2 V10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SBA0':;
NODE_NAME	U3 M3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'BA2':;
NODE_NAME	U4 M3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'BA2':;
NET_NAME
'LINEINL'
 '@D1_CORE.SCHEMATIC1(SCH_1):LINEINL':
 C_SIGNAL='@d1_core.schematic1(sch_1):lineinl';
NODE_NAME	U2 B16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'LINEINL':;
NODE_NAME	J15 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '2':;
NET_NAME
'SPI1_CLK'
 '@D1_CORE.SCHEMATIC1(SCH_1):SPI1_CLK':
 C_SIGNAL='@d1_core.schematic1(sch_1):spi1_clk';
NODE_NAME	U2 R17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD11/LCD0-D15/LVDS1-V0N/SPI1-CL':;
NODE_NAME	J15 80
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '80':;
NET_NAME
'VCC_1V35_2A'
 '@D1_CORE.SCHEMATIC1(SCH_1):VCC_1V35_2A':
 C_SIGNAL='@d1_core.schematic1(sch_1):vcc_1v35_2a';
NODE_NAME	C10 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52712@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R13 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52668@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C11 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS52776@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R2 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS55809@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L3 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS529893@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J3 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS570509@CONNECTOR.HEADER 1.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_ODT0'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_ODT0':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_odt0';
NODE_NAME	U2 T12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SODT0':;
NODE_NAME	U3 K1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'ODT':;
NET_NAME
'N05187'
 '@D1_CORE.SCHEMATIC1(SCH_1):N05187':
 C_SIGNAL='@d1_core.schematic1(sch_1):n05187';
NODE_NAME	R22 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS9771@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 U17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SZQ':;
NET_NAME
'LINEINR'
 '@D1_CORE.SCHEMATIC1(SCH_1):LINEINR':
 C_SIGNAL='@d1_core.schematic1(sch_1):lineinr';
NODE_NAME	U2 C16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'LINEINR':;
NODE_NAME	J15 4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '4':;
NET_NAME
'SPI1_MOSI'
 '@D1_CORE.SCHEMATIC1(SCH_1):SPI1_MOSI':
 C_SIGNAL='@d1_core.schematic1(sch_1):spi1_mosi';
NODE_NAME	U2 P19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD12/LCD0-D18/LVDS1-V1P/SPI1-MO':;
NODE_NAME	J15 76
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '76':;
NET_NAME
'VCC_3V3_2A'
 '@D1_CORE.SCHEMATIC1(SCH_1):VCC_3V3_2A':
 C_SIGNAL='@d1_core.schematic1(sch_1):vcc_3v3_2a';
NODE_NAME	R4 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS634365@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R3 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS55783@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C5 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS633963@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R5 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS633927@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C6 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS634027@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L1 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS634109@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J1 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS634087@CONNECTOR.HEADER 1.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DDR_ODT1'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_ODT1':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_odt1';
NODE_NAME	U2 U12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SODT1':;
NODE_NAME	U4 K1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'ODT':;
NET_NAME
'LINEOUTL_N'
 '@D1_CORE.SCHEMATIC1(SCH_1):LINEOUTL_N':
 C_SIGNAL='@d1_core.schematic1(sch_1):lineoutl_n';
NODE_NAME	U2 C15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'LINEOUTLN':;
NODE_NAME	J15 6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '6':;
NET_NAME
'SPI1_MISO'
 '@D1_CORE.SCHEMATIC1(SCH_1):SPI1_MISO':
 C_SIGNAL='@d1_core.schematic1(sch_1):spi1_miso';
NODE_NAME	U2 P18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD13/LCD0-D19/LVDS1-V1N/SPI1-MI':;
NODE_NAME	J15 78
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '78':;
NET_NAME
'DDR_CK_P'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_CK_P':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_ck_p';
NODE_NAME	U2 T10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SCKP':;
NODE_NAME	R26 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14194@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 J7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'CK_P':;
NODE_NAME	U4 J7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'CK_P':;
NET_NAME
'SPI1_HOLD'
 '@D1_CORE.SCHEMATIC1(SCH_1):SPI1_HOLD':
 C_SIGNAL='@d1_core.schematic1(sch_1):spi1_hold';
NODE_NAME	U2 N17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD14/LCD0-D20/LVDS1-V2P/SPI1-HO':;
NODE_NAME	J15 74
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '74':;
NET_NAME
'DDR_CK_N'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_CK_N':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_ck_n';
NODE_NAME	U2 U10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SCKN':;
NODE_NAME	R27 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS14210@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 K7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'CK_N':;
NODE_NAME	U4 K7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'CK_N':;
NET_NAME
'SPI1_WP'
 '@D1_CORE.SCHEMATIC1(SCH_1):SPI1_WP':
 C_SIGNAL='@d1_core.schematic1(sch_1):spi1_wp';
NODE_NAME	U2 N16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD15/LCD0-D21/LVDS1-V2N/SPI1-WP':;
NODE_NAME	J15 72
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '72':;
NET_NAME
'N425264'
 '@D1_CORE.SCHEMATIC1(SCH_1):N425264':
 C_SIGNAL='@d1_core.schematic1(sch_1):n425264';
NODE_NAME	R54 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS425246@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D9 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS425230@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'DDR_CKE0'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_CKE0':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_cke0';
NODE_NAME	U2 W9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SCKE0':;
NODE_NAME	U3 K9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'CKE':;
NET_NAME
'PG14'
 '@D1_CORE.SCHEMATIC1(SCH_1):PG14':
 C_SIGNAL='@d1_core.schematic1(sch_1):pg14';
NODE_NAME	U2 E6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG14/I2S1-DIN0/TWI2-SCK/MDC/I2S':;
NODE_NAME	J16 40
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '40':;
NET_NAME
'DDR_CKE1'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_CKE1':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_cke1';
NODE_NAME	U2 Y9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SCKE1':;
NODE_NAME	U4 K9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'CKE':;
NET_NAME
'MBIAS'
 '@D1_CORE.SCHEMATIC1(SCH_1):MBIAS':
 C_SIGNAL='@d1_core.schematic1(sch_1):mbias';
NODE_NAME	U2 E16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'MBIAS':;
NODE_NAME	C71 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS655173@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J15 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '3':;
NET_NAME
'PG15'
 '@D1_CORE.SCHEMATIC1(SCH_1):PG15':
 C_SIGNAL='@d1_core.schematic1(sch_1):pg15';
NODE_NAME	U2 F6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG15/I2S1-DOUT0/TWI2-SDA/MDIO/I':;
NODE_NAME	J16 38
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '38':;
NET_NAME
'DDR_RST'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_RST':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_rst';
NODE_NAME	U2 Y17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SRST':;
NODE_NAME	U3 T2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'RESET':;
NODE_NAME	U4 T2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'RESET':;
NET_NAME
'MIC_IN1_C_N'
 '@D1_CORE.SCHEMATIC1(SCH_1):MIC_IN1_C_N':
 C_SIGNAL='@d1_core.schematic1(sch_1):mic_in1_c_n';
NODE_NAME	U2 D19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'MICIN1N':;
NODE_NAME	J15 5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '5':;
NET_NAME
'V3'
 '@D1_CORE.SCHEMATIC1(SCH_1):V3':
 C_SIGNAL='@d1_core.schematic1(sch_1):v3';
NODE_NAME	U7 10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423334@MY_LIB.CH340E.NORMAL(CHIPS)':
 'V3':;
NODE_NAME	C81 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS424265@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_DQM0'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_DQM0':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_dqm0';
NODE_NAME	U2 Y8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQM0':;
NODE_NAME	U3 E7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DML':;
NODE_NAME	U4 E7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DML':;
NET_NAME
'MIC_IN1_C_P'
 '@D1_CORE.SCHEMATIC1(SCH_1):MIC_IN1_C_P':
 C_SIGNAL='@d1_core.schematic1(sch_1):mic_in1_c_p';
NODE_NAME	U2 D20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'MICIN1P':;
NODE_NAME	J15 7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '7':;
NET_NAME
'DDR_DQM1'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_DQM1':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_dqm1';
NODE_NAME	U2 W2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQM1':;
NODE_NAME	U3 D3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DMU':;
NODE_NAME	U4 D3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DMU':;
NET_NAME
'MIC_IN2_C_N'
 '@D1_CORE.SCHEMATIC1(SCH_1):MIC_IN2_C_N':
 C_SIGNAL='@d1_core.schematic1(sch_1):mic_in2_c_n';
NODE_NAME	U2 D15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'MICIN2N':;
NODE_NAME	J15 9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '9':;
NET_NAME
'DDR_DQS0_P'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_DQS0_P':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_dqs0_p';
NODE_NAME	U2 W6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQS0P':;
NODE_NAME	U3 F3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQSL_P':;
NODE_NAME	U4 F3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQSL_P':;
NET_NAME
'MIC_IN2_C_P'
 '@D1_CORE.SCHEMATIC1(SCH_1):MIC_IN2_C_P':
 C_SIGNAL='@d1_core.schematic1(sch_1):mic_in2_c_p';
NODE_NAME	U2 E15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'MICIN2P':;
NODE_NAME	J15 11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '11':;
NET_NAME
'DDR_DQS0_N'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_DQS0_N':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_dqs0_n';
NODE_NAME	U2 Y6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQS0N':;
NODE_NAME	U3 G3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQSL_N':;
NODE_NAME	U4 G3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQSL_N':;
NET_NAME
'MIC_IN3_C_N'
 '@D1_CORE.SCHEMATIC1(SCH_1):MIC_IN3_C_N':
 C_SIGNAL='@d1_core.schematic1(sch_1):mic_in3_c_n';
NODE_NAME	U2 D16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'MICIN3N':;
NODE_NAME	J15 13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '13':;
NET_NAME
'DDR_DQS1_N'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_DQS1_N':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_dqs1_n';
NODE_NAME	U2 Y3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQS1N':;
NODE_NAME	U3 B7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQSU_N':;
NODE_NAME	U4 B7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQSU_N':;
NET_NAME
'MIC_IN3_C_P'
 '@D1_CORE.SCHEMATIC1(SCH_1):MIC_IN3_C_P':
 C_SIGNAL='@d1_core.schematic1(sch_1):mic_in3_c_p';
NODE_NAME	U2 D17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'MICIN3P':;
NODE_NAME	J15 15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '15':;
NET_NAME
'DDR_DQS1_P'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_DQS1_P':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_dqs1_p';
NODE_NAME	U2 W3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQS1P':;
NODE_NAME	U3 C7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQSU_P':;
NODE_NAME	U4 C7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQSU_P':;
NET_NAME
'MIC_DET'
 '@D1_CORE.SCHEMATIC1(SCH_1):MIC_DET':
 C_SIGNAL='@d1_core.schematic1(sch_1):mic_det';
NODE_NAME	U2 A17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'MIC-DET':;
NODE_NAME	J15 17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '17':;
NET_NAME
'HBIAS'
 '@D1_CORE.SCHEMATIC1(SCH_1):HBIAS':
 C_SIGNAL='@d1_core.schematic1(sch_1):hbias';
NODE_NAME	U2 E17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'HBIAS':;
NODE_NAME	C74 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS654344@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J15 16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '16':;
NET_NAME
'UART0_RX'
 '@D1_CORE.SCHEMATIC1(SCH_1):UART0_RX':
 C_SIGNAL='@d1_core.schematic1(sch_1):uart0_rx';
NODE_NAME	U7 8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423334@MY_LIB.CH340E.NORMAL(CHIPS)':
 'TXD':;
NODE_NAME	R54 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS425246@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 G16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB9/DMIC-DATA2/PWM6/TWI2-SDA/SP':;
NODE_NAME	J15 35
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '35':;
NET_NAME
'USB_C_CC'
 '@D1_CORE.SCHEMATIC1(SCH_1):USB_C_CC':
 C_SIGNAL='@d1_core.schematic1(sch_1):usb_c_cc';
NODE_NAME	J12 A5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'CC1':;
NODE_NAME	J12 B5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'CC2':;
NODE_NAME	D7 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS76026@DISCRETE.DIODE.NORMAL(CHIPS)':
 'K':;
NET_NAME
'DDR_A14'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A14':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a14';
NODE_NAME	U2 W16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA12':;
NODE_NAME	U3 T7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A14':;
NODE_NAME	U4 T7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A14':;
NET_NAME
'HPOUTL'
 '@D1_CORE.SCHEMATIC1(SCH_1):HPOUTL':
 C_SIGNAL='@d1_core.schematic1(sch_1):hpoutl';
NODE_NAME	U2 F13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'HPOUTL':;
NODE_NAME	J15 18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '18':;
NET_NAME
'HPOUTR'
 '@D1_CORE.SCHEMATIC1(SCH_1):HPOUTR':
 C_SIGNAL='@d1_core.schematic1(sch_1):hpoutr';
NODE_NAME	U2 D13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'HPOUTR':;
NODE_NAME	J15 20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '20':;
NET_NAME
'HPOUTFB'
 '@D1_CORE.SCHEMATIC1(SCH_1):HPOUTFB':
 C_SIGNAL='@d1_core.schematic1(sch_1):hpoutfb';
NODE_NAME	U2 E13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'HPOUTFB':;
NODE_NAME	J15 22
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '22':;
NET_NAME
'UART0_TX'
 '@D1_CORE.SCHEMATIC1(SCH_1):UART0_TX':
 C_SIGNAL='@d1_core.schematic1(sch_1):uart0_tx';
NODE_NAME	U7 9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423334@MY_LIB.CH340E.NORMAL(CHIPS)':
 'RXD':;
NODE_NAME	R53 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS425182@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 G15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB8/DMIC-DATA3/PWM5/TWI2-SCK/SP':;
NODE_NAME	J15 37
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '37':;
NET_NAME
'HP_DET'
 '@D1_CORE.SCHEMATIC1(SCH_1):HP_DET':
 C_SIGNAL='@d1_core.schematic1(sch_1):hp_det';
NODE_NAME	U2 A13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'HP-DET':;
NODE_NAME	J15 24
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '24':;
NET_NAME
'N640018'
 '@D1_CORE.SCHEMATIC1(SCH_1):N640018':
 C_SIGNAL='@d1_core.schematic1(sch_1):n640018';
NODE_NAME	U1 9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'EN2':;
NODE_NAME	R9 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS54341@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_D0'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D0':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d0';
NODE_NAME	U3 F7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL1':;
NODE_NAME	U2 W5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ7':;
NODE_NAME	U4 E3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL0':;
NET_NAME
'N640022'
 '@D1_CORE.SCHEMATIC1(SCH_1):N640022':
 C_SIGNAL='@d1_core.schematic1(sch_1):n640022';
NODE_NAME	U1 22
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'EN3':;
NODE_NAME	R10 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS54426@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_D1'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D1':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d1';
NODE_NAME	U3 E3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL0':;
NODE_NAME	U2 V7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ1':;
NODE_NAME	U4 F7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL1':;
NET_NAME
'USB0_DP'
 '@D1_CORE.SCHEMATIC1(SCH_1):USB0_DP':
 C_SIGNAL='@d1_core.schematic1(sch_1):usb0_dp';
NODE_NAME	U2 B7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75770@MY_LIB.D1-BGA337-0518F.NORMAL(CHIPS)':
 'USB0-DP':;
NODE_NAME	J12 A6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'DP1':;
NODE_NAME	J12 B6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'DP2':;
NET_NAME
'DDR_D2'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D2':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d2';
NODE_NAME	U3 F8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL3':;
NODE_NAME	U2 V5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ6':;
NODE_NAME	U4 F2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL2':;
NET_NAME
'USB0_DM'
 '@D1_CORE.SCHEMATIC1(SCH_1):USB0_DM':
 C_SIGNAL='@d1_core.schematic1(sch_1):usb0_dm';
NODE_NAME	U2 C7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75770@MY_LIB.D1-BGA337-0518F.NORMAL(CHIPS)':
 'USB0-DM':;
NODE_NAME	J12 A7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'DN1':;
NODE_NAME	J12 B7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'DN2':;
NET_NAME
'DDR_D3'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D3':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d3';
NODE_NAME	U3 F2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL2':;
NODE_NAME	U2 W7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ0':;
NODE_NAME	U4 F8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL3':;
NET_NAME
'DDR_D4'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D4':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d4';
NODE_NAME	U3 H7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL7':;
NODE_NAME	U2 Y4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ5':;
NODE_NAME	U4 H3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL4':;
NET_NAME
'DDR_D5'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D5':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d5';
NODE_NAME	U3 G2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL6':;
NODE_NAME	U2 V8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ3':;
NODE_NAME	U4 H8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL5':;
NET_NAME
'DDR_D6'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D6':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d6';
NODE_NAME	U3 H8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL5':;
NODE_NAME	U2 W4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ4':;
NODE_NAME	U4 G2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL6':;
NET_NAME
'N20531'
 '@D1_CORE.SCHEMATIC1(SCH_1):N20531':
 C_SIGNAL='@d1_core.schematic1(sch_1):n20531';
NODE_NAME	U2 L3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'X32KOUT':;
NODE_NAME	Y1 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS20515@MY_LIB.XTAL.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C13 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS20565@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_D7'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D7':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d7';
NODE_NAME	U3 H3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL4':;
NODE_NAME	U2 W8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ2':;
NODE_NAME	U4 H7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQL7':;
NET_NAME
'N20543'
 '@D1_CORE.SCHEMATIC1(SCH_1):N20543':
 C_SIGNAL='@d1_core.schematic1(sch_1):n20543';
NODE_NAME	U2 L2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'X32KIN':;
NODE_NAME	Y1 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS20515@MY_LIB.XTAL.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C12 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS20591@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_D8'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D8':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d8';
NODE_NAME	U3 C3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU1':;
NODE_NAME	U2 U7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ9':;
NODE_NAME	U4 D7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU0':;
NET_NAME
'DDR_D9'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D9':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d9';
NODE_NAME	U3 D7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU0':;
NODE_NAME	U2 T4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ14':;
NODE_NAME	U4 C3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU1':;
NET_NAME
'REFCLK_OUT'
 '@D1_CORE.SCHEMATIC1(SCH_1):REFCLK_OUT':
 C_SIGNAL='@d1_core.schematic1(sch_1):refclk_out';
NODE_NAME	U2 J2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'REFCLK-OUT':;
NODE_NAME	J10 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS473443@CONNECTOR.HEADER 1.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J16 52
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '52':;
NET_NAME
'DDR_D10'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D10':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d10';
NODE_NAME	U3 C2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU3':;
NODE_NAME	U2 R7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ13':;
NODE_NAME	U4 C8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU2':;
NET_NAME
'DDR_D11'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D11':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d11';
NODE_NAME	U3 C8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU2':;
NODE_NAME	U2 U4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ8':;
NODE_NAME	U4 C2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU3':;
NET_NAME
'DDR_D12'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D12':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d12';
NODE_NAME	U3 A3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU7':;
NODE_NAME	U2 T6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ11':;
NODE_NAME	U4 A7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU4':;
NET_NAME
'N66041'
 '@D1_CORE.SCHEMATIC1(SCH_1):N66041':
 C_SIGNAL='@d1_core.schematic1(sch_1):n66041';
NODE_NAME	C70 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66087@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 B18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'VRA2':;
NET_NAME
'DDR_D13'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D13':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d13';
NODE_NAME	U3 B8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU6':;
NODE_NAME	U2 U5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ10':;
NODE_NAME	U4 A2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU5':;
NET_NAME
'DDR_D14'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D14':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d14';
NODE_NAME	U3 A2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU5':;
NODE_NAME	U2 R6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ15':;
NODE_NAME	U4 B8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU6':;
NET_NAME
'HDMI_5V'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_5V':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_5v';
NODE_NAME	R40 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68172@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R41 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68198@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_D15'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_D15':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_d15';
NODE_NAME	U3 A7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU4':;
NODE_NAME	U2 U6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SDQ12':;
NODE_NAME	U4 A3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'DQU7':;
NET_NAME
'TFT_CLK'
 '@D1_CORE.SCHEMATIC1(SCH_1):TFT_CLK':
 C_SIGNAL='@d1_core.schematic1(sch_1):tft_clk';
NODE_NAME	U5 6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS409363@MY_LIB.TFT-0P96-160X80-8P.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	U2 G3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PC2/SPI0-CLK/SDC2-CLK/PC-EINT2':;
NODE_NAME	J16 75
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '75':;
NET_NAME
'N66029'
 '@D1_CORE.SCHEMATIC1(SCH_1):N66029':
 C_SIGNAL='@d1_core.schematic1(sch_1):n66029';
NODE_NAME	U2 B19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'VRA1':;
NODE_NAME	C69 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66071@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ALDO'
 '@D1_CORE.SCHEMATIC1(SCH_1):ALDO':
 C_SIGNAL='@d1_core.schematic1(sch_1):aldo';
NODE_NAME	C68 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66055@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 C19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'ALDO':;
NODE_NAME	U2 C18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'AVCC':;
NODE_NAME	J16 17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '17':;
NET_NAME
'HPLDO'
 '@D1_CORE.SCHEMATIC1(SCH_1):HPLDO':
 C_SIGNAL='@d1_core.schematic1(sch_1):hpldo';
NODE_NAME	U2 E12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'HPLDO':;
NODE_NAME	U2 D10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'HPVCC':;
NODE_NAME	C73 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS66219@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N21129'
 '@D1_CORE.SCHEMATIC1(SCH_1):N21129':
 C_SIGNAL='@d1_core.schematic1(sch_1):n21129';
NODE_NAME	C14 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS21103@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 K1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'DXIN':;
NODE_NAME	X1 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS21135@MY_LIB.XTAL-4.NORMAL(CHIPS)':
 'XIN':;
NET_NAME
'N21181'
 '@D1_CORE.SCHEMATIC1(SCH_1):N21181':
 C_SIGNAL='@d1_core.schematic1(sch_1):n21181';
NODE_NAME	X1 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS21135@MY_LIB.XTAL-4.NORMAL(CHIPS)':
 'XOUT':;
NODE_NAME	C16 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS21191@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 K2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'DXOUT':;
NET_NAME
'PB0'
 '@D1_CORE.SCHEMATIC1(SCH_1):PB0':
 C_SIGNAL='@d1_core.schematic1(sch_1):pb0';
NODE_NAME	U2 J16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB0/PWM3/IR-TX/TWI2-SCK/SPI1-WP':;
NODE_NAME	J15 39
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '39':;
NET_NAME
'PB1'
 '@D1_CORE.SCHEMATIC1(SCH_1):PB1':
 C_SIGNAL='@d1_core.schematic1(sch_1):pb1';
NODE_NAME	U2 J17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB1/PWM4/I2S2-DOUT3/TWI2-SDA/I2':;
NODE_NAME	J15 54
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '54':;
NET_NAME
'PB2'
 '@D1_CORE.SCHEMATIC1(SCH_1):PB2':
 C_SIGNAL='@d1_core.schematic1(sch_1):pb2';
NODE_NAME	U2 M16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB2/LCD0-D0/I2S2-DOUT2/TWI0-SDA':;
NODE_NAME	J15 45
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '45':;
NET_NAME
'DDR_A0'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A0':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a0';
NODE_NAME	U2 V11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA5':;
NODE_NAME	U3 N3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A0':;
NODE_NAME	U4 N3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A0':;
NET_NAME
'PB3'
 '@D1_CORE.SCHEMATIC1(SCH_1):PB3':
 C_SIGNAL='@d1_core.schematic1(sch_1):pb3';
NODE_NAME	U2 M15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB3/LCD0-D1/I2S2-DOUT1/TWI0-SCK':;
NODE_NAME	J15 58
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '58':;
NET_NAME
'DDR_A1'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A1':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a1';
NODE_NAME	U3 P7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U4 P7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	U2 W13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA1':;
NET_NAME
'PB4'
 '@D1_CORE.SCHEMATIC1(SCH_1):PB4':
 C_SIGNAL='@d1_core.schematic1(sch_1):pb4';
NODE_NAME	U2 K16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB4/LCD0-D8/I2S2-DOUT0/TWI1-SCK':;
NODE_NAME	J15 56
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '56':;
NET_NAME
'DDR_A2'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A2':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a2';
NODE_NAME	U2 V13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA0':;
NODE_NAME	U3 P3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	U4 P3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A2':;
NET_NAME
'PB5'
 '@D1_CORE.SCHEMATIC1(SCH_1):PB5':
 C_SIGNAL='@d1_core.schematic1(sch_1):pb5';
NODE_NAME	U2 K15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB5/LCD0-D9/I2S2-BCLK/TWI1-SDA/':;
NODE_NAME	J15 43
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '43':;
NET_NAME
'DDR_A3'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A3':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a3';
NODE_NAME	U2 V14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA2':;
NODE_NAME	U3 N2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	U4 N2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A3':;
NET_NAME
'PB6'
 '@D1_CORE.SCHEMATIC1(SCH_1):PB6':
 C_SIGNAL='@d1_core.schematic1(sch_1):pb6';
NODE_NAME	U2 K17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB6/LCD0-D16/I2S2-LRCK/TWI3-SCK':;
NODE_NAME	J15 41
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '41':;
NET_NAME
'DDR_A4'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A4':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a4';
NODE_NAME	U2 T15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA15':;
NODE_NAME	U3 P8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	U4 P8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A4':;
NET_NAME
'PB7'
 '@D1_CORE.SCHEMATIC1(SCH_1):PB7':
 C_SIGNAL='@d1_core.schematic1(sch_1):pb7';
NODE_NAME	U2 J15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB7/LCD0-D17/I2S2-MCLK/TWI3-SDA':;
NODE_NAME	J15 52
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '52':;
NET_NAME
'DDR_A5'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A5':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a5';
NODE_NAME	U2 R15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA13':;
NODE_NAME	U3 P2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A5':;
NODE_NAME	U4 P2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A5':;
NET_NAME
'PB10'
 '@D1_CORE.SCHEMATIC1(SCH_1):PB10':
 C_SIGNAL='@d1_core.schematic1(sch_1):pb10';
NODE_NAME	U2 F17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB10/DMIC-DATA1/PWM7/TWI0-SCK/S':;
NODE_NAME	J15 50
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '50':;
NET_NAME
'DDR_A6'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A6':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a6';
NODE_NAME	U2 U13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA3':;
NODE_NAME	U3 R8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A6':;
NODE_NAME	U4 R8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A6':;
NET_NAME
'PB11'
 '@D1_CORE.SCHEMATIC1(SCH_1):PB11':
 C_SIGNAL='@d1_core.schematic1(sch_1):pb11';
NODE_NAME	U2 F15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PB11/DMIC-DATA0/PWM2/TWI0-SDA/S':;
NODE_NAME	J15 31
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '31':;
NET_NAME
'DDR_A7'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A7':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a7';
NODE_NAME	U2 W15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA11':;
NODE_NAME	U3 R2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A7':;
NODE_NAME	U4 R2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A7':;
NET_NAME
'N650031'
 '@D1_CORE.SCHEMATIC1(SCH_1):N650031':
 C_SIGNAL='@d1_core.schematic1(sch_1):n650031';
NODE_NAME	R29 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS650006@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 D2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PF2/SDC0-CLK/UART0-TX/TWI0-SCK/':;
NET_NAME
'N11228'
 '@D1_CORE.SCHEMATIC1(SCH_1):N11228':
 C_SIGNAL='@d1_core.schematic1(sch_1):n11228';
NODE_NAME	U3 L8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'ZQ':;
NODE_NAME	R20 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS11212@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DDR_A8'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A8':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a8';
NODE_NAME	U2 U15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA4':;
NODE_NAME	U3 T8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A8':;
NODE_NAME	U4 T8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A8':;
NET_NAME
'DDR_A9'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A9':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a9';
NODE_NAME	U2 V16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA14':;
NODE_NAME	U3 R3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A9':;
NODE_NAME	U4 R3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A9':;
NET_NAME
'DDR_A10'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A10':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a10';
NODE_NAME	U2 R9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SWE':;
NODE_NAME	U3 L7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A10/AP':;
NODE_NAME	U4 L7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A10/AP':;
NET_NAME
'DDR_A11'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A11':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a11';
NODE_NAME	U2 Y13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA7':;
NODE_NAME	U3 R7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A11':;
NODE_NAME	U4 R7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A11':;
NET_NAME
'DDR_A12'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A12':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a12';
NODE_NAME	U2 W12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA10':;
NODE_NAME	U3 N7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A12/BC':;
NODE_NAME	U4 N7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A12/BC':;
NET_NAME
'DDR_A13'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A13':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a13';
NODE_NAME	U2 Y15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SA9':;
NODE_NAME	U3 T3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A13':;
NODE_NAME	U4 T3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A13':;
NET_NAME
'DDR_A15'
 '@D1_CORE.SCHEMATIC1(SCH_1):DDR_A15':
 C_SIGNAL='@d1_core.schematic1(sch_1):ddr_a15';
NODE_NAME	U2 Y11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SBA2':;
NODE_NAME	U3 M7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A15':;
NODE_NAME	U4 M7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'A15':;
NET_NAME
'UART1_TX'
 '@D1_CORE.SCHEMATIC1(SCH_1):UART1_TX':
 C_SIGNAL='@d1_core.schematic1(sch_1):uart1_tx';
NODE_NAME	U8 43
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'UART_RXD':;
NODE_NAME	U2 B5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG6/UART1-TX/TWI2-SCK/RGMII-TXD':;
NODE_NAME	J16 5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '5':;
NET_NAME
'UART1_RX'
 '@D1_CORE.SCHEMATIC1(SCH_1):UART1_RX':
 C_SIGNAL='@d1_core.schematic1(sch_1):uart1_rx';
NODE_NAME	U8 42
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'UART_TXD':;
NODE_NAME	U2 C5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG7/UART1-RX/TWI2-SDA/RGMII-TXD':;
NODE_NAME	J16 7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '7':;
NET_NAME
'UART1_RTS'
 '@D1_CORE.SCHEMATIC1(SCH_1):UART1_RTS':
 C_SIGNAL='@d1_core.schematic1(sch_1):uart1_rts';
NODE_NAME	U8 44
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'UART_CTS_N':;
NODE_NAME	U2 A6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG8/UART1-RTS/TWI1-SCK/RGMII-RX':;
NODE_NAME	J16 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '3':;
NET_NAME
'UART1_CTS'
 '@D1_CORE.SCHEMATIC1(SCH_1):UART1_CTS':
 C_SIGNAL='@d1_core.schematic1(sch_1):uart1_cts';
NODE_NAME	U8 41
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'UART_RTS_N':;
NODE_NAME	U2 B6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG9/UART1-CTS/TWI1-SDA/RGMII-RX':;
NODE_NAME	J16 9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '9':;
NET_NAME
'OTG_5VIN'
 '@D1_CORE.SCHEMATIC1(SCH_1):OTG_5VIN':
 C_SIGNAL='@d1_core.schematic1(sch_1):otg_5vin';
NODE_NAME	J12 A4B9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'VBUS1':;
NODE_NAME	J12 B4A9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'VBUS2':;
NODE_NAME	C79 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS453122@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS453004@MY_OLB.LPW5206.NORMAL(CHIPS)':
 'OUT':;
NODE_NAME	R48 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS455472@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D3 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS455242@DISCRETE.DIODE.NORMAL(CHIPS)':
 'A':;
NET_NAME
'VBUS_5VIN'
 '@D1_CORE.SCHEMATIC1(SCH_1):VBUS_5VIN':
 C_SIGNAL='@d1_core.schematic1(sch_1):vbus_5vin';
NODE_NAME	J13 A4B9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'VBUS1':;
NODE_NAME	J13 B4A9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'VBUS2':;
NODE_NAME	C80 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS424376@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U7 7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423334@MY_LIB.CH340E.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	R14 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS455271@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LINEOUTR_P'
 '@D1_CORE.SCHEMATIC1(SCH_1):LINEOUTR_P':
 C_SIGNAL='@d1_core.schematic1(sch_1):lineoutr_p';
NODE_NAME	U2 B14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'LINEOUTRP':;
NODE_NAME	J15 12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '12':;
NET_NAME
'LINEOUTR_N'
 '@D1_CORE.SCHEMATIC1(SCH_1):LINEOUTR_N':
 C_SIGNAL='@d1_core.schematic1(sch_1):lineoutr_n';
NODE_NAME	U2 C14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'LINEOUTRN':;
NODE_NAME	J15 10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '10':;
NET_NAME
'LINEOUTL_P'
 '@D1_CORE.SCHEMATIC1(SCH_1):LINEOUTL_P':
 C_SIGNAL='@d1_core.schematic1(sch_1):lineoutl_p';
NODE_NAME	U2 B15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'LINEOUTLP':;
NODE_NAME	J15 8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '8':;
NET_NAME
'OTG_PWRDRV'
 '@D1_CORE.SCHEMATIC1(SCH_1):OTG_PWRDRV':
 C_SIGNAL='@d1_core.schematic1(sch_1):otg_pwrdrv';
NODE_NAME	R50 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS453106@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS453004@MY_OLB.LPW5206.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	U2 M18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD19/LCD0-DE/LVDS1-V3N/DMIC-DAT':;
NODE_NAME	J15 64
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '64':;
NET_NAME
'SDC0_D1'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC0_D1':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc0_d1';
NODE_NAME	U2 C2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PF0/SDC0-D1/JTAG-MS/R-JTAG-MS/I':;
NODE_NAME	J11 8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS24300@MY_LIB.TFCARD-SHORT-8P.NORMAL(CHIPS)':
 'DAT1':;
NODE_NAME	J16 47
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '47':;
NET_NAME
'SDC0_D0'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC0_D0':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc0_d0';
NODE_NAME	U2 C1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PF1/SDC0-D0/JTAG-DI/R-JTAG-DI/I':;
NODE_NAME	J11 7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS24300@MY_LIB.TFCARD-SHORT-8P.NORMAL(CHIPS)':
 'DAT0':;
NODE_NAME	J16 45
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '45':;
NET_NAME
'N46840'
 '@D1_CORE.SCHEMATIC1(SCH_1):N46840':
 C_SIGNAL='@d1_core.schematic1(sch_1):n46840';
NODE_NAME	R28 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS46928@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 B2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG0/SDC1-CLK/UART3-TX/RGMII-RXC':;
NET_NAME
'SDC0_CLK'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC0_CLK':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc0_clk';
NODE_NAME	R29 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS650006@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J11 5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS24300@MY_LIB.TFCARD-SHORT-8P.NORMAL(CHIPS)':
 'CLK':;
NODE_NAME	J16 43
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '43':;
NET_NAME
'SDC0_CMD'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC0_CMD':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc0_cmd';
NODE_NAME	U2 D1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PF3/SDC0-CMD/JTAG-DO/R-JTAG-DO/':;
NODE_NAME	J11 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS24300@MY_LIB.TFCARD-SHORT-8P.NORMAL(CHIPS)':
 'CMD':;
NODE_NAME	J16 39
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '39':;
NET_NAME
'N421423'
 '@D1_CORE.SCHEMATIC1(SCH_1):N421423':
 C_SIGNAL='@d1_core.schematic1(sch_1):n421423';
NODE_NAME	U8 24
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'LPO':;
NODE_NAME	R56 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408036@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'SDC0_D3'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC0_D3':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc0_d3';
NODE_NAME	U2 E3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PF4/SDC0-D3/UART0-RX/TWI0-SDA/P':;
NODE_NAME	R39 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS29020@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J11 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS24300@MY_LIB.TFCARD-SHORT-8P.NORMAL(CHIPS)':
 'CD/DAT3':;
NODE_NAME	J16 37
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '37':;
NET_NAME
'SDC0_D2'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC0_D2':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc0_d2';
NODE_NAME	U2 E2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PF5/SDC0-D2/JTAG-CK/R-JTAG-CK/I':;
NODE_NAME	J11 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS24300@MY_LIB.TFCARD-SHORT-8P.NORMAL(CHIPS)':
 'DAT2':;
NODE_NAME	J16 35
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '35':;
NET_NAME
'SDC0_DET'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC0_DET':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc0_det';
NODE_NAME	U2 D3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PF6/SPDIF-OUT/IR-RX/I2S2-MCLK/P':;
NODE_NAME	R30 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS29472@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J16 41
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '41':;
NET_NAME
'SDC1_CLK'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC1_CLK':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc1_clk';
NODE_NAME	U8 17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'SDIO_DATA_CLK':;
NODE_NAME	R28 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS46928@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J16 8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '8':;
NET_NAME
'WL_REG_ON'
 '@D1_CORE.SCHEMATIC1(SCH_1):WL_REG_ON':
 C_SIGNAL='@d1_core.schematic1(sch_1):wl_reg_on';
NODE_NAME	R66 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408612@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'WL_REG_ON':;
NODE_NAME	U2 D4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG11/I2S1-MCLK/TWI3-SDA/EPHY-25':;
NODE_NAME	J16 51
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '51':;
NET_NAME
'SDC1_CMD'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC1_CMD':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc1_cmd';
NODE_NAME	R61 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408280@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'SDIO_DATA_CMD':;
NODE_NAME	U2 B3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG1/SDC1-CMD/UART3-RX/RGMII-RXD':;
NODE_NAME	J16 11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '11':;
NET_NAME
'BT_RST_N'
 '@D1_CORE.SCHEMATIC1(SCH_1):BT_RST_N':
 C_SIGNAL='@d1_core.schematic1(sch_1):bt_rst_n';
NODE_NAME	R65 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408596@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 34
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'BT_RST_N':;
NODE_NAME	U2 D7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG18/UART2-RX/TWI3-SDA/PWM6/CLK':;
NODE_NAME	J16 34
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '34':;
NET_NAME
'SDC1_D0'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC1_D0':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc1_d0';
NODE_NAME	R60 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408264@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'SDIO_DATA_0':;
NODE_NAME	U2 A3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG2/SDC1-D0/UART3-RTS/RGMII-RXD':;
NODE_NAME	J16 6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '6':;
NET_NAME
'WIFI_HOST_WAKE'
 '@D1_CORE.SCHEMATIC1(SCH_1):WIFI_HOST_WAKE':
 C_SIGNAL='@d1_core.schematic1(sch_1):wifi_host_wake';
NODE_NAME	R64 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408580@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'WL_HOST_WAKE':;
NODE_NAME	U2 C6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG10/PWM3/TWI3-SCK/RGMII-RXCK/C':;
NODE_NAME	J16 12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '12':;
NET_NAME
'N407798'
 '@D1_CORE.SCHEMATIC1(SCH_1):N407798':
 C_SIGNAL='@d1_core.schematic1(sch_1):n407798';
NODE_NAME	L4 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407772@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'WL_BT_ANT':;
NODE_NAME	C82 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407848@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'SDC1_D1'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC1_D1':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc1_d1';
NODE_NAME	R59 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408248@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'SDIO_DATA_1':;
NODE_NAME	U2 C3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG3/SDC1-D1/UART3-CTS/RGMII-TXC':;
NODE_NAME	J16 4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '4':;
NET_NAME
'BT_WAKE'
 '@D1_CORE.SCHEMATIC1(SCH_1):BT_WAKE':
 C_SIGNAL='@d1_core.schematic1(sch_1):bt_wake';
NODE_NAME	R63 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408564@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'BT_WAKE':;
NODE_NAME	U2 F7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG16/IR-RX/TCON-TRIG/PWM5/CLK-F':;
NODE_NAME	J16 27
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '27':;
NET_NAME
'SDC1_D2'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC1_D2':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc1_d2';
NODE_NAME	R58 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408232@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'SDIO_DATA_2':;
NODE_NAME	U2 A4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG4/SDC1-D2/UART5-TX/RGMII-TXD0':;
NODE_NAME	J16 13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '13':;
NET_NAME
'BT_HOST_WAKE'
 '@D1_CORE.SCHEMATIC1(SCH_1):BT_HOST_WAKE':
 C_SIGNAL='@d1_core.schematic1(sch_1):bt_host_wake';
NODE_NAME	R62 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408548@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'BT_HOST_WAKE':;
NODE_NAME	U2 E7
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG17/UART2-TX/TWI3-SCK/PWM7/CLK':;
NODE_NAME	J16 25
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '25':;
NET_NAME
'SDC1_D3'
 '@D1_CORE.SCHEMATIC1(SCH_1):SDC1_D3':
 C_SIGNAL='@d1_core.schematic1(sch_1):sdc1_d3';
NODE_NAME	R57 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408216@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'SDIO_DATA_3':;
NODE_NAME	U2 B4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS611@MY_LIB.D1-BGA337-0518D.NORMAL(CHIPS)':
 'PG5/SDC1-D3/UART5-RX/RGMII-TXD1':;
NODE_NAME	J16 10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '10':;
NET_NAME
'N407882'
 '@D1_CORE.SCHEMATIC1(SCH_1):N407882':
 C_SIGNAL='@d1_core.schematic1(sch_1):n407882';
NODE_NAME	U8 21
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'VIN_LDO_OUT':;
NODE_NAME	L5 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407864@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N408186'
 '@D1_CORE.SCHEMATIC1(SCH_1):N408186':
 C_SIGNAL='@d1_core.schematic1(sch_1):n408186';
NODE_NAME	C87 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408112@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U8 10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'XTAL_IN':;
NODE_NAME	X2 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408312@MY_LIB.XTAL-4.NORMAL(CHIPS)':
 'XIN':;
NET_NAME
'OTG_PWRDET'
 '@D1_CORE.SCHEMATIC1(SCH_1):OTG_PWRDET':
 C_SIGNAL='@d1_core.schematic1(sch_1):otg_pwrdet';
NODE_NAME	R48 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS455472@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R51 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS455488@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 W18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD20/LCD0-HSYNC/TWI2-SCK/DMIC-C':;
NODE_NAME	J15 49
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '49':;
NET_NAME
'N4695831'
 '@D1_CORE.SCHEMATIC1(SCH_1):N4695831':
 C_SIGNAL='@d1_core.schematic1(sch_1):n4695831';
NODE_NAME	D5 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS469573@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R38 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS469593@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N408360'
 '@D1_CORE.SCHEMATIC1(SCH_1):N408360':
 C_SIGNAL='@d1_core.schematic1(sch_1):n408360';
NODE_NAME	U8 11
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'XTAL_OUT':;
NODE_NAME	X2 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408312@MY_LIB.XTAL-4.NORMAL(CHIPS)':
 'XOUT':;
NODE_NAME	C88 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS408402@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N407886'
 '@D1_CORE.SCHEMATIC1(SCH_1):N407886':
 C_SIGNAL='@d1_core.schematic1(sch_1):n407886';
NODE_NAME	L5 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407864@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 23
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'VIN_LDO':;
NODE_NAME	C86 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407984@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N407654'
 '@D1_CORE.SCHEMATIC1(SCH_1):N407654':
 C_SIGNAL='@d1_core.schematic1(sch_1):n407654';
NODE_NAME	RF1 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407624@MY_LIB.ANT-2PORT.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C83 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407832@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L4 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407772@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'HDMI_SCL'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_SCL':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_scl';
NODE_NAME	R40 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68172@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R42 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68086@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J15 25
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '25':;
NET_NAME
'N4699401'
 '@D1_CORE.SCHEMATIC1(SCH_1):N4699401':
 C_SIGNAL='@d1_core.schematic1(sch_1):n4699401';
NODE_NAME	D4 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS469930@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	R37 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS469950@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LRADC'
 '@D1_CORE.SCHEMATIC1(SCH_1):LRADC':
 C_SIGNAL='@d1_core.schematic1(sch_1):lradc';
NODE_NAME	U2 B12
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75770@MY_LIB.D1-BGA337-0518F.NORMAL(CHIPS)':
 'LRADC':;
NODE_NAME	J16 16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '16':;
NET_NAME
'HDMI_SDA'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_SDA':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_sda';
NODE_NAME	R43 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68112@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R41 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68198@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J15 27
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '27':;
NET_NAME
'GPADC0'
 '@D1_CORE.SCHEMATIC1(SCH_1):GPADC0':
 C_SIGNAL='@d1_core.schematic1(sch_1):gpadc0';
NODE_NAME	U2 C13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75770@MY_LIB.D1-BGA337-0518F.NORMAL(CHIPS)':
 'GPADC0':;
NODE_NAME	J16 15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '15':;
NET_NAME
'GPADC1'
 '@D1_CORE.SCHEMATIC1(SCH_1):GPADC1':
 C_SIGNAL='@d1_core.schematic1(sch_1):gpadc1';
NODE_NAME	U2 B13
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75770@MY_LIB.D1-BGA337-0518F.NORMAL(CHIPS)':
 'GPADC1':;
NODE_NAME	J16 14
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '14':;
NET_NAME
'PE0'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE0':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe0';
NODE_NAME	U2 V1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE0/NCSI0-HSYNC/UART2-RTS/TWI1-':;
NODE_NAME	J16 76
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '76':;
NET_NAME
'PE1'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE1':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe1';
NODE_NAME	U2 U1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE1/NCSI0-VSYNC/UART2-CTS/TWI1-':;
NODE_NAME	J16 72
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '72':;
NET_NAME
'PE2'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE2':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe2';
NODE_NAME	U2 U2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE2/NCSI0-PCLK/UART2-TX/TWI0-SC':;
NODE_NAME	J16 74
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '74':;
NET_NAME
'PE3'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE3':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe3';
NODE_NAME	U2 U3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE3/NCSI0-MCLK/UART2-RX/TWI0-SD':;
NODE_NAME	J16 70
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '70':;
NET_NAME
'PE4'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE4':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe4';
NODE_NAME	U2 T2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE4/NCSI0-D0/UART4-TX/TWI2-SCK/':;
NODE_NAME	J16 67
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '67':;
NET_NAME
'PE5'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE5':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe5';
NODE_NAME	U2 T3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE5/NCSI0-D1/UART4-RX/TWI2-SDA/':;
NODE_NAME	J16 68
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '68':;
NET_NAME
'PE6'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE6':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe6';
NODE_NAME	U2 R1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE6/NCSI0-D2/UART5-TX/TWI3-SCK/':;
NODE_NAME	J16 65
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '65':;
NET_NAME
'PE7'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE7':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe7';
NODE_NAME	U2 R2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE7/NCSI0-D3/UART5-RX/TWI3-SDA/':;
NODE_NAME	J16 66
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '66':;
NET_NAME
'PE8'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE8':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe8';
NODE_NAME	U2 R3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE8/NCSI0-D4/UART1-RTS/PWM2/UAR':;
NODE_NAME	J16 63
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '63':;
NET_NAME
'PE9'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE9':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe9';
NODE_NAME	U2 P2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE9/NCSI0-D5/UART1-CTS/PWM3/UAR':;
NODE_NAME	J16 53
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '53':;
NET_NAME
'PE10'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE10':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe10';
NODE_NAME	U2 P3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE10/NCSI0-D6/UART1-TX/PWM4/IR-':;
NODE_NAME	J16 54
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '54':;
NET_NAME
'PE11'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE11':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe11';
NODE_NAME	U2 N1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE11/NCSI0-D7/UART1-RX/I2S0-DOU':;
NODE_NAME	J16 55
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '55':;
NET_NAME
'PE12'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE12':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe12';
NODE_NAME	U2 R5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE12/TWI2-SCK/NCSI0-FIELD/I2S0-':;
NODE_NAME	J16 61
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '61':;
NET_NAME
'VERF'
 '@D1_CORE.SCHEMATIC1(SCH_1):VERF':
 C_SIGNAL='@d1_core.schematic1(sch_1):verf';
NODE_NAME	U2 U16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2288@MY_LIB.D1-BGA337-0518B.NORMAL(CHIPS)':
 'SVREF':;
NODE_NAME	C40 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS9604@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 H1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VREFDQ':;
NODE_NAME	U3 M8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VREFCA':;
NODE_NAME	C39 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS546988@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 M8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VREFCA':;
NODE_NAME	U4 H1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'VREFDQ':;
NODE_NAME	C42 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS546750@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C41 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS11032@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C34 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS644845@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R23 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS644881@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R19 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS644825@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C38 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS644897@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PE13'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE13':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe13';
NODE_NAME	U2 R4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE13/TWI2-SDA/PWM5/I2S0-DOUT0/I':;
NODE_NAME	J16 64
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '64':;
NET_NAME
'PE14'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE14':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe14';
NODE_NAME	U2 N4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE14/TWI1-SCK/D-JTAG-MS/I2S0-DO':;
NODE_NAME	J16 57
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '57':;
NET_NAME
'HDMI_SCL_R'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_SCL_R':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_scl_r';
NODE_NAME	U2 G19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HSCL':;
NODE_NAME	R42 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68086@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PE15'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE15':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe15';
NODE_NAME	U2 N5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE15/TWI1-SDA/D-JTAG-DI/PWM6/I2':;
NODE_NAME	J16 58
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '58':;
NET_NAME
'HDMI_SDA_R'
 '@D1_CORE.SCHEMATIC1(SCH_1):HDMI_SDA_R':
 C_SIGNAL='@d1_core.schematic1(sch_1):hdmi_sda_r';
NODE_NAME	U2 G18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'HSDA':;
NODE_NAME	R43 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS68112@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PC5'
 '@D1_CORE.SCHEMATIC1(SCH_1):PC5':
 C_SIGNAL='@d1_core.schematic1(sch_1):pc5';
NODE_NAME	U2 F5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PC5/SPI0-MISO/SDC2-D1/BOOT-SEL1':;
NODE_NAME	R31 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS422189@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J16 49
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '49':;
NET_NAME
'DSI_DP0'
 '@D1_CORE.SCHEMATIC1(SCH_1):DSI_DP0':
 C_SIGNAL='@d1_core.schematic1(sch_1):dsi_dp0';
NODE_NAME	U2 W19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD0/LCD0-D2/LVDS0-V0P/DSI-D0P/T':;
NODE_NAME	J15 79
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '79':;
NET_NAME
'PC6'
 '@D1_CORE.SCHEMATIC1(SCH_1):PC6':
 C_SIGNAL='@d1_core.schematic1(sch_1):pc6';
NODE_NAME	U2 G6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PC6/SPI0-WP/SDC2-D0/UART3-TX/TW':;
NODE_NAME	D4 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS469930@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	J16 44
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '44':;
NET_NAME
'PE17'
 '@D1_CORE.SCHEMATIC1(SCH_1):PE17':
 C_SIGNAL='@d1_core.schematic1(sch_1):pe17';
NODE_NAME	U2 M6
 '@D1_CORE.SCHEMATIC1(SCH_1):INS668321@MY_LIB.D1-BGA337-0518I.NORMAL(CHIPS)':
 'PE17/TWI3-SDA/D-JTAG-CK/IR-TX/I':;
NODE_NAME	J16 59
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '59':;
NET_NAME
'DSI_DN0'
 '@D1_CORE.SCHEMATIC1(SCH_1):DSI_DN0':
 C_SIGNAL='@d1_core.schematic1(sch_1):dsi_dn0';
NODE_NAME	U2 V20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD1/LCD0-D3/LVDS0-V0N/DSI-D0N/U':;
NODE_NAME	J15 77
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '77':;
NET_NAME
'N409401'
 '@D1_CORE.SCHEMATIC1(SCH_1):N409401':
 C_SIGNAL='@d1_core.schematic1(sch_1):n409401';
NODE_NAME	U5 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS409363@MY_LIB.TFT-0P96-160X80-8P.NORMAL(CHIPS)':
 'LEDA':;
NODE_NAME	R45 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS409347@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DSI_DP1'
 '@D1_CORE.SCHEMATIC1(SCH_1):DSI_DP1':
 C_SIGNAL='@d1_core.schematic1(sch_1):dsi_dp1';
NODE_NAME	U2 V19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD2/LCD0-D4/LVDS0-V1P/DSI-D1P/U':;
NODE_NAME	J15 73
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '73':;
NET_NAME
'DSI_DN1'
 '@D1_CORE.SCHEMATIC1(SCH_1):DSI_DN1':
 C_SIGNAL='@d1_core.schematic1(sch_1):dsi_dn1';
NODE_NAME	U2 U20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD3/LCD0-D5/LVDS0-V1N/DSI-D1N/U':;
NODE_NAME	J15 71
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '71':;
NET_NAME
'DSI_CKP'
 '@D1_CORE.SCHEMATIC1(SCH_1):DSI_CKP':
 C_SIGNAL='@d1_core.schematic1(sch_1):dsi_ckp';
NODE_NAME	U2 U19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD4/LCD0-D6/LVDS0-V2P/DSI-CKP/U':;
NODE_NAME	J15 67
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '67':;
NET_NAME
'DSI_CKN'
 '@D1_CORE.SCHEMATIC1(SCH_1):DSI_CKN':
 C_SIGNAL='@d1_core.schematic1(sch_1):dsi_ckn';
NODE_NAME	U2 U18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD5/LCD0-D7/LVDS0-V2N/DSI-CKN/U':;
NODE_NAME	J15 65
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '65':;
NET_NAME
'DSI_DP2'
 '@D1_CORE.SCHEMATIC1(SCH_1):DSI_DP2':
 C_SIGNAL='@d1_core.schematic1(sch_1):dsi_dp2';
NODE_NAME	U2 T19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD6/LCD0-D10/LVDS0-CKP/DSI-D2P/':;
NODE_NAME	J15 61
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '61':;
NET_NAME
'DSI_DN2'
 '@D1_CORE.SCHEMATIC1(SCH_1):DSI_DN2':
 C_SIGNAL='@d1_core.schematic1(sch_1):dsi_dn2';
NODE_NAME	U2 T18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD7/LCD0-D11/LVDS0-CKN/DSI-D2N/':;
NODE_NAME	J15 59
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '59':;
NET_NAME
'DSI_DP3'
 '@D1_CORE.SCHEMATIC1(SCH_1):DSI_DP3':
 C_SIGNAL='@d1_core.schematic1(sch_1):dsi_dp3';
NODE_NAME	U2 R20
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD8/LCD0-D12/LVDS0-V3P/DSI-D3P/':;
NODE_NAME	J15 55
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '55':;
NET_NAME
'TFT_RESET'
 '@D1_CORE.SCHEMATIC1(SCH_1):TFT_RESET':
 C_SIGNAL='@d1_core.schematic1(sch_1):tft_reset';
NODE_NAME	U5 3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS409363@MY_LIB.TFT-0P96-160X80-8P.NORMAL(CHIPS)':
 'RESET':;
NODE_NAME	U2 F1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PC1/UART2-RX/TWI2-SDA/PC-EINT1':;
NODE_NAME	J16 69
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '69':;
NET_NAME
'DSI_DN3'
 '@D1_CORE.SCHEMATIC1(SCH_1):DSI_DN3':
 C_SIGNAL='@d1_core.schematic1(sch_1):dsi_dn3';
NODE_NAME	U2 R19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1283@MY_LIB.D1-BGA337-0518H.NORMAL(CHIPS)':
 'PD9/LCD0-D13/LVDS0-V3N/DSI-D3N/':;
NODE_NAME	J15 53
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665414@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '53':;
NET_NAME
'TFT_CS'
 '@D1_CORE.SCHEMATIC1(SCH_1):TFT_CS':
 C_SIGNAL='@d1_core.schematic1(sch_1):tft_cs';
NODE_NAME	U5 8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS409363@MY_LIB.TFT-0P96-160X80-8P.NORMAL(CHIPS)':
 'CS':;
NODE_NAME	U2 G2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PC3/SPI0-CS0/SDC2-CMD/PC-EINT3':;
NODE_NAME	J16 77
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '77':;
NET_NAME
'TFT_DI'
 '@D1_CORE.SCHEMATIC1(SCH_1):TFT_DI':
 C_SIGNAL='@d1_core.schematic1(sch_1):tft_di';
NODE_NAME	U5 5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS409363@MY_LIB.TFT-0P96-160X80-8P.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	U2 H3
 '@D1_CORE.SCHEMATIC1(SCH_1):INS1503@MY_LIB.D1-BGA337-0518J.NORMAL(CHIPS)':
 'PC4/SPI0-MOSI/SDC2-D2/BOOT-SEL0':;
NODE_NAME	R32 1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS422215@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J16 73
 '@D1_CORE.SCHEMATIC1(SCH_1):INS665858@CONNECTOR.HEADER 40X2.NORMAL(CHIPS)':
 '73':;
NET_NAME
'NC'
 'NC':
 C_SIGNAL='NC';
NODE_NAME	U2 N2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS2072@MY_LIB.D1-BGA337-0518C.NORMAL(CHIPS)':
 'TEST':;
NODE_NAME	U2 D9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'VCC-TVIN':;
NODE_NAME	U2 E10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'TVIN-VRP':;
NODE_NAME	U2 F10
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'TVIN-VRN':;
NODE_NAME	U2 E9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'GND-TVIN':;
NODE_NAME	U2 E18
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'VCC-TVOUT':;
NODE_NAME	U2 B9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'TVIN0':;
NODE_NAME	U2 C9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'TVIN1':;
NODE_NAME	U2 E19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS62733@MY_LIB.D1-BGA337-0518E.NORMAL(CHIPS)':
 'TVOUT0':;
NODE_NAME	U2 B17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'FMINL':;
NODE_NAME	U2 C17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS65895@MY_LIB.D1-BGA337-0518A.NORMAL(CHIPS)':
 'FMINR':;
NODE_NAME	J12 A8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'SBU1':;
NODE_NAME	J12 B8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS75818@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'SBU2':;
NODE_NAME	RF1 2
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407624@MY_LIB.ANT-2PORT.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'FM_RX':;
NODE_NAME	U8 5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'NC_1':;
NODE_NAME	U8 8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'NC_2':;
NODE_NAME	U8 25
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'PCM_OUT':;
NODE_NAME	U8 26
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'PCM_CLK':;
NODE_NAME	U8 27
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'PCM_IN':;
NODE_NAME	U8 28
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'PCM_SYNC':;
NODE_NAME	U8 29
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'NC_3':;
NODE_NAME	U8 30
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'NC_4':;
NODE_NAME	U8 32
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'NC_5':;
NODE_NAME	U8 35
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'NC_6':;
NODE_NAME	U8 37
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'GPIO4':;
NODE_NAME	U8 38
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'GPIO3':;
NODE_NAME	U8 39
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'GPIO2':;
NODE_NAME	U8 40
 '@D1_CORE.SCHEMATIC1(SCH_1):INS407660@MY_LIB.AP6212.NORMAL(CHIPS)':
 'GPIO1':;
NODE_NAME	U7 4
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423334@MY_LIB.CH340E.NORMAL(CHIPS)':
 'RTS#':;
NODE_NAME	U7 5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423334@MY_LIB.CH340E.NORMAL(CHIPS)':
 'CTS#':;
NODE_NAME	J13 A5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'CC1':;
NODE_NAME	J13 A8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'SBU1':;
NODE_NAME	J13 B5
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'CC2':;
NODE_NAME	J13 B8
 '@D1_CORE.SCHEMATIC1(SCH_1):INS423671@MY_LIB.USB-C-16P.NORMAL(CHIPS)':
 'SBU2':;
NODE_NAME	U3 J1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'NC_1':;
NODE_NAME	U3 J9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'NC_2':;
NODE_NAME	U3 L1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'NC_3':;
NODE_NAME	U3 L9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS539065@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'NC_4':;
NODE_NAME	U4 J1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'NC_1':;
NODE_NAME	U4 J9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'NC_2':;
NODE_NAME	U4 L1
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'NC_3':;
NODE_NAME	U4 L9
 '@D1_CORE.SCHEMATIC1(SCH_1):INS540696@MY_LIB.MT41K512M16.NORMAL(CHIPS)':
 'NC_4':;
NODE_NAME	U1 15
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U1 16
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U1 17
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U1 19
 '@D1_CORE.SCHEMATIC1(SCH_1):INS661560@MY_OLB.EA3059C.NORMAL(CHIPS)':
 'NC4':;
END.
