/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  reg [38:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  reg [29:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  reg [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_2z);
  assign celloutsig_1_3z = ~((in_data[136] | celloutsig_1_1z[1]) & (in_data[126] | in_data[142]));
  assign celloutsig_1_14z = ~((celloutsig_1_7z | celloutsig_1_9z[3]) & (celloutsig_1_8z | celloutsig_1_4z));
  assign celloutsig_0_0z = in_data[72] ^ in_data[7];
  assign celloutsig_0_32z = celloutsig_0_26z ^ celloutsig_0_23z[4];
  assign celloutsig_0_3z = in_data[4] ^ celloutsig_0_2z;
  assign celloutsig_0_44z = celloutsig_0_14z[29] ^ celloutsig_0_32z;
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z[1];
  assign celloutsig_1_11z = celloutsig_1_3z ^ celloutsig_1_0z;
  assign celloutsig_0_1z = in_data[77] ^ celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_9z[28] ^ celloutsig_0_14z[2];
  assign celloutsig_0_21z = celloutsig_0_1z ^ celloutsig_0_0z;
  assign celloutsig_1_7z = in_data[115:110] >= { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z } >= { celloutsig_0_6z[7:5], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_15z = { celloutsig_0_14z[10:8], celloutsig_0_13z } >= { in_data[11:9], celloutsig_0_1z };
  assign celloutsig_0_5z = in_data[56:53] <= { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_8z = { in_data[172:171], celloutsig_1_0z, celloutsig_1_2z } < { celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_43z = celloutsig_0_15z & ~(celloutsig_0_21z);
  assign celloutsig_0_4z = celloutsig_0_3z & ~(in_data[48]);
  assign celloutsig_1_12z = celloutsig_1_2z & ~(celloutsig_1_6z[3]);
  assign celloutsig_0_10z = celloutsig_0_1z & ~(celloutsig_0_8z);
  assign celloutsig_1_17z = { celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_6z } % { 1'h1, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_9z[1:0], celloutsig_1_2z, celloutsig_1_3z } % { 1'h1, celloutsig_1_17z[2:1], celloutsig_1_12z };
  assign celloutsig_1_6z = { celloutsig_1_1z[1], celloutsig_1_1z } % { 1'h1, in_data[107:105] };
  assign celloutsig_1_4z = in_data[184:173] !== in_data[158:147];
  assign celloutsig_1_5z = ^ { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_23z = in_data[25:12] << { celloutsig_0_14z[34:24], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[93:92], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } >> { in_data[84:83], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_3z } >> in_data[115:107];
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_1z = in_data[117:115];
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_9z = in_data[147:144];
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 30'h00000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_9z = { in_data[83:56], celloutsig_0_8z, celloutsig_0_8z };
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 39'h0000000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_14z = in_data[67:29];
  assign celloutsig_1_0z = ~((in_data[110] & in_data[191]) | (in_data[159] & in_data[132]));
  assign celloutsig_1_15z = ~((celloutsig_1_4z & celloutsig_1_11z) | (celloutsig_1_0z & celloutsig_1_12z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[0]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_26z = ~((celloutsig_0_23z[4] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_13z));
  assign { out_data[131:128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
