
<html><head><title>Acceleration of Pre-Compiled Library Creation</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="smeghna" />
<meta name="CreateDate" content="2023-10-03" />
<meta name="CreateTime" content="1696337839" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format" />
<meta name="DocTitle" content="Verilog In User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Acceleration of Pre-Compiled Library Creation" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-03" />
<meta name="ModifiedTime" content="1696337839" />
<meta name="NextFile" content="appB_ct_Results_of_Accelerating_the_Design_Import_Process.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="appB_re_Limitations_of_Using_Pre-Compiled_Libraries_in_Verilog_In.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In User Guide -- Acceleration of Pre-Compiled Library Creation" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="verinuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="appB_re_Limitations_of_Using_Pre-Compiled_Libraries_in_Verilog_In.html" title="Limitations of Using Pre-Compiled Libraries in Verilog In">Limitations of Using Pre-Compi ...</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="appB_ct_Results_of_Accelerating_the_Design_Import_Process.html" title="Results of Accelerating the Design Import Process">Results of Accelerating the De ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_Acceleration_of_Pre-Compiled_Library_Creation" title="Acceleration of Pre-Compiled Library Creation"></a><h2>
<a id="pgfId-1014367"></a><a id="35252"></a>Acceleration of Pre-Compiled Library Creation</h2>

<p>
<a id="pgfId-1019291"></a>It is recommended that you always use Pre-Compiled librarylibrary if they are available or if the same library are being used in multiple runs. You must create the pre-compiled library if they are not available. If you do not have any pre-compiled library and if, only a few modules are being referenced from the library, then you must use them as normal library. If the number of modules being referenced is large, you can specify a target IR library which must preferably be in the <code>/tmp</code> area or on a fast access disk area. This reduces the design time. The target IR library produced does not get deleted on completion of import and you need to remove it if it is not required.</p>

<div class="webflare-information-macro webflare-macro-warning">
<a id="pgfId-1014370"></a>
Ensure that you have enough swap or disk space for the target IR library.</div>

<p>
<a id="pgfId-1020184"></a>You can accelerate the creation of pre-compiled library in case of netlist as well as schematic views. In case of netlist views, the flatter the design the better is the acceleration. In case of schematic views, you can use the fast label option if label positioning is not important.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="appB_re_Limitations_of_Using_Pre-Compiled_Libraries_in_Verilog_In.html" id="prev" title="Limitations of Using Pre-Compiled Libraries in Verilog In">Limitations of Using Pre-Compi ...</a></em></b><b><em><a href="appB_ct_Results_of_Accelerating_the_Design_Import_Process.html" id="nex" title="Results of Accelerating the Design Import Process">Results of Accelerating the De ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>