{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "AXI_DEBUG_HUB_V1",
                        "name": "ve2302_pcie_qdma_i/blp/blp_logic/axi_blp_dbg_hub",
                        "spec": "axi_dbg_hub_v2_0",
                        "ipName": "axi_dbg_hub",
                        "address_info": {
                            "offset": "0x20105000000",
                            "range": "0x00200000"
                        },
                        "uuid": "79CBCB0ED7F75CF79E41BE435A99D407"
                    },
                    {
                        "type": "AXI_DEBUG_HUB_V1",
                        "name": "ve2302_pcie_qdma_i/ulp/axi_dbg_hub",
                        "spec": "axi_dbg_hub_v2_0",
                        "ipName": "axi_dbg_hub",
                        "reconfigTop": "ve2302_pcie_qdma_i/ulp",
                        "address_info": {
                            "offset": "0x20205800000",
                            "range": "0x00200000"
                        },
                        "uuid": "8C9F8E9DBB355C98A2393CD05A1DD439"
                    }
                ]
            }
        ]
    }
}