#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; Counter_CounterUDB
Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Counter_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Counter_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Counter_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Counter_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Counter_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Counter_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Counter_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Counter_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Counter_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Counter_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Counter_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Counter_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Counter_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK EQU 0x01
Counter_CounterUDB_sSTSReg_rstSts_stsreg__0__POS EQU 0
Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Counter_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK EQU 0x02
Counter_CounterUDB_sSTSReg_rstSts_stsreg__1__POS EQU 1
Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK EQU 0x04
Counter_CounterUDB_sSTSReg_rstSts_stsreg__2__POS EQU 2
Counter_CounterUDB_sSTSReg_rstSts_stsreg__4__MASK EQU 0x10
Counter_CounterUDB_sSTSReg_rstSts_stsreg__4__POS EQU 4
Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK EQU 0x20
Counter_CounterUDB_sSTSReg_rstSts_stsreg__5__POS EQU 5
Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK EQU 0x40
Counter_CounterUDB_sSTSReg_rstSts_stsreg__6__POS EQU 6
Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK EQU 0x77
Counter_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Counter_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST

; I2C_I2C_IRQ
I2C_I2C_IRQ__ES2_PATCH EQU 0
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
I2C_I2C_IRQ__INTC_MASK EQU 0x80
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
I2C_I2C_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x1E)

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; I2C_I2C_FF
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; CountClk
CountClk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CountClk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CountClk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CountClk__CFG2_SRC_SEL_MASK EQU 0x07
CountClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CountClk__PM_ACT_MSK EQU 0x01
CountClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CountClk__PM_STBY_MSK EQU 0x01

; Fin
Fin__0__MASK EQU 0x04
Fin__0__PC EQU CYREG_PRT0_PC2
Fin__0__PORT EQU 0
Fin__0__SHIFT EQU 2
Fin__AG EQU CYREG_PRT0_AG
Fin__AMUX EQU CYREG_PRT0_AMUX
Fin__BIE EQU CYREG_PRT0_BIE
Fin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Fin__BYP EQU CYREG_PRT0_BYP
Fin__CTL EQU CYREG_PRT0_CTL
Fin__DM0 EQU CYREG_PRT0_DM0
Fin__DM1 EQU CYREG_PRT0_DM1
Fin__DM2 EQU CYREG_PRT0_DM2
Fin__DR EQU CYREG_PRT0_DR
Fin__INP_DIS EQU CYREG_PRT0_INP_DIS
Fin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Fin__LCD_EN EQU CYREG_PRT0_LCD_EN
Fin__MASK EQU 0x04
Fin__PORT EQU 0
Fin__PRT EQU CYREG_PRT0_PRT
Fin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Fin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Fin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Fin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Fin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Fin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Fin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Fin__PS EQU CYREG_PRT0_PS
Fin__SHIFT EQU 2
Fin__SLW EQU CYREG_PRT0_SLW

; ISR
ISR__ES2_PATCH EQU 0
ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN2
ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD2
ISR__INTC_MASK EQU 0x80
ISR__INTC_NUMBER EQU 23
ISR__INTC_PRIOR_NUM EQU 7
ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR23
ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN2
ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD2
ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x2E)

; SCL
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT0_PC0
SCL__0__PORT EQU 0
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT0_AG
SCL__AMUX EQU CYREG_PRT0_AMUX
SCL__BIE EQU CYREG_PRT0_BIE
SCL__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCL__BYP EQU CYREG_PRT0_BYP
SCL__CTL EQU CYREG_PRT0_CTL
SCL__DM0 EQU CYREG_PRT0_DM0
SCL__DM1 EQU CYREG_PRT0_DM1
SCL__DM2 EQU CYREG_PRT0_DM2
SCL__DR EQU CYREG_PRT0_DR
SCL__INP_DIS EQU CYREG_PRT0_INP_DIS
SCL__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCL__LCD_EN EQU CYREG_PRT0_LCD_EN
SCL__MASK EQU 0x01
SCL__PORT EQU 0
SCL__PRT EQU CYREG_PRT0_PRT
SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCL__PS EQU CYREG_PRT0_PS
SCL__SHIFT EQU 0
SCL__SLW EQU CYREG_PRT0_SLW

; SDA
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT0_PC1
SDA__0__PORT EQU 0
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT0_AG
SDA__AMUX EQU CYREG_PRT0_AMUX
SDA__BIE EQU CYREG_PRT0_BIE
SDA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SDA__BYP EQU CYREG_PRT0_BYP
SDA__CTL EQU CYREG_PRT0_CTL
SDA__DM0 EQU CYREG_PRT0_DM0
SDA__DM1 EQU CYREG_PRT0_DM1
SDA__DM2 EQU CYREG_PRT0_DM2
SDA__DR EQU CYREG_PRT0_DR
SDA__INP_DIS EQU CYREG_PRT0_INP_DIS
SDA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SDA__LCD_EN EQU CYREG_PRT0_LCD_EN
SDA__MASK EQU 0x02
SDA__PORT EQU 0
SDA__PRT EQU CYREG_PRT0_PRT
SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SDA__PS EQU CYREG_PRT0_PS
SDA__SHIFT EQU 1
SDA__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_BOOTLOADER_IO_COMP_I2C EQU 1
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_APPLICATION_ID EQU 0x0000
CYDEV_APPLICATION_VERSION EQU 0x0000
CYDEV_BOOTLOADER_CHECKSUM EQU CYDEV_BOOTLOADER_CHECKSUM_BASIC
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_FAST_VERIFY EQU 0
CYDEV_BOOTLOADER_VERSION EQU 0x0000
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 200
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CUSTOM_ID EQU 0x00000000
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
CyBtldr_I2C EQU CYDEV_BOOTLOADER_IO_COMP_I2C
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
