INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/MAC/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/new/mac_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/core/tinyriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/soc/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sources_1/imports/rtl/debug/uart_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sidharth/Vivado_Projects/tinyriscv_mac/riscv_mac.srcs/sim_1/new/tinyrisc_mac_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyrisc_mac_tb
