--mode full
--model cmp
--inst_limit 5000000
--sim_limit none
--heartbeat_interval 1
--num_heartbeats 20
--bindir /misc/pool5/siavash/projects/scarab_ramulator/bin
--dump_params 1
--dump_stats 1
--dump_trace 0
--pin_exec_driven_fe_socket /tmp/Scarab_Temp_WorkDir_hvmfqnj_/socket
--mlc_present 0
--l1_size 1048576
--l1_assoc 8
--l1_line_size 64
--l1_cycles 18
--l1_banks 1
--l1_interleave_factor 64
--va_page_size_bytes 4096
--addr_translation random
--icache_size 32768
--icache_assoc 4
--icache_line_size 64
--dcache_size 32768
--dcache_assoc 4
--dcache_line_size 64
--dcache_read_ports 2
--dcache_write_ports 1
--dcache_banks 1
--mem_ooo_stores 1
--mem_obey_store_dep 1
--mem_req_buffer_entries 32
--mem_priority_ifetch 0
--mem_priority_dfetch 1
--mem_priority_dstore 2
--mem_priority_iprf 3
--mem_priority_dprf 4
--mem_priority_wb 5
--mem_priority_wb_nodirty 5
--promote_to_higher_priority_mem_req_type 1
--mem_req_buffer_pref_watermark 4
--order_beyond_bus 1
--set_off_path_confirmed 1
--ramulator_standard DDR4
--ramulator_speed DDR4_2400R
--ramulator_org DDR4_8Gb_x8
--ramulator_channels 1
--ramulator_ranks 1
--ramulator_bankgroups 4
--ramulator_banks 4
--ramulator_chip_width 8
--bus_width_in_bytes 8
--ramulator_rows 65536
--ramulator_cols 1024
--ramulator_scheduling_policy FRFCFS_Cap
--ramulator_readq_entries 32
--ramulator_writeq_entries 32
--ramulator_record_cmd_trace FALSE
--ramulator_print_cmd_trace FALSE
--ramulator_tCK 833333
--ramulator_tCL 16
--ramulator_tCCD 6
--ramulator_tCCDS 4
--ramulator_tCCDL 6
--ramulator_tCWL 12
--ramulator_tBL 4
--ramulator_tWTR 9
--ramulator_tWTRS 3
--ramulator_tWTRL 9
--ramulator_tRP 16
--ramulator_tRPpb 16
--ramulator_tRPab 16
--ramulator_tRCD 16
--ramulator_tRCDR 16
--ramulator_tRCDW 16
--ramulator_tRAS 39
--dram_tech_in_nm 32
--num_cores 1
--chip_cycle_time 312500
--issue_width 6
--rs_fill_width 0
--node_table_size 224
--node_ret_width 6
--rs_sizes 97
--rs_connections 0
--fu_types 0 0 0 0 0 0 0 0
--decode_cycles 5
--map_cycles 5
--extra_recovery_cycles 0                         # Number of cycles before the fetching of the first instructions after recovery.
--extra_redirect_cycles 0                         # Number of cycles before the fetching of the first instructions after redirect.
--fetch_across_cache_lines 1
--fetch_off_path_ops 1
--fetch_break_on_taken 1
--fetch_taken_bubble_cycles 0
--stores_do_not_block_window 1
--prefs_do_not_block_window 1
--debug_cycle_start 0
--debug_cycle_stop -1
--debug_inst_start 0
--debug_inst_stop -1
--cfs_per_cycle 6                         # Number of branches that can be predicted in a single cycle
--update_bp_off_path 1                         # Allow off path ops to update branch predictor state (e.g., ops when they complete exec stage).
--bp_update_at_retire 0                         # Update the BP at retire. If false, update at the end of exec.
--bp_mech tagescl
--btb_mech generic
--btb_entries 4096
--btb_assoc 4
--btb_off_path_writes 1
--enable_crs 1
--crs_entries 32
--crs_realistic 1
--enable_ibp 1                         # Enable the indirect branch predictor
--ibtb_mech tc_tagged
--ibtb_off_path_writes 1                         # Allow off path ops to update the ibtb.
--tc_entries 4096
--tc_assoc 4
--pref_stream_on 1
--stream_prefetch_n 4
--stream_start_dis 1
--stream_length 64
--stream_train_num 4
--stream_create_on_dc_miss 0
--stream_create_on_l1_miss 1
--pref_framework_on 1
--pref_ul1req_queue_overwrite_on_full 1
--pref_train_on_pref_misses 0
--pref_oracle_train_on 0
--pref_throttlefb_on 1
--pref_acc_thresh_1 0.75
--pref_acc_thresh_2 0.4
--pref_acc_thresh_3 0.4
--pref_update_interval 8192
--pref_timely_thresh 0.01
--pref_polpf_thresh 0.005
1 1 1 1 1 1 1 