//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22781540
// Cuda compilation tools, release 9.0, V9.0.176
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	_Z4Fan2PfS_S_iii

.visible .entry _Z4Fan2PfS_S_iii(
	.param .u64 _Z4Fan2PfS_S_iii_param_0,
	.param .u64 _Z4Fan2PfS_S_iii_param_1,
	.param .u64 _Z4Fan2PfS_S_iii_param_2,
	.param .u32 _Z4Fan2PfS_S_iii_param_3,
	.param .u32 _Z4Fan2PfS_S_iii_param_4,
	.param .u32 _Z4Fan2PfS_S_iii_param_5
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<11>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd4, [_Z4Fan2PfS_S_iii_param_0];
	ld.param.u64 	%rd2, [_Z4Fan2PfS_S_iii_param_1];
	ld.param.u64 	%rd3, [_Z4Fan2PfS_S_iii_param_2];
	ld.param.u32 	%r5, [_Z4Fan2PfS_S_iii_param_3];
	ld.param.u32 	%r6, [_Z4Fan2PfS_S_iii_param_5];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r9;
	add.s32 	%r10, %r5, -1;
	sub.s32 	%r11, %r10, %r6;
	setp.ge.u32	%p1, %r1, %r11;
	@%p1 bra 	BB0_4;

	mov.u32 	%r12, %tid.y;
	mov.u32 	%r13, %ntid.y;
	mov.u32 	%r14, %ctaid.y;
	mad.lo.s32 	%r2, %r13, %r14, %r12;
	sub.s32 	%r15, %r5, %r6;
	setp.ge.u32	%p2, %r2, %r15;
	@%p2 bra 	BB0_4;

	cvta.to.global.u64 	%rd5, %rd2;
	add.s32 	%r16, %r6, %r1;
	add.s32 	%r3, %r16, 1;
	mul.lo.s32 	%r17, %r3, %r5;
	add.s32 	%r18, %r17, %r6;
	mul.wide.s32 	%rd6, %r18, 4;
	add.s64 	%rd7, %rd1, %rd6;
	add.s32 	%r19, %r2, %r6;
	mad.lo.s32 	%r20, %r6, %r5, %r19;
	mul.wide.s32 	%rd8, %r20, 4;
	add.s64 	%rd9, %rd5, %rd8;
	ld.global.f32 	%f1, [%rd9];
	ld.global.f32 	%f2, [%rd7];
	mul.f32 	%f3, %f2, %f1;
	add.s32 	%r4, %r19, %r17;
	mul.wide.s32 	%rd10, %r4, 4;
	add.s64 	%rd11, %rd5, %rd10;
	ld.global.f32 	%f4, [%rd11];
	sub.f32 	%f5, %f4, %f3;
	st.global.f32 	[%rd11], %f5;
	setp.ne.s32	%p3, %r2, 0;
	@%p3 bra 	BB0_4;

	cvta.to.global.u64 	%rd12, %rd3;
	add.s64 	%rd14, %rd1, %rd10;
	mul.wide.s32 	%rd15, %r6, 4;
	add.s64 	%rd16, %rd12, %rd15;
	ld.global.f32 	%f6, [%rd16];
	ld.global.f32 	%f7, [%rd14];
	mul.f32 	%f8, %f7, %f6;
	mul.wide.s32 	%rd17, %r3, 4;
	add.s64 	%rd18, %rd12, %rd17;
	ld.global.f32 	%f9, [%rd18];
	sub.f32 	%f10, %f9, %f8;
	st.global.f32 	[%rd18], %f10;

BB0_4:
	ret;
}


