<stg><name>gradient_weight_y</name>


<trans_list>

<trans id="328" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="19" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %buf_val_x_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_x_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %buf_val_x_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_x_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %buf_val_x_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_x_V_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %buf_val_x_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_x_V_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %buf_val_x_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_x_V_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %buf_val_x_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_x_V_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %buf_val_y_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_y_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %buf_val_y_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_y_V_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %buf_val_y_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_y_V_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %buf_val_y_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_y_V_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %buf_val_y_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_y_V_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %buf_val_y_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_y_V_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %buf_val_z_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_z_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %buf_val_z_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_z_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %buf_val_z_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_z_V_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %buf_val_z_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_z_V_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %buf_val_z_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_z_V_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %buf_val_z_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_z_V_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:45 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:46 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:47 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:48 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:49 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:50 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:51 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:52 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:53 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:54 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:55 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:56 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:57 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:58 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:59 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:60 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:61 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:62 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:63 %store_ln139 = store i19 0, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:64 %store_ln139 = store i9 0, i9 %r

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:65 %store_ln139 = store i11 0, i11 %c

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
entry:66 %br_ln139 = br void %for.body9.i

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body9.i:0 %r_3 = load i9 %r

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.body9.i:1 %indvar_flatten_load = load i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body9.i:2 %cmp10_i = icmp_ult  i9 %r_3, i9 436

]]></Node>
<StgValue><ssdm name="cmp10_i"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body9.i:3 %cmp66_i = icmp_ugt  i9 %r_3, i9 2

]]></Node>
<StgValue><ssdm name="cmp66_i"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body9.i:4 %cmp34_not_i = icmp_ult  i9 %r_3, i9 6

]]></Node>
<StgValue><ssdm name="cmp34_not_i"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body9.i:5 %cmp35_not_i = xor i1 %cmp10_i, i1 1

]]></Node>
<StgValue><ssdm name="cmp35_not_i"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body9.i:6 %brmerge_i = or i1 %cmp34_not_i, i1 %cmp35_not_i

]]></Node>
<StgValue><ssdm name="brmerge_i"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body9.i:7 %icmp_ln139 = icmp_eq  i19 %indvar_flatten_load, i19 449536

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body9.i:8 %add_ln139_1 = add i19 %indvar_flatten_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln139_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body9.i:9 %br_ln139 = br i1 %icmp_ln139, void %for.inc78.i, void %gradient_weight_y.exit

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc78.i:0 %c_load = load i11 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc78.i:1 %add_ln139 = add i9 %r_3, i9 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc78.i:4 %icmp_ln141 = icmp_eq  i11 %c_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc78.i:5 %select_ln139 = select i1 %icmp_ln141, i11 0, i11 %c_load

]]></Node>
<StgValue><ssdm name="select_ln139"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc78.i:6 %cmp10_i_mid1 = icmp_ult  i9 %add_ln139, i9 436

]]></Node>
<StgValue><ssdm name="cmp10_i_mid1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc78.i:7 %select_ln139_1 = select i1 %icmp_ln141, i1 %cmp10_i_mid1, i1 %cmp10_i

]]></Node>
<StgValue><ssdm name="select_ln139_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc78.i:8 %cmp66_i_mid1 = icmp_ugt  i9 %add_ln139, i9 2

]]></Node>
<StgValue><ssdm name="cmp66_i_mid1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc78.i:9 %select_ln139_2 = select i1 %icmp_ln141, i1 %cmp66_i_mid1, i1 %cmp66_i

]]></Node>
<StgValue><ssdm name="select_ln139_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc78.i:10 %cmp34_not_i_mid1 = icmp_ult  i9 %add_ln139, i9 6

]]></Node>
<StgValue><ssdm name="cmp34_not_i_mid1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc78.i:11 %cmp35_not_i_mid1 = xor i1 %cmp10_i_mid1, i1 1

]]></Node>
<StgValue><ssdm name="cmp35_not_i_mid1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc78.i:12 %brmerge_i_mid1 = or i1 %cmp34_not_i_mid1, i1 %cmp35_not_i_mid1

]]></Node>
<StgValue><ssdm name="brmerge_i_mid1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc78.i:13 %select_ln139_3 = select i1 %icmp_ln141, i1 %brmerge_i_mid1, i1 %brmerge_i

]]></Node>
<StgValue><ssdm name="select_ln139_3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc78.i:14 %select_ln139_4 = select i1 %icmp_ln141, i9 %add_ln139, i9 %r_3

]]></Node>
<StgValue><ssdm name="select_ln139_4"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="11">
<![CDATA[
for.inc78.i:15 %zext_ln803 = zext i11 %select_ln139

]]></Node>
<StgValue><ssdm name="zext_ln803"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:18 %buf_val_x_V_addr = getelementptr i32 %buf_val_x_V, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_x_V_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:19 %buf_val_y_V_addr = getelementptr i32 %buf_val_y_V, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_y_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:20 %buf_val_z_V_addr = getelementptr i32 %buf_val_z_V, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_z_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:21 %buf_val_x_V_1_addr = getelementptr i32 %buf_val_x_V_1, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_x_V_1_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:22 %buf_val_y_V_1_addr = getelementptr i32 %buf_val_y_V_1, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_y_V_1_addr"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:23 %buf_val_z_V_1_addr = getelementptr i32 %buf_val_z_V_1, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_z_V_1_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:24 %buf_val_x_V_2_addr = getelementptr i32 %buf_val_x_V_2, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_x_V_2_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:25 %buf_val_y_V_2_addr = getelementptr i32 %buf_val_y_V_2, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_y_V_2_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:26 %buf_val_z_V_2_addr = getelementptr i32 %buf_val_z_V_2, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_z_V_2_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:27 %buf_val_x_V_3_addr = getelementptr i32 %buf_val_x_V_3, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_x_V_3_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:28 %buf_val_y_V_3_addr = getelementptr i32 %buf_val_y_V_3, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_y_V_3_addr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:29 %buf_val_z_V_3_addr = getelementptr i32 %buf_val_z_V_3, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_z_V_3_addr"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:30 %buf_val_x_V_4_addr = getelementptr i32 %buf_val_x_V_4, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_x_V_4_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:31 %buf_val_y_V_4_addr = getelementptr i32 %buf_val_y_V_4, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_y_V_4_addr"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:32 %buf_val_z_V_4_addr = getelementptr i32 %buf_val_z_V_4, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_z_V_4_addr"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:33 %buf_val_x_V_5_addr = getelementptr i32 %buf_val_x_V_5, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_x_V_5_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:34 %buf_val_y_V_5_addr = getelementptr i32 %buf_val_y_V_5, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_y_V_5_addr"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.i:35 %buf_val_z_V_5_addr = getelementptr i32 %buf_val_z_V_5, i64 0, i64 %zext_ln803

]]></Node>
<StgValue><ssdm name="buf_val_z_V_5_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:36 %r_V = load i10 %buf_val_x_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:37 %r_V_105 = load i10 %buf_val_y_V_addr

]]></Node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:38 %r_V_109 = load i10 %buf_val_z_V_addr

]]></Node>
<StgValue><ssdm name="r_V_109"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:39 %r_V_119 = load i10 %buf_val_x_V_1_addr

]]></Node>
<StgValue><ssdm name="r_V_119"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:40 %r_V_121 = load i10 %buf_val_y_V_1_addr

]]></Node>
<StgValue><ssdm name="r_V_121"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:41 %r_V_123 = load i10 %buf_val_z_V_1_addr

]]></Node>
<StgValue><ssdm name="r_V_123"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:42 %r_V_125 = load i10 %buf_val_x_V_2_addr

]]></Node>
<StgValue><ssdm name="r_V_125"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:43 %r_V_127 = load i10 %buf_val_y_V_2_addr

]]></Node>
<StgValue><ssdm name="r_V_127"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:44 %r_V_129 = load i10 %buf_val_z_V_2_addr

]]></Node>
<StgValue><ssdm name="r_V_129"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:45 %r_V_131 = load i10 %buf_val_x_V_3_addr

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:46 %r_V_133 = load i10 %buf_val_y_V_3_addr

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:47 %r_V_135 = load i10 %buf_val_z_V_3_addr

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:48 %r_V_137 = load i10 %buf_val_x_V_4_addr

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:49 %r_V_139 = load i10 %buf_val_y_V_4_addr

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:50 %r_V_141 = load i10 %buf_val_z_V_4_addr

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:51 %r_V_143 = load i10 %buf_val_x_V_5_addr

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:52 %r_V_145 = load i10 %buf_val_y_V_5_addr

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:53 %r_V_147 = load i10 %buf_val_z_V_5_addr

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc78.i:69 %br_ln146 = br i1 %select_ln139_1, void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %for.body.i402.i

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:6 %br_ln169 = br i1 %select_ln139_3, void %for.body40.i, void %if.else65.i

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
<literal name="select_ln139_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else65.i:0 %br_ln179 = br i1 %select_ln139_2, void %if.end73.i, void %if.then67.i

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
<literal name="select_ln139_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
if.end73.i:0 %br_ln0 = br void %for.inc75.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc75.i:0 %add_ln141 = add i11 %select_ln139, i11 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc75.i:1 %store_ln141 = store i19 %add_ln139_1, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc75.i:2 %store_ln141 = store i9 %select_ln139_4, i9 %r

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc75.i:3 %store_ln141 = store i11 %add_ln141, i11 %c

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
for.inc75.i:4 %br_ln141 = br void %for.body9.i

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc78.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc78.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 449536, i64 449536, i64 449536

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc78.i:16 %specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln143"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc78.i:17 %specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln141"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:36 %r_V = load i10 %buf_val_x_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:37 %r_V_105 = load i10 %buf_val_y_V_addr

]]></Node>
<StgValue><ssdm name="r_V_105"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:38 %r_V_109 = load i10 %buf_val_z_V_addr

]]></Node>
<StgValue><ssdm name="r_V_109"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:39 %r_V_119 = load i10 %buf_val_x_V_1_addr

]]></Node>
<StgValue><ssdm name="r_V_119"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:40 %r_V_121 = load i10 %buf_val_y_V_1_addr

]]></Node>
<StgValue><ssdm name="r_V_121"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:41 %r_V_123 = load i10 %buf_val_z_V_1_addr

]]></Node>
<StgValue><ssdm name="r_V_123"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:42 %r_V_125 = load i10 %buf_val_x_V_2_addr

]]></Node>
<StgValue><ssdm name="r_V_125"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:43 %r_V_127 = load i10 %buf_val_y_V_2_addr

]]></Node>
<StgValue><ssdm name="r_V_127"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:44 %r_V_129 = load i10 %buf_val_z_V_2_addr

]]></Node>
<StgValue><ssdm name="r_V_129"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:45 %r_V_131 = load i10 %buf_val_x_V_3_addr

]]></Node>
<StgValue><ssdm name="r_V_131"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:46 %r_V_133 = load i10 %buf_val_y_V_3_addr

]]></Node>
<StgValue><ssdm name="r_V_133"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:47 %r_V_135 = load i10 %buf_val_z_V_3_addr

]]></Node>
<StgValue><ssdm name="r_V_135"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:48 %r_V_137 = load i10 %buf_val_x_V_4_addr

]]></Node>
<StgValue><ssdm name="r_V_137"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:49 %r_V_139 = load i10 %buf_val_y_V_4_addr

]]></Node>
<StgValue><ssdm name="r_V_139"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:50 %r_V_141 = load i10 %buf_val_z_V_4_addr

]]></Node>
<StgValue><ssdm name="r_V_141"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:51 %r_V_143 = load i10 %buf_val_x_V_5_addr

]]></Node>
<StgValue><ssdm name="r_V_143"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:52 %r_V_145 = load i10 %buf_val_y_V_5_addr

]]></Node>
<StgValue><ssdm name="r_V_145"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
for.inc78.i:53 %r_V_147 = load i10 %buf_val_z_V_5_addr

]]></Node>
<StgValue><ssdm name="r_V_147"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:54 %store_ln911 = store i32 %r_V_119, i10 %buf_val_x_V_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:55 %store_ln911 = store i32 %r_V_121, i10 %buf_val_y_V_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:56 %store_ln911 = store i32 %r_V_123, i10 %buf_val_z_V_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:57 %store_ln911 = store i32 %r_V_125, i10 %buf_val_x_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:58 %store_ln911 = store i32 %r_V_127, i10 %buf_val_y_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:59 %store_ln911 = store i32 %r_V_129, i10 %buf_val_z_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:60 %store_ln911 = store i32 %r_V_131, i10 %buf_val_x_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:61 %store_ln911 = store i32 %r_V_133, i10 %buf_val_y_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:62 %store_ln911 = store i32 %r_V_135, i10 %buf_val_z_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:63 %store_ln911 = store i32 %r_V_137, i10 %buf_val_x_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:64 %store_ln911 = store i32 %r_V_139, i10 %buf_val_y_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:65 %store_ln911 = store i32 %r_V_141, i10 %buf_val_z_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:66 %store_ln911 = store i32 %r_V_143, i10 %buf_val_x_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:67 %store_ln911 = store i32 %r_V_145, i10 %buf_val_y_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc78.i:68 %store_ln911 = store i32 %r_V_147, i10 %buf_val_z_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
<literal name="select_ln139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i402.i:0 %tmp_x_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %gradient_x_V

]]></Node>
<StgValue><ssdm name="tmp_x_V"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
<literal name="select_ln139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i402.i:1 %tmp_y_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %gradient_y_V

]]></Node>
<StgValue><ssdm name="tmp_y_V"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
<literal name="select_ln139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i402.i:2 %tmp_z_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %gradient_z_V

]]></Node>
<StgValue><ssdm name="tmp_z_V"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
<literal name="select_ln139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
for.body.i402.i:3 %br_ln154 = br void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %r_V_113 = phi i32 %tmp_x_V, void %for.body.i402.i, i32 0, void %for.inc78.i

]]></Node>
<StgValue><ssdm name="r_V_113"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:1 %r_V_115 = phi i32 %tmp_y_V, void %for.body.i402.i, i32 0, void %for.inc78.i

]]></Node>
<StgValue><ssdm name="r_V_115"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:2 %r_V_117 = phi i32 %tmp_z_V, void %for.body.i402.i, i32 0, void %for.inc78.i

]]></Node>
<StgValue><ssdm name="r_V_117"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:3 %store_ln950 = store i32 %r_V_113, i10 %buf_val_x_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln950"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:4 %store_ln950 = store i32 %r_V_115, i10 %buf_val_y_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln950"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:5 %store_ln950 = store i32 %r_V_117, i10 %buf_val_z_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln950"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="49" op_0_bw="32">
<![CDATA[
for.body40.i:0 %sext_ln1270 = sext i32 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
for.body40.i:1 %r_V_103 = mul i49 %sext_ln1270, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_103"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="30" op_0_bw="30" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:2 %acc_x_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_103, i32 19, i32 48

]]></Node>
<StgValue><ssdm name="acc_x_V_2"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="49" op_0_bw="32">
<![CDATA[
for.body40.i:3 %sext_ln1270_37 = sext i32 %r_V_105

]]></Node>
<StgValue><ssdm name="sext_ln1270_37"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
for.body40.i:4 %r_V_107 = mul i49 %sext_ln1270_37, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_107"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="30" op_0_bw="30" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:5 %acc_y_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_107, i32 19, i32 48

]]></Node>
<StgValue><ssdm name="acc_y_V_2"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="49" op_0_bw="32">
<![CDATA[
for.body40.i:6 %sext_ln1270_38 = sext i32 %r_V_109

]]></Node>
<StgValue><ssdm name="sext_ln1270_38"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
for.body40.i:7 %r_V_111 = mul i49 %sext_ln1270_38, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_111"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="30" op_0_bw="30" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:8 %acc_z_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_111, i32 19, i32 48

]]></Node>
<StgValue><ssdm name="acc_z_V_2"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:9 %sext_ln1270_39 = sext i32 %r_V_119

]]></Node>
<StgValue><ssdm name="sext_ln1270_39"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:10 %r_V_120 = mul i50 %sext_ln1270_39, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_120"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="49" op_0_bw="49" op_1_bw="30" op_2_bw="19">
<![CDATA[
for.body40.i:11 %lhs_22 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_x_V_2, i19 0

]]></Node>
<StgValue><ssdm name="lhs_22"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="50" op_0_bw="49">
<![CDATA[
for.body40.i:12 %sext_ln1347 = sext i49 %lhs_22

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:13 %ret_V = add i50 %sext_ln1347, i50 %r_V_120

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="31" op_0_bw="31" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:14 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V, i32 19, i32 49

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="50" op_0_bw="50" op_1_bw="31" op_2_bw="19">
<![CDATA[
for.body40.i:15 %tmp_49 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp, i19 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:16 %lhs_23 = sext i50 %tmp_49

]]></Node>
<StgValue><ssdm name="lhs_23"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:17 %sext_ln1270_40 = sext i32 %r_V_121

]]></Node>
<StgValue><ssdm name="sext_ln1270_40"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:18 %r_V_122 = mul i50 %sext_ln1270_40, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_122"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="49" op_0_bw="49" op_1_bw="30" op_2_bw="19">
<![CDATA[
for.body40.i:19 %lhs_V_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_y_V_2, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="50" op_0_bw="49">
<![CDATA[
for.body40.i:20 %sext_ln1347_1 = sext i49 %lhs_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1347_1"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:21 %ret_V_23 = add i50 %sext_ln1347_1, i50 %r_V_122

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="31" op_0_bw="31" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:22 %tmp_50 = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V_23, i32 19, i32 49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="50" op_0_bw="50" op_1_bw="31" op_2_bw="19">
<![CDATA[
for.body40.i:23 %tmp_51 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp_50, i19 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:24 %lhs_V_4 = sext i50 %tmp_51

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:25 %sext_ln1270_41 = sext i32 %r_V_123

]]></Node>
<StgValue><ssdm name="sext_ln1270_41"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:26 %r_V_124 = mul i50 %sext_ln1270_41, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_124"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="49" op_0_bw="49" op_1_bw="30" op_2_bw="19">
<![CDATA[
for.body40.i:27 %lhs_V_3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_z_V_2, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="50" op_0_bw="49">
<![CDATA[
for.body40.i:28 %sext_ln1347_2 = sext i49 %lhs_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1347_2"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:29 %ret_V_24 = add i50 %sext_ln1347_2, i50 %r_V_124

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="31" op_0_bw="31" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:30 %tmp_52 = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V_24, i32 19, i32 49

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="50" op_0_bw="50" op_1_bw="31" op_2_bw="19">
<![CDATA[
for.body40.i:31 %tmp_53 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp_52, i19 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:32 %lhs_V_5 = sext i50 %tmp_53

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:33 %sext_ln1270_42 = sext i32 %r_V_125

]]></Node>
<StgValue><ssdm name="sext_ln1270_42"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:34 %r_V_126 = mul i50 %sext_ln1270_42, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_126"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:35 %sext_ln813 = sext i50 %r_V_126

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:36 %ret_V_25 = add i51 %lhs_23, i51 %sext_ln813

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:37 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_25, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:38 %lhs_24 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_s, i19 0

]]></Node>
<StgValue><ssdm name="lhs_24"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:39 %sext_ln1270_43 = sext i32 %r_V_127

]]></Node>
<StgValue><ssdm name="sext_ln1270_43"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:40 %r_V_128 = mul i50 %sext_ln1270_43, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:41 %sext_ln813_1 = sext i50 %r_V_128

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:42 %ret_V_26 = add i51 %lhs_V_4, i51 %sext_ln813_1

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:43 %tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_26, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:44 %lhs_V_6 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_23, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:45 %sext_ln1270_44 = sext i32 %r_V_129

]]></Node>
<StgValue><ssdm name="sext_ln1270_44"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:46 %r_V_130 = mul i50 %sext_ln1270_44, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_130"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:47 %sext_ln813_2 = sext i50 %r_V_130

]]></Node>
<StgValue><ssdm name="sext_ln813_2"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:48 %ret_V_27 = add i51 %lhs_V_5, i51 %sext_ln813_2

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:49 %tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_27, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:50 %lhs_V_7 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_24, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="51" op_0_bw="32">
<![CDATA[
for.body40.i:51 %sext_ln1270_45 = sext i32 %r_V_131

]]></Node>
<StgValue><ssdm name="sext_ln1270_45"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:52 %r_V_132 = mul i51 %sext_ln1270_45, i51 152200

]]></Node>
<StgValue><ssdm name="r_V_132"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:53 %ret_V_28 = add i51 %r_V_132, i51 %lhs_24

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:54 %tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_28, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="51" op_0_bw="32">
<![CDATA[
for.body40.i:56 %sext_ln1270_46 = sext i32 %r_V_133

]]></Node>
<StgValue><ssdm name="sext_ln1270_46"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:57 %r_V_134 = mul i51 %sext_ln1270_46, i51 152200

]]></Node>
<StgValue><ssdm name="r_V_134"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:58 %ret_V_29 = add i51 %r_V_134, i51 %lhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:59 %tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_29, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="51" op_0_bw="32">
<![CDATA[
for.body40.i:61 %sext_ln1270_47 = sext i32 %r_V_135

]]></Node>
<StgValue><ssdm name="sext_ln1270_47"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:62 %r_V_136 = mul i51 %sext_ln1270_47, i51 152200

]]></Node>
<StgValue><ssdm name="r_V_136"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:63 %ret_V_30 = add i51 %r_V_136, i51 %lhs_V_7

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:64 %tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_30, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0">
<![CDATA[
gradient_weight_y.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:55 %lhs_25 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_25, i19 0

]]></Node>
<StgValue><ssdm name="lhs_25"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:60 %lhs_V_8 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_26, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:65 %lhs_V_9 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_27, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:66 %sext_ln1270_48 = sext i32 %r_V_137

]]></Node>
<StgValue><ssdm name="sext_ln1270_48"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:67 %r_V_138 = mul i50 %sext_ln1270_48, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_138"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:68 %sext_ln813_3 = sext i50 %r_V_138

]]></Node>
<StgValue><ssdm name="sext_ln813_3"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:69 %ret_V_31 = add i51 %lhs_25, i51 %sext_ln813_3

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:70 %tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_31, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:71 %lhs_26 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_28, i19 0

]]></Node>
<StgValue><ssdm name="lhs_26"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:72 %sext_ln1270_49 = sext i32 %r_V_139

]]></Node>
<StgValue><ssdm name="sext_ln1270_49"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:73 %r_V_140 = mul i50 %sext_ln1270_49, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_140"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:74 %sext_ln813_4 = sext i50 %r_V_140

]]></Node>
<StgValue><ssdm name="sext_ln813_4"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:75 %ret_V_32 = add i51 %lhs_V_8, i51 %sext_ln813_4

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:76 %tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_32, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:77 %lhs_V_11 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_29, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_11"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:78 %sext_ln1270_50 = sext i32 %r_V_141

]]></Node>
<StgValue><ssdm name="sext_ln1270_50"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:79 %r_V_142 = mul i50 %sext_ln1270_50, i50 97989

]]></Node>
<StgValue><ssdm name="r_V_142"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:80 %sext_ln813_5 = sext i50 %r_V_142

]]></Node>
<StgValue><ssdm name="sext_ln813_5"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:81 %ret_V_33 = add i51 %lhs_V_9, i51 %sext_ln813_5

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:82 %tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_33, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:83 %lhs_V_10 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_30, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_10"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:84 %sext_ln1270_51 = sext i32 %r_V_143

]]></Node>
<StgValue><ssdm name="sext_ln1270_51"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:85 %r_V_144 = mul i50 %sext_ln1270_51, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:86 %sext_ln813_6 = sext i50 %r_V_144

]]></Node>
<StgValue><ssdm name="sext_ln813_6"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:87 %ret_V_34 = add i51 %lhs_26, i51 %sext_ln813_6

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:88 %tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_34, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:89 %lhs_27 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_31, i19 0

]]></Node>
<StgValue><ssdm name="lhs_27"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:90 %sext_ln1270_52 = sext i32 %r_V_145

]]></Node>
<StgValue><ssdm name="sext_ln1270_52"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:91 %r_V_146 = mul i50 %sext_ln1270_52, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_146"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:92 %sext_ln813_7 = sext i50 %r_V_146

]]></Node>
<StgValue><ssdm name="sext_ln813_7"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:93 %ret_V_35 = add i51 %lhs_V_11, i51 %sext_ln813_7

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:94 %tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_35, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:95 %lhs_V_13 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_32, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_13"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="50" op_0_bw="32">
<![CDATA[
for.body40.i:96 %sext_ln1270_53 = sext i32 %r_V_147

]]></Node>
<StgValue><ssdm name="sext_ln1270_53"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
for.body40.i:97 %r_V_148 = mul i50 %sext_ln1270_53, i50 69730

]]></Node>
<StgValue><ssdm name="r_V_148"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="51" op_0_bw="50">
<![CDATA[
for.body40.i:98 %sext_ln813_8 = sext i50 %r_V_148

]]></Node>
<StgValue><ssdm name="sext_ln813_8"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:99 %ret_V_36 = add i51 %lhs_V_10, i51 %sext_ln813_8

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:100 %tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_36, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body40.i:101 %lhs_V_12 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_33, i19 0

]]></Node>
<StgValue><ssdm name="lhs_V_12"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="49" op_0_bw="32">
<![CDATA[
for.body40.i:102 %sext_ln1270_54 = sext i32 %r_V_113

]]></Node>
<StgValue><ssdm name="sext_ln1270_54"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
for.body40.i:103 %r_V_149 = mul i49 %sext_ln1270_54, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_149"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="51" op_0_bw="49">
<![CDATA[
for.body40.i:104 %sext_ln813_9 = sext i49 %r_V_149

]]></Node>
<StgValue><ssdm name="sext_ln813_9"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:105 %ret_V_37 = add i51 %lhs_27, i51 %sext_ln813_9

]]></Node>
<StgValue><ssdm name="ret_V_37"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:106 %acc_x_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_37, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_x_V"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="49" op_0_bw="32">
<![CDATA[
for.body40.i:107 %sext_ln1270_55 = sext i32 %r_V_115

]]></Node>
<StgValue><ssdm name="sext_ln1270_55"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
for.body40.i:108 %r_V_150 = mul i49 %sext_ln1270_55, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_150"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="51" op_0_bw="49">
<![CDATA[
for.body40.i:109 %sext_ln813_10 = sext i49 %r_V_150

]]></Node>
<StgValue><ssdm name="sext_ln813_10"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:110 %ret_V_38 = add i51 %lhs_V_13, i51 %sext_ln813_10

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:111 %acc_y_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_38, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_y_V"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="49" op_0_bw="32">
<![CDATA[
for.body40.i:112 %sext_ln1270_56 = sext i32 %r_V_117

]]></Node>
<StgValue><ssdm name="sext_ln1270_56"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
for.body40.i:113 %r_V_151 = mul i49 %sext_ln1270_56, i49 39583

]]></Node>
<StgValue><ssdm name="r_V_151"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="51" op_0_bw="49">
<![CDATA[
for.body40.i:114 %sext_ln813_11 = sext i49 %r_V_151

]]></Node>
<StgValue><ssdm name="sext_ln813_11"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body40.i:115 %ret_V_39 = add i51 %lhs_V_12, i51 %sext_ln813_11

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body40.i:116 %acc_z_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_39, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_z_V"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body40.i:117 %write_ln177 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_x_V, i32 %acc_x_V

]]></Node>
<StgValue><ssdm name="write_ln177"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body40.i:118 %write_ln177 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_y_V, i32 %acc_y_V

]]></Node>
<StgValue><ssdm name="write_ln177"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body40.i:119 %write_ln177 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_z_V, i32 %acc_z_V

]]></Node>
<StgValue><ssdm name="write_ln177"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
for.body40.i:120 %br_ln178 = br void %for.inc75.i

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="1"/>
<literal name="select_ln139_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then67.i:0 %write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_x_V, i32 0

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="1"/>
<literal name="select_ln139_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then67.i:1 %write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_y_V, i32 0

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="1"/>
<literal name="select_ln139_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then67.i:2 %write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_z_V, i32 0

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln139_3" val="1"/>
<literal name="select_ln139_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
if.then67.i:3 %br_ln182 = br void %if.end73.i

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
