// Seed: 3586736163
module module_0 ();
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input tri id_6,
    output tri1 id_7,
    input uwire id_8,
    input supply1 id_9,
    input wor id_10,
    input tri id_11,
    input tri0 id_12,
    input uwire id_13,
    input wor id_14,
    input uwire id_15
);
  id_17 :
  assert property (@(posedge id_5) id_17)
  else;
  id_18 :
  assert property (@(1 or posedge id_15 or negedge 1) 1)
  else if (id_0) #1;
  wor id_19;
  module_0();
  assign id_19 = 1;
endmodule
