INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Avinash/processor_own/processor_own.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Avinash/processor_own/processor_own.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test3_mips32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Avinash/processor_own/processor_own.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
