{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731402034799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731402034799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 16:00:34 2024 " "Processing started: Tue Nov 12 16:00:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731402034799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731402034799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731402034799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731402035096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "schematic/Datapath.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/sel2to1_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/sel2to1_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel2to1_8bit " "Found entity 1: sel2to1_8bit" {  } { { "schematic/sel2to1_8bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/sel2to1_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/sel8to1_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/sel8to1_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel8to1_8bit " "Found entity 1: sel8to1_8bit" {  } { { "schematic/sel8to1_8bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/sel8to1_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/sel2to1_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/sel2to1_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel2to1_1bit " "Found entity 1: sel2to1_1bit" {  } { { "schematic/sel2to1_1bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/sel2to1_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "schematic/full_adder_1bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/full_adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "schematic/ALU.bdf" "" { Schematic "D:/Project/nhan_project/schematic/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8bit " "Found entity 1: full_adder_8bit" {  } { { "schematic/full_adder_8bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/full_adder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/compare_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/compare_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compare_1bit " "Found entity 1: compare_1bit" {  } { { "schematic/compare_1bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/compare_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/compare_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/compare_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compare_8bit " "Found entity 1: compare_8bit" {  } { { "schematic/compare_8bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/compare_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/register_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/register_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "schematic/register_8bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/register_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/and_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/and_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and_8bit " "Found entity 1: and_8bit" {  } { { "schematic/and_8bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/and_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/sel4to1_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/sel4to1_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel4to1_8bit " "Found entity 1: sel4to1_8bit" {  } { { "schematic/sel4to1_8bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/sel4to1_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/registerfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/registerfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "schematic/RegisterFile.bdf" "" { Schematic "D:/Project/nhan_project/schematic/RegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/dmem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/dmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dmem " "Found entity 1: Dmem" {  } { { "schematic/Dmem.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Dmem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/swap.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/swap.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 swap " "Found entity 1: swap" {  } { { "schematic/swap.bdf" "" { Schematic "D:/Project/nhan_project/schematic/swap.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "schematic/counter.bdf" "" { Schematic "D:/Project/nhan_project/schematic/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/fsm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/fsm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "schematic/FSM.bdf" "" { Schematic "D:/Project/nhan_project/schematic/FSM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic " "Found entity 1: logic" {  } { { "schematic/logic.bdf" "" { Schematic "D:/Project/nhan_project/schematic/logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "schematic/Controller.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic/top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic/top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "schematic/Top.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731402035159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731402035174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst2 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst2\"" {  } { { "schematic/Top.bdf" "inst2" { Schematic "D:/Project/nhan_project/schematic/Top.bdf" { { 192 768 976 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter Datapath:inst2\|counter:inst5 " "Elaborating entity \"counter\" for hierarchy \"Datapath:inst2\|counter:inst5\"" {  } { { "schematic/Datapath.bdf" "inst5" { Schematic "D:/Project/nhan_project/schematic/Datapath.bdf" { { 648 320 416 744 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2to1_1bit Datapath:inst2\|counter:inst5\|sel2to1_1bit:inst27 " "Elaborating entity \"sel2to1_1bit\" for hierarchy \"Datapath:inst2\|counter:inst5\|sel2to1_1bit:inst27\"" {  } { { "schematic/counter.bdf" "inst27" { Schematic "D:/Project/nhan_project/schematic/counter.bdf" { { 368 1088 1184 464 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dmem Datapath:inst2\|Dmem:inst2 " "Elaborating entity \"Dmem\" for hierarchy \"Datapath:inst2\|Dmem:inst2\"" {  } { { "schematic/Datapath.bdf" "inst2" { Schematic "D:/Project/nhan_project/schematic/Datapath.bdf" { { 88 992 1136 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit Datapath:inst2\|Dmem:inst2\|register_8bit:inst " "Elaborating entity \"register_8bit\" for hierarchy \"Datapath:inst2\|Dmem:inst2\|register_8bit:inst\"" {  } { { "schematic/Dmem.bdf" "inst" { Schematic "D:/Project/nhan_project/schematic/Dmem.bdf" { { 272 288 416 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel8to1_8bit Datapath:inst2\|Dmem:inst2\|sel8to1_8bit:inst19 " "Elaborating entity \"sel8to1_8bit\" for hierarchy \"Datapath:inst2\|Dmem:inst2\|sel8to1_8bit:inst19\"" {  } { { "schematic/Dmem.bdf" "inst19" { Schematic "D:/Project/nhan_project/schematic/Dmem.bdf" { { -64 728 864 128 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_8bit Datapath:inst2\|Dmem:inst2\|sel8to1_8bit:inst19\|and_8bit:inst11 " "Elaborating entity \"and_8bit\" for hierarchy \"Datapath:inst2\|Dmem:inst2\|sel8to1_8bit:inst19\|and_8bit:inst11\"" {  } { { "schematic/sel8to1_8bit.bdf" "inst11" { Schematic "D:/Project/nhan_project/schematic/sel8to1_8bit.bdf" { { 248 800 928 344 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel4to1_8bit Datapath:inst2\|Dmem:inst2\|sel8to1_8bit:inst19\|sel4to1_8bit:inst2 " "Elaborating entity \"sel4to1_8bit\" for hierarchy \"Datapath:inst2\|Dmem:inst2\|sel8to1_8bit:inst19\|sel4to1_8bit:inst2\"" {  } { { "schematic/sel8to1_8bit.bdf" "inst2" { Schematic "D:/Project/nhan_project/schematic/sel8to1_8bit.bdf" { { 264 552 688 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:inst2\|ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:inst2\|ALU:inst1\"" {  } { { "schematic/Datapath.bdf" "inst1" { Schematic "D:/Project/nhan_project/schematic/Datapath.bdf" { { 136 696 832 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2to1_8bit Datapath:inst2\|ALU:inst1\|sel2to1_8bit:inst2 " "Elaborating entity \"sel2to1_8bit\" for hierarchy \"Datapath:inst2\|ALU:inst1\|sel2to1_8bit:inst2\"" {  } { { "schematic/ALU.bdf" "inst2" { Schematic "D:/Project/nhan_project/schematic/ALU.bdf" { { 208 672 800 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_8bit Datapath:inst2\|ALU:inst1\|full_adder_8bit:inst " "Elaborating entity \"full_adder_8bit\" for hierarchy \"Datapath:inst2\|ALU:inst1\|full_adder_8bit:inst\"" {  } { { "schematic/ALU.bdf" "inst" { Schematic "D:/Project/nhan_project/schematic/ALU.bdf" { { 160 416 544 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035237 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "schematic/full_adder_8bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/full_adder_8bit.bdf" { { 240 224 232 240 "" "" } { 64 160 224 64 "" "" } { 240 384 392 240 "" "" } { 64 224 384 64 "" "" } { 240 528 536 240 "" "" } { 64 384 528 64 "" "" } { 240 688 696 240 "" "" } { 64 528 688 64 "" "" } { 240 840 856 240 "" "" } { 64 688 840 64 "" "" } { 240 1008 1016 240 "" "" } { 64 840 1008 64 "" "" } { 240 1168 1176 240 "" "" } { 64 1008 1168 64 "" "" } { 256 1296 1320 256 "" "" } { 64 1168 1296 64 "" "" } { 64 1296 1328 64 "" "" } { 64 208 224 240 "A\[0\]" "" } { 64 1280 1296 256 "B\[7\]" "" } { 64 368 384 240 "A\[1\]" "" } { 64 512 528 240 "A\[2\]" "" } { 64 672 688 240 "A\[3\]" "" } { 64 824 840 240 "A\[4\]" "" } { 64 992 1008 240 "A\[5\]" "" } { 64 1152 1168 240 "A\[6\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1731402035237 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "schematic/full_adder_8bit.bdf" "" { Schematic "D:/Project/nhan_project/schematic/full_adder_8bit.bdf" { { 256 208 232 256 "" "" } { 256 368 392 256 "" "" } { 256 512 536 256 "" "" } { 104 368 512 104 "" "" } { 256 672 696 256 "" "" } { 104 512 672 104 "" "" } { 256 824 856 256 "" "" } { 104 672 824 104 "" "" } { 256 992 1016 256 "" "" } { 104 824 992 104 "" "" } { 256 1152 1176 256 "" "" } { 104 992 1152 104 "" "" } { 240 1312 1320 240 "" "" } { 104 1152 1312 104 "" "" } { 104 1312 1328 104 "" "" } { 104 160 208 104 "" "" } { 104 208 368 104 "" "" } { 104 192 208 256 "B\[0\]" "" } { 104 352 368 256 "B\[1\]" "" } { 104 496 512 256 "B\[2\]" "" } { 104 656 672 256 "B\[3\]" "" } { 104 808 824 256 "B\[4\]" "" } { 104 976 992 256 "B\[5\]" "" } { 104 1136 1152 256 "B\[6\]" "" } { 104 1296 1312 240 "A\[7\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1731402035237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit Datapath:inst2\|ALU:inst1\|full_adder_8bit:inst\|full_adder_1bit:inst " "Elaborating entity \"full_adder_1bit\" for hierarchy \"Datapath:inst2\|ALU:inst1\|full_adder_8bit:inst\|full_adder_1bit:inst\"" {  } { { "schematic/full_adder_8bit.bdf" "inst" { Schematic "D:/Project/nhan_project/schematic/full_adder_8bit.bdf" { { 208 232 328 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_8bit Datapath:inst2\|ALU:inst1\|compare_8bit:inst1 " "Elaborating entity \"compare_8bit\" for hierarchy \"Datapath:inst2\|ALU:inst1\|compare_8bit:inst1\"" {  } { { "schematic/ALU.bdf" "inst1" { Schematic "D:/Project/nhan_project/schematic/ALU.bdf" { { 288 432 544 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_1bit Datapath:inst2\|ALU:inst1\|compare_8bit:inst1\|compare_1bit:inst " "Elaborating entity \"compare_1bit\" for hierarchy \"Datapath:inst2\|ALU:inst1\|compare_8bit:inst1\|compare_1bit:inst\"" {  } { { "schematic/compare_8bit.bdf" "inst" { Schematic "D:/Project/nhan_project/schematic/compare_8bit.bdf" { { 48 296 392 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Datapath:inst2\|RegisterFile:inst " "Elaborating entity \"RegisterFile\" for hierarchy \"Datapath:inst2\|RegisterFile:inst\"" {  } { { "schematic/Datapath.bdf" "inst" { Schematic "D:/Project/nhan_project/schematic/Datapath.bdf" { { 152 128 328 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swap Datapath:inst2\|swap:inst6 " "Elaborating entity \"swap\" for hierarchy \"Datapath:inst2\|swap:inst6\"" {  } { { "schematic/Datapath.bdf" "inst6" { Schematic "D:/Project/nhan_project/schematic/Datapath.bdf" { { 536 320 416 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst\"" {  } { { "schematic/Top.bdf" "inst" { Schematic "D:/Project/nhan_project/schematic/Top.bdf" { { 208 416 600 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic Controller:inst\|logic:inst1 " "Elaborating entity \"logic\" for hierarchy \"Controller:inst\|logic:inst1\"" {  } { { "schematic/Controller.bdf" "inst1" { Schematic "D:/Project/nhan_project/schematic/Controller.bdf" { { 224 632 832 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Controller:inst\|FSM:inst " "Elaborating entity \"FSM\" for hierarchy \"Controller:inst\|FSM:inst\"" {  } { { "schematic/Controller.bdf" "inst" { Schematic "D:/Project/nhan_project/schematic/Controller.bdf" { { 224 440 560 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731402035284 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst2\|Dmem:inst2\|inst9\[7\] " "Converted tri-state buffer \"Datapath:inst2\|Dmem:inst2\|inst9\[7\]\" feeding internal logic into a wire" {  } { { "schematic/Dmem.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Dmem.bdf" { { -48 936 984 -16 "inst9" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731402035550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst2\|Dmem:inst2\|inst9\[6\] " "Converted tri-state buffer \"Datapath:inst2\|Dmem:inst2\|inst9\[6\]\" feeding internal logic into a wire" {  } { { "schematic/Dmem.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Dmem.bdf" { { -48 936 984 -16 "inst9" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731402035550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst2\|Dmem:inst2\|inst9\[5\] " "Converted tri-state buffer \"Datapath:inst2\|Dmem:inst2\|inst9\[5\]\" feeding internal logic into a wire" {  } { { "schematic/Dmem.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Dmem.bdf" { { -48 936 984 -16 "inst9" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731402035550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst2\|Dmem:inst2\|inst9\[4\] " "Converted tri-state buffer \"Datapath:inst2\|Dmem:inst2\|inst9\[4\]\" feeding internal logic into a wire" {  } { { "schematic/Dmem.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Dmem.bdf" { { -48 936 984 -16 "inst9" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731402035550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst2\|Dmem:inst2\|inst9\[3\] " "Converted tri-state buffer \"Datapath:inst2\|Dmem:inst2\|inst9\[3\]\" feeding internal logic into a wire" {  } { { "schematic/Dmem.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Dmem.bdf" { { -48 936 984 -16 "inst9" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731402035550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst2\|Dmem:inst2\|inst9\[2\] " "Converted tri-state buffer \"Datapath:inst2\|Dmem:inst2\|inst9\[2\]\" feeding internal logic into a wire" {  } { { "schematic/Dmem.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Dmem.bdf" { { -48 936 984 -16 "inst9" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731402035550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst2\|Dmem:inst2\|inst9\[1\] " "Converted tri-state buffer \"Datapath:inst2\|Dmem:inst2\|inst9\[1\]\" feeding internal logic into a wire" {  } { { "schematic/Dmem.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Dmem.bdf" { { -48 936 984 -16 "inst9" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731402035550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:inst2\|Dmem:inst2\|inst9\[0\] " "Converted tri-state buffer \"Datapath:inst2\|Dmem:inst2\|inst9\[0\]\" feeding internal logic into a wire" {  } { { "schematic/Dmem.bdf" "" { Schematic "D:/Project/nhan_project/schematic/Dmem.bdf" { { -48 936 984 -16 "inst9" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731402035550 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1731402035550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731402035987 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731402036128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731402036362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731402036362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731402036393 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731402036393 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731402036393 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731402036393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731402036425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 16:00:36 2024 " "Processing ended: Tue Nov 12 16:00:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731402036425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731402036425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731402036425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731402036425 ""}
