// Seed: 499163313
module module_0;
  final $display();
  wire id_3;
  always begin : LABEL_0
    id_1 = 1'b0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  wire id_4 = id_1;
endmodule
module module_2 (
    output tri0 id_0,
    output tri1 id_1,
    input wor id_2,
    output uwire id_3,
    output tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    input tri1 id_7
);
endmodule
module module_3 (
    output tri  id_0,
    output tri0 id_1,
    output wand id_2,
    input  tri  id_3,
    output tri0 id_4,
    input  tri  id_5,
    inout  wor  id_6
);
  assign id_0 = id_3;
  assign id_0 = 1;
  wire id_8;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_0,
      id_6,
      id_6,
      id_5,
      id_6
  );
  assign modCall_1.type_11 = 0;
endmodule
