<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab1_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab1_TB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_TB_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab1_middleman_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_middleman_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_ngdbuild.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab1_priority_encoder_TB_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_priority_encoder_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab1_priority_encoder_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_priority_encoder_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab1_round_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1_round_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1580151598" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1580151598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580152752" xil_pn:in_ck="3660278957733815843" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1580152752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab1.v"/>
      <outfile xil_pn:name="lab1_2comp-SM_encoder.v"/>
      <outfile xil_pn:name="lab1_TB.v"/>
      <outfile xil_pn:name="lab1_middleman.v"/>
      <outfile xil_pn:name="lab1_priority_encoder.v"/>
      <outfile xil_pn:name="lab1_priority_encoder_TB.v"/>
      <outfile xil_pn:name="lab1_round.v"/>
      <outfile xil_pn:name="lab1_round_TB.v"/>
    </transform>
    <transform xil_pn:end_ts="1580151598" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3216491437409882068" xil_pn:start_ts="1580151598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580151598" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6063369500422971370" xil_pn:start_ts="1580151598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580151598" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1334250354091091332" xil_pn:start_ts="1580151598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580152756" xil_pn:in_ck="3660278957733815843" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1580152756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab1.v"/>
      <outfile xil_pn:name="lab1_2comp-SM_encoder.v"/>
      <outfile xil_pn:name="lab1_TB.v"/>
      <outfile xil_pn:name="lab1_middleman.v"/>
      <outfile xil_pn:name="lab1_priority_encoder.v"/>
      <outfile xil_pn:name="lab1_priority_encoder_TB.v"/>
      <outfile xil_pn:name="lab1_round.v"/>
      <outfile xil_pn:name="lab1_round_TB.v"/>
    </transform>
    <transform xil_pn:end_ts="1580152760" xil_pn:in_ck="3660278957733815843" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8336257907545081385" xil_pn:start_ts="1580152756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab1_TB_beh.prj"/>
      <outfile xil_pn:name="lab1_TB_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1580152761" xil_pn:in_ck="-4310765669392597605" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6666649627379314845" xil_pn:start_ts="1580152760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab1_TB_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1579753278" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1579753278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579753278" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8922689089009036875" xil_pn:start_ts="1579753278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579753278" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1334250354091091332" xil_pn:start_ts="1579753278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579753278" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1579753278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579753278" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6331926267846263479" xil_pn:start_ts="1579753278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579753278" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1579753278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579753278" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8959887989035299442" xil_pn:start_ts="1579753278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579753289" xil_pn:in_ck="3832579268757160241" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-676040868087352365" xil_pn:start_ts="1579753278">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab1.lso"/>
      <outfile xil_pn:name="lab1.ngc"/>
      <outfile xil_pn:name="lab1.ngr"/>
      <outfile xil_pn:name="lab1.prj"/>
      <outfile xil_pn:name="lab1.stx"/>
      <outfile xil_pn:name="lab1.syr"/>
      <outfile xil_pn:name="lab1.xst"/>
      <outfile xil_pn:name="lab1_TB_stx_beh.prj"/>
      <outfile xil_pn:name="lab1_priority_encoder_TB_stx_beh.prj"/>
      <outfile xil_pn:name="lab1_priority_encoder_stx_beh.prj"/>
      <outfile xil_pn:name="lab1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1579753289" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435891426" xil_pn:start_ts="1579753289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579753296" xil_pn:in_ck="4731959389542" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4662613724013013595" xil_pn:start_ts="1579753289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab1.bld"/>
      <outfile xil_pn:name="lab1.ngd"/>
      <outfile xil_pn:name="lab1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1579753696" xil_pn:in_ck="4731959389543" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1579753692">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab1_map.map"/>
      <outfile xil_pn:name="lab1_map.mrp"/>
    </transform>
  </transforms>

</generated_project>
