
---------- Begin Simulation Statistics ----------
host_inst_rate                                 177823                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404832                       # Number of bytes of host memory used
host_seconds                                   112.47                       # Real time elapsed on the host
host_tick_rate                              467154902                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.052542                       # Number of seconds simulated
sim_ticks                                 52541742000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7236932                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 54934.529657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 50159.422743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6155870                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    59387632500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.149381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1081062                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            487253                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  29785066500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593808                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 68547.997149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 66117.218378                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                846121                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   27332691287                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.320308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              398738                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           150334                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16423781514                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 49739.367339                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.599266                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           83280                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4142294512                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8481791                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 58602.732658                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 54866.052744                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7001991                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     86720323787                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.174468                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1479800                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             637587                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  46208848014                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997366                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.302578                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8481791                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 58602.732658                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 54866.052744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7001991                       # number of overall hits
system.cpu.dcache.overall_miss_latency    86720323787                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.174468                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1479800                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            637587                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  46208848014                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099296                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592796                       # number of replacements
system.cpu.dcache.sampled_refs                 593820                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.302578                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7481696                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501353198000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12982602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 65104.599407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 63406.200318                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12981928                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       43880500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  674                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                43                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39882500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 40666.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20573.578447                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       244000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12982602                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 65104.599407                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 63406.200318                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12981928                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        43880500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   674                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 43                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39882500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.714165                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            365.652276                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12982602                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 65104.599407                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 63406.200318                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12981928                       # number of overall hits
system.cpu.icache.overall_miss_latency       43880500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  674                       # number of overall misses
system.cpu.icache.overall_mshr_hits                43                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39882500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                365.652276                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12981928                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           550724115000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 49501.613858                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     12461734279                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                251744                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        54500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594440                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       74951.334688                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  59937.765189                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         237615                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            26744510000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.600271                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       356825                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      7307                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       20949148000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.587974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  349515                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    65081.101750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 49451.425632                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16165690107                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12283387967                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.808328                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594451                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        74951.177852                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   59937.594056                       # average overall mshr miss latency
system.l2.demand_hits                          237615                       # number of demand (read+write) hits
system.l2.demand_miss_latency             26745278500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.600278                       # miss rate for demand accesses
system.l2.demand_misses                        356836                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       7307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        20949747500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.587981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   349526                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.363839                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.313024                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5961.138930                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5128.591331                       # Average occupied blocks per context
system.l2.overall_accesses                     594451                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       74951.177852                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  55568.183643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         237615                       # number of overall hits
system.l2.overall_miss_latency            26745278500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.600278                       # miss rate for overall accesses
system.l2.overall_misses                       356836                       # number of overall misses
system.l2.overall_mshr_hits                      7307                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       33411481779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.011471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  601270                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.942954                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        237383                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         2421                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       264212                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           254135                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         7653                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         584877                       # number of replacements
system.l2.sampled_refs                         601261                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11089.730261                       # Cycle average of tags in use
system.l2.total_refs                           486016                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   551837832500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 83224203                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         111763                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       157927                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14116                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       200081                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         212948                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       737618                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17997106                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.557856                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.809849                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15981864     88.80%     88.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       255442      1.42%     90.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       242566      1.35%     91.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       263226      1.46%     93.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       210832      1.17%     94.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       130257      0.72%     94.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       113118      0.63%     95.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        62183      0.35%     95.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       737618      4.10%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17997106                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14113                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8022179                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.185926                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.185926                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      8093708                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12854                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29423073                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5861694                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3985516                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1343074                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56187                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6523409                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6491903                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31506                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        5882824                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            5851341                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31483                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        640585                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            640562                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            212948                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2962471                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7035820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       304392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29668692                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        784796                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009742                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2962471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       111767                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.357258                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19340180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.534044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.067186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       15266841     78.94%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          50595      0.26%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         130664      0.68%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         102978      0.53%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         134210      0.69%     81.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          81147      0.42%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         166535      0.86%     82.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         151630      0.78%     83.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3255580     16.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19340180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2519100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159840                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41807                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.622217                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6637723                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           640585                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6487171                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11311683                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.842639                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5466342                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.517477                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11346249                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        19426                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4943870                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7095453                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2709673                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       858929                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18129423                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5997138                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1716067                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13601206                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        43280                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3880                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1343074                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       112053                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2247053                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1975                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1762                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3497493                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       303926                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1762                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8415                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        11011                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.457472                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.457472                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       834885      5.45%      5.45% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8171      0.05%      5.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4380018     28.60%     34.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     34.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     34.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3125822     20.41%     54.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6299942     41.13%     95.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       668442      4.36%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15317280                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       111512                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.007280                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            9      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1584      1.42%      1.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        58646     52.59%     54.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     54.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        49551     44.44%     98.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1722      1.54%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19340180                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.791993                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.414885                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12731562     65.83%     65.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2495487     12.90%     78.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1853195      9.58%     88.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1114651      5.76%     94.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       557729      2.88%     96.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       239372      1.24%     98.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       171699      0.89%     99.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        98400      0.51%     99.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        78085      0.40%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19340180                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.700722                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18087616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15317280                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8087215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1297173                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7329568                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2962483                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2962471                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       331261                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        88562                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7095453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       858929                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21859280                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6931983                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193396                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       103367                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6401226                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1101755                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        23348                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     41249664                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26273232                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     24743041                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3489857                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1343074                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1174039                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     15549599                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3117028                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 49785                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
