ARM GAS  /tmp/ccE9Mg7X.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"timeouts.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.rodata.sys_timeout.str1.4,"aMS",%progbits,1
  16              		.align	2
  17              	.LC0:
  18 0000 4D696464 		.ascii	"Middlewares/Third_Party/LwIP/src/core/timeouts.c\000"
  18      6C657761 
  18      7265732F 
  18      54686972 
  18      645F5061 
  19 0031 000000   		.align	2
  20              	.LC1:
  21 0034 7379735F 		.ascii	"sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT"
  21      74696D65 
  21      6F75743A 
  21      2074696D 
  21      656F7574 
  22 0067 20697320 		.ascii	" is empty\000"
  22      656D7074 
  22      7900
  23 0071 000000   		.align	2
  24              	.LC2:
  25 0074 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
  25      7274696F 
  25      6E202225 
  25      73222066 
  25      61696C65 
  26              		.section	.text.sys_timeout,"ax",%progbits
  27              		.align	1
  28              		.global	sys_timeout
  29              		.arch armv7-m
  30              		.syntax unified
  31              		.thumb
  32              		.thumb_func
  33              		.fpu softvfp
  35              	sys_timeout:
  36              	.LVL0:
  37              	.LFB94:
  38              		.file 1 "Middlewares/Third_Party/LwIP/src/core/timeouts.c"
   1:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * Stack-internal timers implementation.
   4:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * This file includes timer callbacks for stack-internal timers as well as
   5:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * functions to set up or stop timers and check for expired timers.
   6:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
ARM GAS  /tmp/ccE9Mg7X.s 			page 2


   7:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  */
   8:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
   9:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /*
  10:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  11:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * All rights reserved.
  12:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
  13:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * Redistribution and use in source and binary forms, with or without modification,
  14:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * are permitted provided that the following conditions are met:
  15:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
  16:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  17:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *    this list of conditions and the following disclaimer.
  18:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *    this list of conditions and the following disclaimer in the documentation
  20:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *    and/or other materials provided with the distribution.
  21:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * 3. The name of the author may not be used to endorse or promote products
  22:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *    derived from this software without specific prior written permission.
  23:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
  24:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  25:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  26:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  27:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  28:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  29:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  30:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  31:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  32:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  33:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * OF SUCH DAMAGE.
  34:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
  35:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * This file is part of the lwIP TCP/IP stack.
  36:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
  37:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * Author: Adam Dunkels <adam@sics.se>
  38:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *         Simon Goldschmidt
  39:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
  40:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  */
  41:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
  42:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/opt.h"
  43:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
  44:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/timeouts.h"
  45:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/priv/tcp_priv.h"
  46:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
  47:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/def.h"
  48:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/memp.h"
  49:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/priv/tcpip_priv.h"
  50:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
  51:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/ip4_frag.h"
  52:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/etharp.h"
  53:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/dhcp.h"
  54:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/autoip.h"
  55:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/igmp.h"
  56:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/dns.h"
  57:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/nd6.h"
  58:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/ip6_frag.h"
  59:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/mld6.h"
  60:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/sys.h"
  61:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #include "lwip/pbuf.h"
  62:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
  63:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_DEBUG_TIMERNAMES
ARM GAS  /tmp/ccE9Mg7X.s 			page 3


  64:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #define HANDLER(x) x, #x
  65:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #else /* LWIP_DEBUG_TIMERNAMES */
  66:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #define HANDLER(x) x
  67:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_DEBUG_TIMERNAMES */
  68:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
  69:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /** This array contains all stack-internal cyclic timers. To get the number of
  70:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * timers, use LWIP_ARRAYSIZE() */
  71:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** const struct lwip_cyclic_timer lwip_cyclic_timers[] = {
  72:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_TCP
  73:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   /* The TCP timer is a special case: it does not have to run always and
  74:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****      is triggered to start from TCP using tcp_timer_needed() */
  75:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   {TCP_TMR_INTERVAL, HANDLER(tcp_tmr)},
  76:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_TCP */
  77:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_IPV4
  78:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if IP_REASSEMBLY
  79:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   {IP_TMR_INTERVAL, HANDLER(ip_reass_tmr)},
  80:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* IP_REASSEMBLY */
  81:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_ARP
  82:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   {ARP_TMR_INTERVAL, HANDLER(etharp_tmr)},
  83:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_ARP */
  84:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_DHCP
  85:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   {DHCP_COARSE_TIMER_MSECS, HANDLER(dhcp_coarse_tmr)},
  86:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   {DHCP_FINE_TIMER_MSECS, HANDLER(dhcp_fine_tmr)},
  87:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_DHCP */
  88:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_AUTOIP
  89:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   {AUTOIP_TMR_INTERVAL, HANDLER(autoip_tmr)},
  90:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_AUTOIP */
  91:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_IGMP
  92:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   {IGMP_TMR_INTERVAL, HANDLER(igmp_tmr)},
  93:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_IGMP */
  94:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_IPV4 */
  95:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_DNS
  96:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   {DNS_TMR_INTERVAL, HANDLER(dns_tmr)},
  97:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_DNS */
  98:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_IPV6
  99:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   {ND6_TMR_INTERVAL, HANDLER(nd6_tmr)},
 100:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_IPV6_REASS
 101:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   {IP6_REASS_TMR_INTERVAL, HANDLER(ip6_reass_tmr)},
 102:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_IPV6_REASS */
 103:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_IPV6_MLD
 104:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   {MLD6_TMR_INTERVAL, HANDLER(mld6_tmr)},
 105:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_IPV6_MLD */
 106:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_IPV6 */
 107:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** };
 108:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 109:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_TIMERS && !LWIP_TIMERS_CUSTOM
 110:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 111:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /** The one and only timeout list */
 112:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** static struct sys_timeo *next_timeout;
 113:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** static u32_t timeouts_last_time;
 114:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 115:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_TCP
 116:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /** global variable that shows if the tcp timer is currently scheduled or not */
 117:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** static int tcpip_tcp_timer_active;
 118:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 119:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /**
 120:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * Timer callback function that calls tcp_tmr() and reschedules itself.
ARM GAS  /tmp/ccE9Mg7X.s 			page 4


 121:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
 122:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * @param arg unused argument
 123:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  */
 124:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** static void
 125:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** tcpip_tcp_timer(void *arg)
 126:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** {
 127:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   LWIP_UNUSED_ARG(arg);
 128:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 129:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   /* call TCP timer handler */
 130:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   tcp_tmr();
 131:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   /* timer still needed? */
 132:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   if (tcp_active_pcbs || tcp_tw_pcbs) {
 133:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* restart timer */
 134:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 135:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   } else {
 136:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* disable timer */
 137:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     tcpip_tcp_timer_active = 0;
 138:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 139:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 140:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 141:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /**
 142:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * Called from TCP_REG when registering a new PCB:
 143:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * the reason is to have the TCP timer only running when
 144:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * there are active (or time-wait) PCBs.
 145:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  */
 146:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** void
 147:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** tcp_timer_needed(void)
 148:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** {
 149:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   /* timer is off but needed again? */
 150:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 151:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* enable and start timer */
 152:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     tcpip_tcp_timer_active = 1;
 153:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 154:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 155:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 156:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_TCP */
 157:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 158:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /**
 159:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * Timer callback function that calls mld6_tmr() and reschedules itself.
 160:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
 161:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * @param arg unused argument
 162:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  */
 163:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** static void
 164:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** cyclic_timer(void *arg)
 165:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** {
 166:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 167:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_DEBUG_TIMERNAMES
 168:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
 169:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif
 170:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   cyclic->handler();
 171:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 172:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 173:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 174:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /** Initialize this module */
 175:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** void sys_timeouts_init(void)
 176:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** {
 177:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   size_t i;
ARM GAS  /tmp/ccE9Mg7X.s 			page 5


 178:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   /* tcp_tmr() at index 0 is started on demand */
 179:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 180:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* we have to cast via size_t to get rid of const warning
 181:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       (this is OK as cyclic_timer() casts back to const* */
 182:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cycli
 183:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 184:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 185:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   /* Initialise timestamp for sys_check_timeouts */
 186:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   timeouts_last_time = sys_now();
 187:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 188:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 189:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /**
 190:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * Create a one-shot timer (aka timeout). Timeouts are processed in the
 191:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * following cases:
 192:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * - while waiting for a message using sys_timeouts_mbox_fetch()
 193:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * - by calling sys_check_timeouts() (NO_SYS==1 only)
 194:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
 195:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * @param msecs time in milliseconds after that the timer should expire
 196:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * @param handler callback function to call when msecs have elapsed
 197:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * @param arg argument to pass to the callback function
 198:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  */
 199:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_DEBUG_TIMERNAMES
 200:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** void
 201:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
 202:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #else /* LWIP_DEBUG_TIMERNAMES */
 203:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** void
 204:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
 205:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_DEBUG_TIMERNAMES */
 206:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** {
  39              		.loc 1 206 1 view -0
  40              		.cfi_startproc
  41              		@ args = 0, pretend = 0, frame = 0
  42              		@ frame_needed = 0, uses_anonymous_args = 0
  43              		.loc 1 206 1 is_stmt 0 view .LVU1
  44 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  45              	.LCFI0:
  46              		.cfi_def_cfa_offset 24
  47              		.cfi_offset 4, -24
  48              		.cfi_offset 5, -20
  49              		.cfi_offset 6, -16
  50              		.cfi_offset 7, -12
  51              		.cfi_offset 8, -8
  52              		.cfi_offset 14, -4
  53 0004 0546     		mov	r5, r0
  54 0006 8846     		mov	r8, r1
  55 0008 1746     		mov	r7, r2
 207:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   struct sys_timeo *timeout, *t;
  56              		.loc 1 207 3 is_stmt 1 view .LVU2
 208:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   u32_t now, diff;
  57              		.loc 1 208 3 view .LVU3
 209:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 210:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
  58              		.loc 1 210 3 view .LVU4
  59              		.loc 1 210 33 is_stmt 0 view .LVU5
  60 000a 0620     		movs	r0, #6
  61              	.LVL1:
  62              		.loc 1 210 33 view .LVU6
ARM GAS  /tmp/ccE9Mg7X.s 			page 6


  63 000c FFF7FEFF 		bl	memp_malloc
  64              	.LVL2:
 211:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   if (timeout == NULL) {
  65              		.loc 1 211 3 is_stmt 1 view .LVU7
  66              		.loc 1 211 6 is_stmt 0 view .LVU8
  67 0010 D0B1     		cbz	r0, .L15
  68 0012 0446     		mov	r4, r0
 212:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 213:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 214:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 215:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 216:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   now = sys_now();
  69              		.loc 1 216 3 is_stmt 1 view .LVU9
  70              		.loc 1 216 9 is_stmt 0 view .LVU10
  71 0014 FFF7FEFF 		bl	sys_now
  72              	.LVL3:
 217:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   if (next_timeout == NULL) {
  73              		.loc 1 217 3 is_stmt 1 view .LVU11
  74              		.loc 1 217 20 is_stmt 0 view .LVU12
  75 0018 214B     		ldr	r3, .L18
  76 001a 1E68     		ldr	r6, [r3]
  77              		.loc 1 217 6 view .LVU13
  78 001c DEB1     		cbz	r6, .L16
 218:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     diff = 0;
 219:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     timeouts_last_time = now;
 220:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   } else {
 221:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     diff = now - timeouts_last_time;
  79              		.loc 1 221 5 is_stmt 1 view .LVU14
  80              		.loc 1 221 16 is_stmt 0 view .LVU15
  81 001e 214B     		ldr	r3, .L18+4
  82 0020 1B68     		ldr	r3, [r3]
  83              		.loc 1 221 10 view .LVU16
  84 0022 C31A     		subs	r3, r0, r3
  85              	.LVL4:
  86              	.L5:
 222:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 223:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 224:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   timeout->next = NULL;
  87              		.loc 1 224 3 is_stmt 1 view .LVU17
  88              		.loc 1 224 17 is_stmt 0 view .LVU18
  89 0024 0022     		movs	r2, #0
  90 0026 2260     		str	r2, [r4]
 225:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   timeout->h = handler;
  91              		.loc 1 225 3 is_stmt 1 view .LVU19
  92              		.loc 1 225 14 is_stmt 0 view .LVU20
  93 0028 C4F80880 		str	r8, [r4, #8]
 226:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   timeout->arg = arg;
  94              		.loc 1 226 3 is_stmt 1 view .LVU21
  95              		.loc 1 226 16 is_stmt 0 view .LVU22
  96 002c E760     		str	r7, [r4, #12]
 227:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   timeout->time = msecs + diff;
  97              		.loc 1 227 3 is_stmt 1 view .LVU23
  98              		.loc 1 227 25 is_stmt 0 view .LVU24
  99 002e 2B44     		add	r3, r3, r5
 100              	.LVL5:
 101              		.loc 1 227 17 view .LVU25
 102 0030 6360     		str	r3, [r4, #4]
ARM GAS  /tmp/ccE9Mg7X.s 			page 7


 228:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_DEBUG_TIMERNAMES
 229:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   timeout->handler_name = handler_name;
 230:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
 231:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     (void *)timeout, msecs, handler_name, (void *)arg));
 232:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_DEBUG_TIMERNAMES */
 233:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 234:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   if (next_timeout == NULL) {
 103              		.loc 1 234 3 is_stmt 1 view .LVU26
 104              		.loc 1 234 6 is_stmt 0 view .LVU27
 105 0032 A6B1     		cbz	r6, .L17
 235:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     next_timeout = timeout;
 236:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 237:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 238:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 239:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   if (next_timeout->time > msecs) {
 106              		.loc 1 239 3 is_stmt 1 view .LVU28
 107              		.loc 1 239 19 is_stmt 0 view .LVU29
 108 0034 7068     		ldr	r0, [r6, #4]
 109              	.LVL6:
 110              		.loc 1 239 6 view .LVU30
 111 0036 A842     		cmp	r0, r5
 112 0038 22D9     		bls	.L12
 240:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     next_timeout->time -= msecs;
 113              		.loc 1 240 5 is_stmt 1 view .LVU31
 114              		.loc 1 240 24 is_stmt 0 view .LVU32
 115 003a 401B     		subs	r0, r0, r5
 116 003c 7060     		str	r0, [r6, #4]
 241:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     timeout->next = next_timeout;
 117              		.loc 1 241 5 is_stmt 1 view .LVU33
 118              		.loc 1 241 19 is_stmt 0 view .LVU34
 119 003e 2660     		str	r6, [r4]
 242:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     next_timeout = timeout;
 120              		.loc 1 242 5 is_stmt 1 view .LVU35
 121              		.loc 1 242 18 is_stmt 0 view .LVU36
 122 0040 174B     		ldr	r3, .L18
 123 0042 1C60     		str	r4, [r3]
 124              	.LVL7:
 125              	.L1:
 243:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   } else {
 244:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     for (t = next_timeout; t != NULL; t = t->next) {
 245:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       timeout->time -= t->time;
 246:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       if (t->next == NULL || t->next->time > timeout->time) {
 247:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         if (t->next != NULL) {
 248:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           t->next->time -= timeout->time;
 249:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         } else if (timeout->time > msecs) {
 250:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
 251:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****              This can be due to sys_check_timeouts() not being called at the right
 252:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****              times, but also when stopping in a breakpoint. Anyway, let's assume
 253:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****              this is not wanted, so add the first timer's time instead of 'diff' */
 254:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           timeout->time = msecs + next_timeout->time;
 255:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         }
 256:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         timeout->next = t->next;
 257:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         t->next = timeout;
 258:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         break;
 259:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       }
 260:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     }
 261:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
ARM GAS  /tmp/ccE9Mg7X.s 			page 8


 262:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 126              		.loc 1 262 1 view .LVU37
 127 0044 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 128              	.LVL8:
 129              	.L15:
 212:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 130              		.loc 1 212 5 is_stmt 1 discriminator 1 view .LVU38
 212:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 131              		.loc 1 212 5 discriminator 1 view .LVU39
 212:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 132              		.loc 1 212 5 discriminator 1 view .LVU40
 212:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 133              		.loc 1 212 5 discriminator 1 view .LVU41
 134 0048 174B     		ldr	r3, .L18+8
 135 004a D422     		movs	r2, #212
 136 004c 1749     		ldr	r1, .L18+12
 137 004e 1848     		ldr	r0, .L18+16
 138              	.LVL9:
 212:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 139              		.loc 1 212 5 is_stmt 0 discriminator 1 view .LVU42
 140 0050 FFF7FEFF 		bl	printf
 141              	.LVL10:
 212:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 142              		.loc 1 212 5 is_stmt 1 discriminator 1 view .LVU43
 212:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 143              		.loc 1 212 5 discriminator 1 view .LVU44
 213:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 144              		.loc 1 213 5 discriminator 1 view .LVU45
 145 0054 F6E7     		b	.L1
 146              	.LVL11:
 147              	.L16:
 218:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     timeouts_last_time = now;
 148              		.loc 1 218 5 view .LVU46
 219:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   } else {
 149              		.loc 1 219 5 view .LVU47
 219:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   } else {
 150              		.loc 1 219 24 is_stmt 0 view .LVU48
 151 0056 134B     		ldr	r3, .L18+4
 152 0058 1860     		str	r0, [r3]
 218:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     timeouts_last_time = now;
 153              		.loc 1 218 10 view .LVU49
 154 005a 0023     		movs	r3, #0
 155 005c E2E7     		b	.L5
 156              	.LVL12:
 157              	.L17:
 235:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 158              		.loc 1 235 5 is_stmt 1 view .LVU50
 235:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 159              		.loc 1 235 18 is_stmt 0 view .LVU51
 160 005e 104B     		ldr	r3, .L18
 161 0060 1C60     		str	r4, [r3]
 236:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 162              		.loc 1 236 5 is_stmt 1 view .LVU52
 163 0062 EFE7     		b	.L1
 164              	.LVL13:
 165              	.L8:
 247:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           t->next->time -= timeout->time;
ARM GAS  /tmp/ccE9Mg7X.s 			page 9


 166              		.loc 1 247 9 view .LVU53
 247:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           t->next->time -= timeout->time;
 167              		.loc 1 247 12 is_stmt 0 view .LVU54
 168 0064 31B1     		cbz	r1, .L9
 248:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         } else if (timeout->time > msecs) {
 169              		.loc 1 248 11 is_stmt 1 view .LVU55
 248:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         } else if (timeout->time > msecs) {
 170              		.loc 1 248 25 is_stmt 0 view .LVU56
 171 0066 4868     		ldr	r0, [r1, #4]
 172 0068 C31A     		subs	r3, r0, r3
 173 006a 4B60     		str	r3, [r1, #4]
 174              	.LVL14:
 175              	.L10:
 256:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         t->next = timeout;
 176              		.loc 1 256 9 is_stmt 1 view .LVU57
 256:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         t->next = timeout;
 177              		.loc 1 256 26 is_stmt 0 view .LVU58
 178 006c 1368     		ldr	r3, [r2]
 256:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         t->next = timeout;
 179              		.loc 1 256 23 view .LVU59
 180 006e 2360     		str	r3, [r4]
 257:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         break;
 181              		.loc 1 257 9 is_stmt 1 view .LVU60
 257:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         break;
 182              		.loc 1 257 17 is_stmt 0 view .LVU61
 183 0070 1460     		str	r4, [r2]
 258:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       }
 184              		.loc 1 258 9 is_stmt 1 view .LVU62
 185 0072 E7E7     		b	.L1
 186              	.LVL15:
 187              	.L9:
 249:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
 188              		.loc 1 249 16 view .LVU63
 249:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
 189              		.loc 1 249 19 is_stmt 0 view .LVU64
 190 0074 AB42     		cmp	r3, r5
 191 0076 F9D9     		bls	.L10
 254:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         }
 192              		.loc 1 254 11 is_stmt 1 view .LVU65
 254:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         }
 193              		.loc 1 254 47 is_stmt 0 view .LVU66
 194 0078 7368     		ldr	r3, [r6, #4]
 254:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         }
 195              		.loc 1 254 33 view .LVU67
 196 007a 1D44     		add	r5, r5, r3
 197              	.LVL16:
 254:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         }
 198              		.loc 1 254 25 view .LVU68
 199 007c 6560     		str	r5, [r4, #4]
 200 007e F5E7     		b	.L10
 201              	.LVL17:
 202              	.L12:
 244:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       timeout->time -= t->time;
 203              		.loc 1 244 12 view .LVU69
 204 0080 3246     		mov	r2, r6
 205              	.L7:
 206              	.LVL18:
ARM GAS  /tmp/ccE9Mg7X.s 			page 10


 244:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       timeout->time -= t->time;
 207              		.loc 1 244 28 is_stmt 1 discriminator 1 view .LVU70
 244:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       timeout->time -= t->time;
 208              		.loc 1 244 5 is_stmt 0 discriminator 1 view .LVU71
 209 0082 002A     		cmp	r2, #0
 210 0084 DED0     		beq	.L1
 245:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       if (t->next == NULL || t->next->time > timeout->time) {
 211              		.loc 1 245 7 is_stmt 1 view .LVU72
 245:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       if (t->next == NULL || t->next->time > timeout->time) {
 212              		.loc 1 245 25 is_stmt 0 view .LVU73
 213 0086 5168     		ldr	r1, [r2, #4]
 245:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       if (t->next == NULL || t->next->time > timeout->time) {
 214              		.loc 1 245 21 view .LVU74
 215 0088 6368     		ldr	r3, [r4, #4]
 216 008a 5B1A     		subs	r3, r3, r1
 217 008c 6360     		str	r3, [r4, #4]
 246:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         if (t->next != NULL) {
 218              		.loc 1 246 7 is_stmt 1 view .LVU75
 246:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         if (t->next != NULL) {
 219              		.loc 1 246 12 is_stmt 0 view .LVU76
 220 008e 1168     		ldr	r1, [r2]
 246:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         if (t->next != NULL) {
 221              		.loc 1 246 10 view .LVU77
 222 0090 0029     		cmp	r1, #0
 223 0092 E7D0     		beq	.L8
 246:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         if (t->next != NULL) {
 224              		.loc 1 246 37 discriminator 1 view .LVU78
 225 0094 4868     		ldr	r0, [r1, #4]
 246:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         if (t->next != NULL) {
 226              		.loc 1 246 27 discriminator 1 view .LVU79
 227 0096 8342     		cmp	r3, r0
 228 0098 E4D3     		bcc	.L8
 244:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       timeout->time -= t->time;
 229              		.loc 1 244 41 view .LVU80
 230 009a 0A46     		mov	r2, r1
 231              	.LVL19:
 244:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       timeout->time -= t->time;
 232              		.loc 1 244 41 view .LVU81
 233 009c F1E7     		b	.L7
 234              	.L19:
 235 009e 00BF     		.align	2
 236              	.L18:
 237 00a0 00000000 		.word	.LANCHOR0
 238 00a4 00000000 		.word	.LANCHOR1
 239 00a8 00000000 		.word	.LC0
 240 00ac 34000000 		.word	.LC1
 241 00b0 74000000 		.word	.LC2
 242              		.cfi_endproc
 243              	.LFE94:
 245              		.section	.text.tcp_timer_needed,"ax",%progbits
 246              		.align	1
 247              		.global	tcp_timer_needed
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 251              		.fpu softvfp
 253              	tcp_timer_needed:
ARM GAS  /tmp/ccE9Mg7X.s 			page 11


 254              	.LFB91:
 148:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   /* timer is off but needed again? */
 255              		.loc 1 148 1 is_stmt 1 view -0
 256              		.cfi_startproc
 257              		@ args = 0, pretend = 0, frame = 0
 258              		@ frame_needed = 0, uses_anonymous_args = 0
 259 0000 08B5     		push	{r3, lr}
 260              	.LCFI1:
 261              		.cfi_def_cfa_offset 8
 262              		.cfi_offset 3, -8
 263              		.cfi_offset 14, -4
 150:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* enable and start timer */
 264              		.loc 1 150 3 view .LVU83
 150:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* enable and start timer */
 265              		.loc 1 150 7 is_stmt 0 view .LVU84
 266 0002 0A4B     		ldr	r3, .L25
 267 0004 1B68     		ldr	r3, [r3]
 150:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* enable and start timer */
 268              		.loc 1 150 6 view .LVU85
 269 0006 53B9     		cbnz	r3, .L20
 150:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* enable and start timer */
 270              		.loc 1 150 35 discriminator 1 view .LVU86
 271 0008 094B     		ldr	r3, .L25+4
 272 000a 1B68     		ldr	r3, [r3]
 150:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* enable and start timer */
 273              		.loc 1 150 31 discriminator 1 view .LVU87
 274 000c 43B1     		cbz	r3, .L24
 275              	.L22:
 152:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 276              		.loc 1 152 5 is_stmt 1 view .LVU88
 152:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 277              		.loc 1 152 28 is_stmt 0 view .LVU89
 278 000e 074B     		ldr	r3, .L25
 279 0010 0122     		movs	r2, #1
 280 0012 1A60     		str	r2, [r3]
 153:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 281              		.loc 1 153 5 is_stmt 1 view .LVU90
 282 0014 0022     		movs	r2, #0
 283 0016 0749     		ldr	r1, .L25+8
 284 0018 FA20     		movs	r0, #250
 285 001a FFF7FEFF 		bl	sys_timeout
 286              	.LVL20:
 287              	.L20:
 155:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_TCP */
 288              		.loc 1 155 1 is_stmt 0 view .LVU91
 289 001e 08BD     		pop	{r3, pc}
 290              	.L24:
 150:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* enable and start timer */
 291              		.loc 1 150 51 discriminator 2 view .LVU92
 292 0020 054B     		ldr	r3, .L25+12
 293 0022 1B68     		ldr	r3, [r3]
 294 0024 002B     		cmp	r3, #0
 295 0026 F2D1     		bne	.L22
 296 0028 F9E7     		b	.L20
 297              	.L26:
 298 002a 00BF     		.align	2
 299              	.L25:
ARM GAS  /tmp/ccE9Mg7X.s 			page 12


 300 002c 00000000 		.word	.LANCHOR2
 301 0030 00000000 		.word	tcp_active_pcbs
 302 0034 00000000 		.word	tcpip_tcp_timer
 303 0038 00000000 		.word	tcp_tw_pcbs
 304              		.cfi_endproc
 305              	.LFE91:
 307              		.section	.text.tcpip_tcp_timer,"ax",%progbits
 308              		.align	1
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 312              		.fpu softvfp
 314              	tcpip_tcp_timer:
 315              	.LVL21:
 316              	.LFB90:
 126:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   LWIP_UNUSED_ARG(arg);
 317              		.loc 1 126 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 126:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   LWIP_UNUSED_ARG(arg);
 321              		.loc 1 126 1 is_stmt 0 view .LVU94
 322 0000 08B5     		push	{r3, lr}
 323              	.LCFI2:
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 3, -8
 326              		.cfi_offset 14, -4
 127:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 327              		.loc 1 127 3 is_stmt 1 view .LVU95
 130:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   /* timer still needed? */
 328              		.loc 1 130 3 view .LVU96
 329 0002 FFF7FEFF 		bl	tcp_tmr
 330              	.LVL22:
 132:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* restart timer */
 331              		.loc 1 132 3 view .LVU97
 132:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* restart timer */
 332              		.loc 1 132 7 is_stmt 0 view .LVU98
 333 0006 084B     		ldr	r3, .L33
 334 0008 1B68     		ldr	r3, [r3]
 132:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* restart timer */
 335              		.loc 1 132 6 view .LVU99
 336 000a 2BB1     		cbz	r3, .L32
 337              	.L28:
 134:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   } else {
 338              		.loc 1 134 5 is_stmt 1 view .LVU100
 339 000c 0022     		movs	r2, #0
 340 000e 0749     		ldr	r1, .L33+4
 341 0010 FA20     		movs	r0, #250
 342 0012 FFF7FEFF 		bl	sys_timeout
 343              	.LVL23:
 344              	.L27:
 139:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 345              		.loc 1 139 1 is_stmt 0 view .LVU101
 346 0016 08BD     		pop	{r3, pc}
 347              	.L32:
 132:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* restart timer */
 348              		.loc 1 132 23 discriminator 1 view .LVU102
ARM GAS  /tmp/ccE9Mg7X.s 			page 13


 349 0018 054B     		ldr	r3, .L33+8
 350 001a 1B68     		ldr	r3, [r3]
 351 001c 002B     		cmp	r3, #0
 352 001e F5D1     		bne	.L28
 137:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 353              		.loc 1 137 5 is_stmt 1 view .LVU103
 137:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 354              		.loc 1 137 28 is_stmt 0 view .LVU104
 355 0020 044B     		ldr	r3, .L33+12
 356 0022 0022     		movs	r2, #0
 357 0024 1A60     		str	r2, [r3]
 139:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 358              		.loc 1 139 1 view .LVU105
 359 0026 F6E7     		b	.L27
 360              	.L34:
 361              		.align	2
 362              	.L33:
 363 0028 00000000 		.word	tcp_active_pcbs
 364 002c 00000000 		.word	tcpip_tcp_timer
 365 0030 00000000 		.word	tcp_tw_pcbs
 366 0034 00000000 		.word	.LANCHOR2
 367              		.cfi_endproc
 368              	.LFE90:
 370              		.section	.text.sys_timeouts_init,"ax",%progbits
 371              		.align	1
 372              		.global	sys_timeouts_init
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 376              		.fpu softvfp
 378              	sys_timeouts_init:
 379              	.LFB93:
 176:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   size_t i;
 380              		.loc 1 176 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384 0000 10B5     		push	{r4, lr}
 385              	.LCFI3:
 386              		.cfi_def_cfa_offset 8
 387              		.cfi_offset 4, -8
 388              		.cfi_offset 14, -4
 177:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   /* tcp_tmr() at index 0 is started on demand */
 389              		.loc 1 177 3 view .LVU107
 179:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* we have to cast via size_t to get rid of const warning
 390              		.loc 1 179 3 view .LVU108
 391              	.LVL24:
 179:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* we have to cast via size_t to get rid of const warning
 392              		.loc 1 179 10 is_stmt 0 view .LVU109
 393 0002 0124     		movs	r4, #1
 179:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* we have to cast via size_t to get rid of const warning
 394              		.loc 1 179 3 view .LVU110
 395 0004 08E0     		b	.L36
 396              	.LVL25:
 397              	.L37:
 182:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 398              		.loc 1 182 5 is_stmt 1 discriminator 3 view .LVU111
ARM GAS  /tmp/ccE9Mg7X.s 			page 14


 182:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 399              		.loc 1 182 66 is_stmt 0 discriminator 3 view .LVU112
 400 0006 084B     		ldr	r3, .L39
 182:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 401              		.loc 1 182 5 discriminator 3 view .LVU113
 402 0008 03EBC402 		add	r2, r3, r4, lsl #3
 403 000c 0749     		ldr	r1, .L39+4
 404 000e 53F83400 		ldr	r0, [r3, r4, lsl #3]
 405 0012 FFF7FEFF 		bl	sys_timeout
 406              	.LVL26:
 179:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* we have to cast via size_t to get rid of const warning
 407              		.loc 1 179 72 is_stmt 1 discriminator 3 view .LVU114
 179:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* we have to cast via size_t to get rid of const warning
 408              		.loc 1 179 73 is_stmt 0 discriminator 3 view .LVU115
 409 0016 0134     		adds	r4, r4, #1
 410              	.LVL27:
 411              	.L36:
 179:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* we have to cast via size_t to get rid of const warning
 412              		.loc 1 179 32 is_stmt 1 discriminator 1 view .LVU116
 179:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* we have to cast via size_t to get rid of const warning
 413              		.loc 1 179 3 is_stmt 0 discriminator 1 view .LVU117
 414 0018 022C     		cmp	r4, #2
 415 001a F4D9     		bls	.L37
 186:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 416              		.loc 1 186 3 is_stmt 1 view .LVU118
 186:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 417              		.loc 1 186 24 is_stmt 0 view .LVU119
 418 001c FFF7FEFF 		bl	sys_now
 419              	.LVL28:
 186:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 420              		.loc 1 186 22 view .LVU120
 421 0020 034B     		ldr	r3, .L39+8
 422 0022 1860     		str	r0, [r3]
 187:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 423              		.loc 1 187 1 view .LVU121
 424 0024 10BD     		pop	{r4, pc}
 425              	.LVL29:
 426              	.L40:
 187:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 427              		.loc 1 187 1 view .LVU122
 428 0026 00BF     		.align	2
 429              	.L39:
 430 0028 00000000 		.word	.LANCHOR3
 431 002c 00000000 		.word	cyclic_timer
 432 0030 00000000 		.word	.LANCHOR1
 433              		.cfi_endproc
 434              	.LFE93:
 436              		.section	.text.cyclic_timer,"ax",%progbits
 437              		.align	1
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 441              		.fpu softvfp
 443              	cyclic_timer:
 444              	.LVL30:
 445              	.LFB92:
 165:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
ARM GAS  /tmp/ccE9Mg7X.s 			page 15


 446              		.loc 1 165 1 is_stmt 1 view -0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 0
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 165:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 450              		.loc 1 165 1 is_stmt 0 view .LVU124
 451 0000 10B5     		push	{r4, lr}
 452              	.LCFI4:
 453              		.cfi_def_cfa_offset 8
 454              		.cfi_offset 4, -8
 455              		.cfi_offset 14, -4
 456 0002 0446     		mov	r4, r0
 166:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_DEBUG_TIMERNAMES
 457              		.loc 1 166 3 is_stmt 1 view .LVU125
 458              	.LVL31:
 170:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 459              		.loc 1 170 3 view .LVU126
 170:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 460              		.loc 1 170 9 is_stmt 0 view .LVU127
 461 0004 4368     		ldr	r3, [r0, #4]
 170:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 462              		.loc 1 170 3 view .LVU128
 463 0006 9847     		blx	r3
 464              	.LVL32:
 171:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 465              		.loc 1 171 3 is_stmt 1 view .LVU129
 466 0008 2246     		mov	r2, r4
 467 000a 0249     		ldr	r1, .L43
 468 000c 2068     		ldr	r0, [r4]
 469 000e FFF7FEFF 		bl	sys_timeout
 470              	.LVL33:
 172:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 471              		.loc 1 172 1 is_stmt 0 view .LVU130
 472 0012 10BD     		pop	{r4, pc}
 473              	.LVL34:
 474              	.L44:
 172:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 475              		.loc 1 172 1 view .LVU131
 476              		.align	2
 477              	.L43:
 478 0014 00000000 		.word	cyclic_timer
 479              		.cfi_endproc
 480              	.LFE92:
 482              		.section	.text.sys_untimeout,"ax",%progbits
 483              		.align	1
 484              		.global	sys_untimeout
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 488              		.fpu softvfp
 490              	sys_untimeout:
 491              	.LVL35:
 492              	.LFB95:
 263:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 264:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /**
 265:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * Go through timeout list (for this task only) and remove the first matching
 266:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * entry (subsequent entries remain untouched), even though the timeout has not
ARM GAS  /tmp/ccE9Mg7X.s 			page 16


 267:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * triggered yet.
 268:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
 269:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * @param handler callback function that would be called by the timeout
 270:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * @param arg callback argument that would be passed to handler
 271:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** */
 272:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** void
 273:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** sys_untimeout(sys_timeout_handler handler, void *arg)
 274:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** {
 493              		.loc 1 274 1 is_stmt 1 view -0
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 497              		.loc 1 274 1 is_stmt 0 view .LVU133
 498 0000 10B5     		push	{r4, lr}
 499              	.LCFI5:
 500              		.cfi_def_cfa_offset 8
 501              		.cfi_offset 4, -8
 502              		.cfi_offset 14, -4
 503 0002 0C46     		mov	r4, r1
 275:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   struct sys_timeo *prev_t, *t;
 504              		.loc 1 275 3 is_stmt 1 view .LVU134
 276:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 277:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   if (next_timeout == NULL) {
 505              		.loc 1 277 3 view .LVU135
 506              		.loc 1 277 20 is_stmt 0 view .LVU136
 507 0004 0F4B     		ldr	r3, .L55
 508 0006 1968     		ldr	r1, [r3]
 509              	.LVL36:
 510              		.loc 1 277 6 view .LVU137
 511 0008 D9B1     		cbz	r1, .L45
 278:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return;
 279:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 280:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 281:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   for (t = next_timeout, prev_t = NULL; t != NULL; prev_t = t, t = t->next) {
 512              		.loc 1 281 33 view .LVU138
 513 000a 0022     		movs	r2, #0
 514 000c 05E0     		b	.L47
 515              	.LVL37:
 516              	.L54:
 282:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     if ((t->h == handler) && (t->arg == arg)) {
 283:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       /* We have a match */
 284:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       /* Unlink from previous in list */
 285:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       if (prev_t == NULL) {
 286:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         next_timeout = t->next;
 517              		.loc 1 286 9 is_stmt 1 view .LVU139
 518              		.loc 1 286 25 is_stmt 0 view .LVU140
 519 000e 0A68     		ldr	r2, [r1]
 520              	.LVL38:
 521              		.loc 1 286 22 view .LVU141
 522 0010 0C4B     		ldr	r3, .L55
 523 0012 1A60     		str	r2, [r3]
 524 0014 0CE0     		b	.L50
 525              	.LVL39:
 526              	.L48:
 281:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     if ((t->h == handler) && (t->arg == arg)) {
 527              		.loc 1 281 52 is_stmt 1 discriminator 2 view .LVU142
 281:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     if ((t->h == handler) && (t->arg == arg)) {
ARM GAS  /tmp/ccE9Mg7X.s 			page 17


 528              		.loc 1 281 59 is_stmt 0 discriminator 2 view .LVU143
 529 0016 0A46     		mov	r2, r1
 281:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     if ((t->h == handler) && (t->arg == arg)) {
 530              		.loc 1 281 66 discriminator 2 view .LVU144
 531 0018 0968     		ldr	r1, [r1]
 532              	.LVL40:
 533              	.L47:
 281:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     if ((t->h == handler) && (t->arg == arg)) {
 534              		.loc 1 281 41 is_stmt 1 discriminator 1 view .LVU145
 281:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     if ((t->h == handler) && (t->arg == arg)) {
 535              		.loc 1 281 3 is_stmt 0 discriminator 1 view .LVU146
 536 001a 91B1     		cbz	r1, .L45
 282:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     if ((t->h == handler) && (t->arg == arg)) {
 537              		.loc 1 282 5 is_stmt 1 view .LVU147
 282:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     if ((t->h == handler) && (t->arg == arg)) {
 538              		.loc 1 282 11 is_stmt 0 view .LVU148
 539 001c 8B68     		ldr	r3, [r1, #8]
 282:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     if ((t->h == handler) && (t->arg == arg)) {
 540              		.loc 1 282 8 view .LVU149
 541 001e 8342     		cmp	r3, r0
 542 0020 F9D1     		bne	.L48
 282:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     if ((t->h == handler) && (t->arg == arg)) {
 543              		.loc 1 282 32 discriminator 1 view .LVU150
 544 0022 CB68     		ldr	r3, [r1, #12]
 282:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     if ((t->h == handler) && (t->arg == arg)) {
 545              		.loc 1 282 27 discriminator 1 view .LVU151
 546 0024 A342     		cmp	r3, r4
 547 0026 F6D1     		bne	.L48
 285:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         next_timeout = t->next;
 548              		.loc 1 285 7 is_stmt 1 view .LVU152
 285:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         next_timeout = t->next;
 549              		.loc 1 285 10 is_stmt 0 view .LVU153
 550 0028 002A     		cmp	r2, #0
 551 002a F0D0     		beq	.L54
 287:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       } else {
 288:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         prev_t->next = t->next;
 552              		.loc 1 288 9 is_stmt 1 view .LVU154
 553              		.loc 1 288 25 is_stmt 0 view .LVU155
 554 002c 0B68     		ldr	r3, [r1]
 555              		.loc 1 288 22 view .LVU156
 556 002e 1360     		str	r3, [r2]
 557              	.LVL41:
 558              	.L50:
 289:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       }
 290:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       /* If not the last one, add time of this one back to next */
 291:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       if (t->next != NULL) {
 559              		.loc 1 291 7 is_stmt 1 view .LVU157
 560              		.loc 1 291 12 is_stmt 0 view .LVU158
 561 0030 0B68     		ldr	r3, [r1]
 562              		.loc 1 291 10 view .LVU159
 563 0032 1BB1     		cbz	r3, .L51
 292:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         t->next->time += t->time;
 564              		.loc 1 292 9 is_stmt 1 view .LVU160
 565              		.loc 1 292 27 is_stmt 0 view .LVU161
 566 0034 4868     		ldr	r0, [r1, #4]
 567              	.LVL42:
 568              		.loc 1 292 23 view .LVU162
ARM GAS  /tmp/ccE9Mg7X.s 			page 18


 569 0036 5A68     		ldr	r2, [r3, #4]
 570 0038 0244     		add	r2, r2, r0
 571 003a 5A60     		str	r2, [r3, #4]
 572              	.L51:
 293:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       }
 294:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       memp_free(MEMP_SYS_TIMEOUT, t);
 573              		.loc 1 294 7 is_stmt 1 view .LVU163
 574 003c 0620     		movs	r0, #6
 575 003e FFF7FEFF 		bl	memp_free
 576              	.LVL43:
 295:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       return;
 577              		.loc 1 295 7 view .LVU164
 578              	.L45:
 296:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     }
 297:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 298:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   return;
 299:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 579              		.loc 1 299 1 is_stmt 0 view .LVU165
 580 0042 10BD     		pop	{r4, pc}
 581              	.LVL44:
 582              	.L56:
 583              		.loc 1 299 1 view .LVU166
 584              		.align	2
 585              	.L55:
 586 0044 00000000 		.word	.LANCHOR0
 587              		.cfi_endproc
 588              	.LFE95:
 590              		.section	.text.sys_check_timeouts,"ax",%progbits
 591              		.align	1
 592              		.global	sys_check_timeouts
 593              		.syntax unified
 594              		.thumb
 595              		.thumb_func
 596              		.fpu softvfp
 598              	sys_check_timeouts:
 599              	.LFB96:
 300:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 301:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /**
 302:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * @ingroup lwip_nosys
 303:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * Handle timeouts for NO_SYS==1 (i.e. without using
 304:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * tcpip_thread/sys_timeouts_mbox_fetch(). Uses sys_now() to call timeout
 305:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * handler functions when timeouts expire.
 306:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  *
 307:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * Must be called periodically from your main loop.
 308:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  */
 309:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if !NO_SYS && !defined __DOXYGEN__
 310:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** static
 311:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* !NO_SYS */
 312:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** void
 313:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** sys_check_timeouts(void)
 314:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** {
 600              		.loc 1 314 1 is_stmt 1 view -0
 601              		.cfi_startproc
 602              		@ args = 0, pretend = 0, frame = 0
 603              		@ frame_needed = 0, uses_anonymous_args = 0
 315:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   if (next_timeout) {
 604              		.loc 1 315 3 view .LVU168
ARM GAS  /tmp/ccE9Mg7X.s 			page 19


 605              		.loc 1 315 7 is_stmt 0 view .LVU169
 606 0000 144B     		ldr	r3, .L67
 607 0002 1B68     		ldr	r3, [r3]
 608              		.loc 1 315 6 view .LVU170
 609 0004 23B3     		cbz	r3, .L63
 314:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   if (next_timeout) {
 610              		.loc 1 314 1 view .LVU171
 611 0006 70B5     		push	{r4, r5, r6, lr}
 612              	.LCFI6:
 613              		.cfi_def_cfa_offset 16
 614              		.cfi_offset 4, -16
 615              		.cfi_offset 5, -12
 616              		.cfi_offset 6, -8
 617              		.cfi_offset 14, -4
 618              	.LBB2:
 316:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     struct sys_timeo *tmptimeout;
 619              		.loc 1 316 5 is_stmt 1 view .LVU172
 317:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     u32_t diff;
 620              		.loc 1 317 5 view .LVU173
 318:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     sys_timeout_handler handler;
 621              		.loc 1 318 5 view .LVU174
 319:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     void *arg;
 622              		.loc 1 319 5 view .LVU175
 320:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     u8_t had_one;
 623              		.loc 1 320 5 view .LVU176
 321:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     u32_t now;
 624              		.loc 1 321 5 view .LVU177
 322:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 323:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     now = sys_now();
 625              		.loc 1 323 5 view .LVU178
 626              		.loc 1 323 11 is_stmt 0 view .LVU179
 627 0008 FFF7FEFF 		bl	sys_now
 628              	.LVL45:
 324:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* this cares for wraparounds */
 325:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     diff = now - timeouts_last_time;
 629              		.loc 1 325 5 is_stmt 1 view .LVU180
 630              		.loc 1 325 16 is_stmt 0 view .LVU181
 631 000c 124B     		ldr	r3, .L67+4
 632 000e 1C68     		ldr	r4, [r3]
 633              		.loc 1 325 10 view .LVU182
 634 0010 041B     		subs	r4, r0, r4
 635              	.LVL46:
 636              	.L59:
 326:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     do {
 637              		.loc 1 326 5 is_stmt 1 view .LVU183
 327:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       PBUF_CHECK_FREE_OOSEQ();
 638              		.loc 1 327 7 view .LVU184
 639              		.loc 1 327 7 view .LVU185
 640 0012 124B     		ldr	r3, .L67+8
 641 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 642 0016 BBB9     		cbnz	r3, .L66
 643              	.L60:
 644              		.loc 1 327 7 discriminator 3 view .LVU186
 328:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       had_one = 0;
 645              		.loc 1 328 7 discriminator 3 view .LVU187
 646              	.LVL47:
 329:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       tmptimeout = next_timeout;
ARM GAS  /tmp/ccE9Mg7X.s 			page 20


 647              		.loc 1 329 7 discriminator 3 view .LVU188
 648              		.loc 1 329 18 is_stmt 0 discriminator 3 view .LVU189
 649 0018 0E4B     		ldr	r3, .L67
 650 001a 1968     		ldr	r1, [r3]
 651              	.LVL48:
 330:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       if (tmptimeout && (tmptimeout->time <= diff)) {
 652              		.loc 1 330 7 is_stmt 1 discriminator 3 view .LVU190
 653              		.loc 1 330 10 is_stmt 0 discriminator 3 view .LVU191
 654 001c B9B1     		cbz	r1, .L57
 655              		.loc 1 330 36 discriminator 1 view .LVU192
 656 001e 4B68     		ldr	r3, [r1, #4]
 657              		.loc 1 330 22 discriminator 1 view .LVU193
 658 0020 A342     		cmp	r3, r4
 659 0022 14D8     		bhi	.L57
 331:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         /* timeout has expired */
 332:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         had_one = 1;
 660              		.loc 1 332 9 is_stmt 1 view .LVU194
 661              	.LVL49:
 333:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         timeouts_last_time += tmptimeout->time;
 662              		.loc 1 333 9 view .LVU195
 663              		.loc 1 333 28 is_stmt 0 view .LVU196
 664 0024 0C48     		ldr	r0, .L67+4
 665 0026 0268     		ldr	r2, [r0]
 666 0028 1A44     		add	r2, r2, r3
 667 002a 0260     		str	r2, [r0]
 334:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         diff -= tmptimeout->time;
 668              		.loc 1 334 9 is_stmt 1 view .LVU197
 669              		.loc 1 334 14 is_stmt 0 view .LVU198
 670 002c E41A     		subs	r4, r4, r3
 671              	.LVL50:
 335:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         next_timeout = tmptimeout->next;
 672              		.loc 1 335 9 is_stmt 1 view .LVU199
 673              		.loc 1 335 34 is_stmt 0 view .LVU200
 674 002e 0A68     		ldr	r2, [r1]
 675              		.loc 1 335 22 view .LVU201
 676 0030 084B     		ldr	r3, .L67
 677 0032 1A60     		str	r2, [r3]
 336:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         handler = tmptimeout->h;
 678              		.loc 1 336 9 is_stmt 1 view .LVU202
 679              		.loc 1 336 17 is_stmt 0 view .LVU203
 680 0034 8D68     		ldr	r5, [r1, #8]
 681              	.LVL51:
 337:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         arg = tmptimeout->arg;
 682              		.loc 1 337 9 is_stmt 1 view .LVU204
 683              		.loc 1 337 13 is_stmt 0 view .LVU205
 684 0036 CE68     		ldr	r6, [r1, #12]
 685              	.LVL52:
 338:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if LWIP_DEBUG_TIMERNAMES
 339:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         if (handler != NULL) {
 340:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
 341:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****             tmptimeout->handler_name, arg));
 342:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         }
 343:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* LWIP_DEBUG_TIMERNAMES */
 344:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 686              		.loc 1 344 9 is_stmt 1 view .LVU206
 687 0038 0620     		movs	r0, #6
 688 003a FFF7FEFF 		bl	memp_free
ARM GAS  /tmp/ccE9Mg7X.s 			page 21


 689              	.LVL53:
 345:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         if (handler != NULL) {
 690              		.loc 1 345 9 view .LVU207
 691              		.loc 1 345 12 is_stmt 0 view .LVU208
 692 003e 002D     		cmp	r5, #0
 693 0040 E7D0     		beq	.L59
 346:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if !NO_SYS
 347:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
 348:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****              timeout handler function. */
 349:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           LOCK_TCPIP_CORE();
 350:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* !NO_SYS */
 351:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           handler(arg);
 694              		.loc 1 351 11 is_stmt 1 view .LVU209
 695 0042 3046     		mov	r0, r6
 696 0044 A847     		blx	r5
 697              	.LVL54:
 352:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if !NO_SYS
 353:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****           UNLOCK_TCPIP_CORE();
 354:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* !NO_SYS */
 355:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         }
 356:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****         LWIP_TCPIP_THREAD_ALIVE();
 698              		.loc 1 356 34 view .LVU210
 357:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       }
 358:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     /* repeat until all expired timers have been called */
 359:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     } while (had_one);
 699              		.loc 1 359 13 view .LVU211
 700 0046 E4E7     		b	.L59
 701              	.LVL55:
 702              	.L66:
 327:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       had_one = 0;
 703              		.loc 1 327 7 discriminator 1 view .LVU212
 704 0048 FFF7FEFF 		bl	pbuf_free_ooseq
 705              	.LVL56:
 706 004c E4E7     		b	.L60
 707              	.LVL57:
 708              	.L57:
 327:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****       had_one = 0;
 709              		.loc 1 327 7 is_stmt 0 discriminator 1 view .LVU213
 710              	.LBE2:
 360:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 361:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 711              		.loc 1 361 1 view .LVU214
 712 004e 70BD     		pop	{r4, r5, r6, pc}
 713              	.LVL58:
 714              	.L63:
 715              	.LCFI7:
 716              		.cfi_def_cfa_offset 0
 717              		.cfi_restore 4
 718              		.cfi_restore 5
 719              		.cfi_restore 6
 720              		.cfi_restore 14
 721              		.loc 1 361 1 view .LVU215
 722 0050 7047     		bx	lr
 723              	.L68:
 724 0052 00BF     		.align	2
 725              	.L67:
 726 0054 00000000 		.word	.LANCHOR0
ARM GAS  /tmp/ccE9Mg7X.s 			page 22


 727 0058 00000000 		.word	.LANCHOR1
 728 005c 00000000 		.word	pbuf_free_ooseq_pending
 729              		.cfi_endproc
 730              	.LFE96:
 732              		.section	.text.sys_restart_timeouts,"ax",%progbits
 733              		.align	1
 734              		.global	sys_restart_timeouts
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 738              		.fpu softvfp
 740              	sys_restart_timeouts:
 741              	.LFB97:
 362:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 363:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /** Set back the timestamp of the last call to sys_check_timeouts()
 364:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * This is necessary if sys_check_timeouts() hasn't been called for a long
 365:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * time (e.g. while saving energy) to prevent all timer functions of that
 366:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * period being called.
 367:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  */
 368:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** void
 369:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** sys_restart_timeouts(void)
 370:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** {
 742              		.loc 1 370 1 is_stmt 1 view -0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746 0000 08B5     		push	{r3, lr}
 747              	.LCFI8:
 748              		.cfi_def_cfa_offset 8
 749              		.cfi_offset 3, -8
 750              		.cfi_offset 14, -4
 371:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   timeouts_last_time = sys_now();
 751              		.loc 1 371 3 view .LVU217
 752              		.loc 1 371 24 is_stmt 0 view .LVU218
 753 0002 FFF7FEFF 		bl	sys_now
 754              	.LVL59:
 755              		.loc 1 371 22 view .LVU219
 756 0006 014B     		ldr	r3, .L71
 757 0008 1860     		str	r0, [r3]
 372:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 758              		.loc 1 372 1 view .LVU220
 759 000a 08BD     		pop	{r3, pc}
 760              	.L72:
 761              		.align	2
 762              	.L71:
 763 000c 00000000 		.word	.LANCHOR1
 764              		.cfi_endproc
 765              	.LFE97:
 767              		.section	.text.sys_timeouts_sleeptime,"ax",%progbits
 768              		.align	1
 769              		.global	sys_timeouts_sleeptime
 770              		.syntax unified
 771              		.thumb
 772              		.thumb_func
 773              		.fpu softvfp
 775              	sys_timeouts_sleeptime:
 776              	.LFB98:
ARM GAS  /tmp/ccE9Mg7X.s 			page 23


 373:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** 
 374:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** /** Return the time left before the next timeout is due. If no timeouts are
 375:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  * enqueued, returns 0xffffffff
 376:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****  */
 377:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #if !NO_SYS
 378:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** static
 379:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** #endif /* !NO_SYS */
 380:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** u32_t
 381:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** sys_timeouts_sleeptime(void)
 382:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** {
 777              		.loc 1 382 1 is_stmt 1 view -0
 778              		.cfi_startproc
 779              		@ args = 0, pretend = 0, frame = 0
 780              		@ frame_needed = 0, uses_anonymous_args = 0
 781 0000 08B5     		push	{r3, lr}
 782              	.LCFI9:
 783              		.cfi_def_cfa_offset 8
 784              		.cfi_offset 3, -8
 785              		.cfi_offset 14, -4
 383:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   u32_t diff;
 786              		.loc 1 383 3 view .LVU222
 384:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   if (next_timeout == NULL) {
 787              		.loc 1 384 3 view .LVU223
 788              		.loc 1 384 20 is_stmt 0 view .LVU224
 789 0002 0A4B     		ldr	r3, .L78
 790 0004 1B68     		ldr	r3, [r3]
 791              		.loc 1 384 6 view .LVU225
 792 0006 63B1     		cbz	r3, .L75
 385:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return 0xffffffff;
 386:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 387:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   diff = sys_now() - timeouts_last_time;
 793              		.loc 1 387 3 is_stmt 1 view .LVU226
 794              		.loc 1 387 10 is_stmt 0 view .LVU227
 795 0008 FFF7FEFF 		bl	sys_now
 796              	.LVL60:
 797              		.loc 1 387 20 view .LVU228
 798 000c 084B     		ldr	r3, .L78+4
 799 000e 1B68     		ldr	r3, [r3]
 800              		.loc 1 387 8 view .LVU229
 801 0010 C11A     		subs	r1, r0, r3
 802              	.LVL61:
 388:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   if (diff > next_timeout->time) {
 803              		.loc 1 388 3 is_stmt 1 view .LVU230
 804              		.loc 1 388 26 is_stmt 0 view .LVU231
 805 0012 064A     		ldr	r2, .L78
 806 0014 1268     		ldr	r2, [r2]
 807 0016 5268     		ldr	r2, [r2, #4]
 808              		.loc 1 388 6 view .LVU232
 809 0018 8A42     		cmp	r2, r1
 810 001a 05D3     		bcc	.L76
 389:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return 0;
 390:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   } else {
 391:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return next_timeout->time - diff;
 811              		.loc 1 391 5 is_stmt 1 view .LVU233
 812              		.loc 1 391 31 is_stmt 0 view .LVU234
 813 001c 1B1A     		subs	r3, r3, r0
 814 001e 9818     		adds	r0, r3, r2
ARM GAS  /tmp/ccE9Mg7X.s 			page 24


 815 0020 03E0     		b	.L73
 816              	.LVL62:
 817              	.L75:
 385:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 818              		.loc 1 385 12 view .LVU235
 819 0022 4FF0FF30 		mov	r0, #-1
 820 0026 00E0     		b	.L73
 821              	.LVL63:
 822              	.L76:
 389:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****     return 0;
 823              		.loc 1 389 12 view .LVU236
 824 0028 0020     		movs	r0, #0
 825              	.LVL64:
 826              	.L73:
 392:Middlewares/Third_Party/LwIP/src/core/timeouts.c ****   }
 393:Middlewares/Third_Party/LwIP/src/core/timeouts.c **** }
 827              		.loc 1 393 1 view .LVU237
 828 002a 08BD     		pop	{r3, pc}
 829              	.L79:
 830              		.align	2
 831              	.L78:
 832 002c 00000000 		.word	.LANCHOR0
 833 0030 00000000 		.word	.LANCHOR1
 834              		.cfi_endproc
 835              	.LFE98:
 837              		.global	lwip_cyclic_timers
 838              		.section	.bss.next_timeout,"aw",%nobits
 839              		.align	2
 840              		.set	.LANCHOR0,. + 0
 843              	next_timeout:
 844 0000 00000000 		.space	4
 845              		.section	.bss.tcpip_tcp_timer_active,"aw",%nobits
 846              		.align	2
 847              		.set	.LANCHOR2,. + 0
 850              	tcpip_tcp_timer_active:
 851 0000 00000000 		.space	4
 852              		.section	.bss.timeouts_last_time,"aw",%nobits
 853              		.align	2
 854              		.set	.LANCHOR1,. + 0
 857              	timeouts_last_time:
 858 0000 00000000 		.space	4
 859              		.section	.rodata.lwip_cyclic_timers,"a"
 860              		.align	2
 861              		.set	.LANCHOR3,. + 0
 864              	lwip_cyclic_timers:
 865 0000 FA000000 		.word	250
 866 0004 00000000 		.word	tcp_tmr
 867 0008 E8030000 		.word	1000
 868 000c 00000000 		.word	ip_reass_tmr
 869 0010 E8030000 		.word	1000
 870 0014 00000000 		.word	etharp_tmr
 871              		.text
 872              	.Letext0:
 873              		.file 2 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default_types.h"
 874              		.file 3 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 875              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 876              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
ARM GAS  /tmp/ccE9Mg7X.s 			page 25


 877              		.file 6 "/opt/gcc-arm-none-eabi-9-2020-q2-update/lib/gcc/arm-none-eabi/9.3.1/include/stddef.h"
 878              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 879              		.file 8 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_types.h"
 880              		.file 9 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/reent.h"
 881              		.file 10 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/lock.h"
 882              		.file 11 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/stdlib.h"
 883              		.file 12 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/time.h"
 884              		.file 13 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
 885              		.file 14 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 886              		.file 15 "Middlewares/Third_Party/LwIP/src/include/lwip/timeouts.h"
 887              		.file 16 "Middlewares/Third_Party/LwIP/src/include/lwip/pbuf.h"
 888              		.file 17 "Middlewares/Third_Party/LwIP/src/include/lwip/ip4_addr.h"
 889              		.file 18 "Middlewares/Third_Party/LwIP/src/include/lwip/ip_addr.h"
 890              		.file 19 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 891              		.file 20 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 892              		.file 21 "Middlewares/Third_Party/LwIP/src/include/lwip/netif.h"
 893              		.file 22 "Middlewares/Third_Party/LwIP/src/include/lwip/prot/ip4.h"
 894              		.file 23 "Middlewares/Third_Party/LwIP/src/include/lwip/ip.h"
 895              		.file 24 "Middlewares/Third_Party/LwIP/src/include/lwip/tcp.h"
 896              		.file 25 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/tcp_priv.h"
 897              		.file 26 "Middlewares/Third_Party/LwIP/src/include/lwip/prot/tcp.h"
 898              		.file 27 "Middlewares/Third_Party/LwIP/src/include/lwip/sys.h"
 899              		.file 28 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/stdio.h"
ARM GAS  /tmp/ccE9Mg7X.s 			page 26


DEFINED SYMBOLS
                            *ABS*:0000000000000000 timeouts.c
     /tmp/ccE9Mg7X.s:16     .rodata.sys_timeout.str1.4:0000000000000000 $d
     /tmp/ccE9Mg7X.s:27     .text.sys_timeout:0000000000000000 $t
     /tmp/ccE9Mg7X.s:35     .text.sys_timeout:0000000000000000 sys_timeout
     /tmp/ccE9Mg7X.s:237    .text.sys_timeout:00000000000000a0 $d
     /tmp/ccE9Mg7X.s:246    .text.tcp_timer_needed:0000000000000000 $t
     /tmp/ccE9Mg7X.s:253    .text.tcp_timer_needed:0000000000000000 tcp_timer_needed
     /tmp/ccE9Mg7X.s:300    .text.tcp_timer_needed:000000000000002c $d
     /tmp/ccE9Mg7X.s:314    .text.tcpip_tcp_timer:0000000000000000 tcpip_tcp_timer
     /tmp/ccE9Mg7X.s:308    .text.tcpip_tcp_timer:0000000000000000 $t
     /tmp/ccE9Mg7X.s:363    .text.tcpip_tcp_timer:0000000000000028 $d
     /tmp/ccE9Mg7X.s:371    .text.sys_timeouts_init:0000000000000000 $t
     /tmp/ccE9Mg7X.s:378    .text.sys_timeouts_init:0000000000000000 sys_timeouts_init
     /tmp/ccE9Mg7X.s:430    .text.sys_timeouts_init:0000000000000028 $d
     /tmp/ccE9Mg7X.s:443    .text.cyclic_timer:0000000000000000 cyclic_timer
     /tmp/ccE9Mg7X.s:437    .text.cyclic_timer:0000000000000000 $t
     /tmp/ccE9Mg7X.s:478    .text.cyclic_timer:0000000000000014 $d
     /tmp/ccE9Mg7X.s:483    .text.sys_untimeout:0000000000000000 $t
     /tmp/ccE9Mg7X.s:490    .text.sys_untimeout:0000000000000000 sys_untimeout
     /tmp/ccE9Mg7X.s:586    .text.sys_untimeout:0000000000000044 $d
     /tmp/ccE9Mg7X.s:591    .text.sys_check_timeouts:0000000000000000 $t
     /tmp/ccE9Mg7X.s:598    .text.sys_check_timeouts:0000000000000000 sys_check_timeouts
     /tmp/ccE9Mg7X.s:726    .text.sys_check_timeouts:0000000000000054 $d
     /tmp/ccE9Mg7X.s:733    .text.sys_restart_timeouts:0000000000000000 $t
     /tmp/ccE9Mg7X.s:740    .text.sys_restart_timeouts:0000000000000000 sys_restart_timeouts
     /tmp/ccE9Mg7X.s:763    .text.sys_restart_timeouts:000000000000000c $d
     /tmp/ccE9Mg7X.s:768    .text.sys_timeouts_sleeptime:0000000000000000 $t
     /tmp/ccE9Mg7X.s:775    .text.sys_timeouts_sleeptime:0000000000000000 sys_timeouts_sleeptime
     /tmp/ccE9Mg7X.s:832    .text.sys_timeouts_sleeptime:000000000000002c $d
     /tmp/ccE9Mg7X.s:864    .rodata.lwip_cyclic_timers:0000000000000000 lwip_cyclic_timers
     /tmp/ccE9Mg7X.s:839    .bss.next_timeout:0000000000000000 $d
     /tmp/ccE9Mg7X.s:843    .bss.next_timeout:0000000000000000 next_timeout
     /tmp/ccE9Mg7X.s:846    .bss.tcpip_tcp_timer_active:0000000000000000 $d
     /tmp/ccE9Mg7X.s:850    .bss.tcpip_tcp_timer_active:0000000000000000 tcpip_tcp_timer_active
     /tmp/ccE9Mg7X.s:853    .bss.timeouts_last_time:0000000000000000 $d
     /tmp/ccE9Mg7X.s:857    .bss.timeouts_last_time:0000000000000000 timeouts_last_time
     /tmp/ccE9Mg7X.s:860    .rodata.lwip_cyclic_timers:0000000000000000 $d

UNDEFINED SYMBOLS
memp_malloc
sys_now
printf
tcp_active_pcbs
tcp_tw_pcbs
tcp_tmr
memp_free
pbuf_free_ooseq
pbuf_free_ooseq_pending
ip_reass_tmr
etharp_tmr
