Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 21:38:56 2023
| Host         : Hungmaosong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file led_timing_summary_routed.rpt -rpx led_timing_summary_routed.rpx
| Design       : led
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.547       -9.360                     12                   92        0.204        0.000                      0                   92        4.500        0.000                       0                    89  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk        {0.000 5.000}      10.000          100.000         
reset      {0.000 5.000}      10.000          100.000         
switch[0]  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.898        0.000                      0                   48        0.204        0.000                      0                   48        4.500        0.000                       0                    44  
reset                                                                                                                                                           4.500        0.000                       0                    45  
switch[0]                                                                                                                                                       4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
reset         clk                 3.839        0.000                      0                   12        0.404        0.000                      0                   12  
switch[0]     clk                -1.547       -9.360                     12                   12        0.706        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  reset              clk                      4.626        0.000                      0                   43        1.796        0.000                      0                   43  
**async_default**  switch[0]          clk                      4.559        0.000                      0                    2        0.775        0.000                      0                    2  
**async_default**  reset              reset                    6.962        0.000                      0                    1        0.691        0.000                      0                    1  
**async_default**  switch[0]          reset                    5.859        0.000                      0                    1        1.123        0.000                      0                    1  
**async_default**  reset              switch[0]                4.522        0.000                      0                    1        3.753        0.000                      0                    1  
**async_default**  switch[0]          switch[0]                3.419        0.000                      0                    1        4.559        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.898ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.997ns  (logic 1.078ns (21.572%)  route 3.919ns (78.428%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.456     6.086 r  timer_reg[1]/Q
                         net (fo=5, routed)           0.822     6.908    timer_reg_n_0_[1]
    SLICE_X111Y53        LUT3 (Prop_lut3_I0_O)        0.124     7.032 r  timer[4]_i_3/O
                         net (fo=3, routed)           0.806     7.838    timer[4]_i_3_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I4_O)        0.150     7.988 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.440     9.428    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.348     9.776 r  led[5]_i_1/O
                         net (fo=1, routed)           0.852    10.628    led[5]_i_1_n_0
    SLICE_X112Y51        FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X112Y51        FDCE                                         r  led_reg[5]/C
                         clock pessimism              0.434    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X112Y51        FDCE (Setup_fdce_C_D)       -0.045    15.526    led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             5.092ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.078ns (22.433%)  route 3.727ns (77.567%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.456     6.086 r  timer_reg[1]/Q
                         net (fo=5, routed)           0.822     6.908    timer_reg_n_0_[1]
    SLICE_X111Y53        LUT3 (Prop_lut3_I0_O)        0.124     7.032 r  timer[4]_i_3/O
                         net (fo=3, routed)           0.806     7.838    timer[4]_i_3_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I4_O)        0.150     7.988 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.061     9.049    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.348     9.397 r  current_state[1]_i_1/O
                         net (fo=2, routed)           1.039    10.436    current_state[1]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[1]/C
                         clock pessimism              0.437    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)       -0.045    15.528    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  5.092    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 1.078ns (22.469%)  route 3.720ns (77.532%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.456     6.086 r  timer_reg[1]/Q
                         net (fo=5, routed)           0.822     6.908    timer_reg_n_0_[1]
    SLICE_X111Y53        LUT3 (Prop_lut3_I0_O)        0.124     7.032 r  timer[4]_i_3/O
                         net (fo=3, routed)           0.806     7.838    timer[4]_i_3_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I4_O)        0.150     7.988 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.061     9.049    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.348     9.397 r  current_state[1]_i_1/O
                         net (fo=2, routed)           1.031    10.428    current_state[1]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  led_reg[7]/C
                         clock pessimism              0.437    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)       -0.028    15.545    led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.545    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.104ns (24.244%)  route 3.450ns (75.756%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.456     6.086 r  timer_reg[1]/Q
                         net (fo=5, routed)           0.822     6.908    timer_reg_n_0_[1]
    SLICE_X111Y53        LUT3 (Prop_lut3_I0_O)        0.124     7.032 r  timer[4]_i_3/O
                         net (fo=3, routed)           0.806     7.838    timer[4]_i_3_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I4_O)        0.150     7.988 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.440     9.428    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.374     9.802 r  current_state[0]_i_1/O
                         net (fo=2, routed)           0.382    10.184    current_state[0]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  led_reg[6]/C
                         clock pessimism              0.437    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)       -0.244    15.329    led_reg[6]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 2.215ns (49.387%)  route 2.270ns (50.613%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.867     5.629    clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDCE (Prop_fdce_C_Q)         0.518     6.147 r  counter_reg[0]/Q
                         net (fo=30, routed)          1.137     7.284    counter_reg_n_0_[0]
    SLICE_X111Y55        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.864 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    counter_reg[4]_i_2_n_0
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    counter_reg[8]_i_2_n_0
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    counter_reg[12]_i_2_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.206    counter_reg[16]_i_2_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.320    counter_reg[20]_i_2_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.434 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.434    counter_reg[24]_i_2_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.656 r  counter_reg[26]_i_3/O[0]
                         net (fo=1, routed)           1.133     9.789    data0[25]
    SLICE_X110Y57        LUT3 (Prop_lut3_I2_O)        0.325    10.114 r  counter[25]_i_1/O
                         net (fo=1, routed)           0.000    10.114    counter[25]
    SLICE_X110Y57        FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.688    15.170    clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.434    15.604    
                         clock uncertainty           -0.035    15.569    
    SLICE_X110Y57        FDCE (Setup_fdce_C_D)        0.075    15.644    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.644    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.890ns (21.220%)  route 3.304ns (78.780%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.867     5.629    clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518     6.147 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.816     6.964    counter_reg_n_0_[14]
    SLICE_X110Y58        LUT4 (Prop_lut4_I2_O)        0.124     7.088 f  counter[26]_i_7/O
                         net (fo=1, routed)           1.031     8.119    counter[26]_i_7_n_0
    SLICE_X109Y57        LUT6 (Prop_lut6_I3_O)        0.124     8.243 f  counter[26]_i_2/O
                         net (fo=29, routed)          0.757     9.000    counter[26]_i_2_n_0
    SLICE_X112Y54        LUT4 (Prop_lut4_I2_O)        0.124     9.124 r  timer[4]_i_1/O
                         net (fo=5, routed)           0.700     9.824    timer[4]_i_1_n_0
    SLICE_X111Y53        FDPE                                         r  timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X111Y53        FDPE                                         r  timer_reg[0]/C
                         clock pessimism              0.434    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X111Y53        FDPE (Setup_fdpe_C_CE)      -0.205    15.365    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  5.541    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 2.333ns (52.752%)  route 2.090ns (47.248%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns = ( 15.170 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.867     5.629    clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDCE (Prop_fdce_C_Q)         0.518     6.147 r  counter_reg[0]/Q
                         net (fo=30, routed)          1.137     7.284    counter_reg_n_0_[0]
    SLICE_X111Y55        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.864 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.864    counter_reg[4]_i_2_n_0
    SLICE_X111Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.978    counter_reg[8]_i_2_n_0
    SLICE_X111Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.092    counter_reg[12]_i_2_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.206    counter_reg[16]_i_2_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.320    counter_reg[20]_i_2_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.434 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.434    counter_reg[24]_i_2_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.768 r  counter_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.953     9.721    data0[26]
    SLICE_X110Y58        LUT3 (Prop_lut3_I2_O)        0.331    10.052 r  counter[26]_i_1/O
                         net (fo=1, routed)           0.000    10.052    counter[26]
    SLICE_X110Y58        FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.688    15.170    clk_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.434    15.604    
                         clock uncertainty           -0.035    15.569    
    SLICE_X110Y58        FDCE (Setup_fdce_C_D)        0.075    15.644    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.644    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 timer_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 0.704ns (16.357%)  route 3.600ns (83.643%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDPE (Prop_fdpe_C_Q)         0.456     6.086 r  timer_reg[3]_P/Q
                         net (fo=3, routed)           0.839     6.926    timer_reg[3]_P_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  led[3]_i_1/O
                         net (fo=5, routed)           1.247     8.297    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.124     8.421 r  timer[3]_P_i_1/O
                         net (fo=2, routed)           1.513     9.934    timer[3]_P_i_1_n_0
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/C
                         clock pessimism              0.459    15.630    
                         clock uncertainty           -0.035    15.595    
    SLICE_X113Y54        FDPE (Setup_fdpe_C_D)       -0.067    15.528    timer_reg[3]_P
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                          -9.934    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 timer_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.828ns (18.955%)  route 3.540ns (81.045%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDPE (Prop_fdpe_C_Q)         0.456     6.086 r  timer_reg[3]_P/Q
                         net (fo=3, routed)           0.839     6.926    timer_reg[3]_P_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.124     7.050 r  led[3]_i_1/O
                         net (fo=5, routed)           1.247     8.297    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.124     8.421 r  timer[3]_P_i_1/O
                         net (fo=2, routed)           1.454     9.875    timer[3]_P_i_1_n_0
    SLICE_X111Y54        LUT6 (Prop_lut6_I0_O)        0.124     9.999 r  timer[3]_C_i_1/O
                         net (fo=1, routed)           0.000     9.999    timer[3]_C_i_1_n_0
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/C
                         clock pessimism              0.434    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X111Y54        FDCE (Setup_fdce_C_D)        0.029    15.599    timer_reg[3]_C
  -------------------------------------------------------------------
                         required time                         15.599    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.890ns (21.650%)  route 3.221ns (78.349%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.867     5.629    clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.518     6.147 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.816     6.964    counter_reg_n_0_[14]
    SLICE_X110Y58        LUT4 (Prop_lut4_I2_O)        0.124     7.088 f  counter[26]_i_7/O
                         net (fo=1, routed)           1.031     8.119    counter[26]_i_7_n_0
    SLICE_X109Y57        LUT6 (Prop_lut6_I3_O)        0.124     8.243 f  counter[26]_i_2/O
                         net (fo=29, routed)          0.757     9.000    counter[26]_i_2_n_0
    SLICE_X112Y54        LUT4 (Prop_lut4_I2_O)        0.124     9.124 r  timer[4]_i_1/O
                         net (fo=5, routed)           0.616     9.740    timer[4]_i_1_n_0
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/C
                         clock pessimism              0.434    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X113Y54        FDPE (Setup_fdpe_C_CE)      -0.205    15.365    timer_reg[3]_P
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  5.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.528%)  route 0.150ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638     1.585    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.141     1.726 r  timer_reg[1]/Q
                         net (fo=5, routed)           0.150     1.875    timer_reg_n_0_[1]
    SLICE_X113Y51        FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y51        FDCE                                         r  led_reg[1]/C
                         clock pessimism             -0.503     1.602    
    SLICE_X113Y51        FDCE (Hold_fdce_C_D)         0.070     1.672    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.356%)  route 0.151ns (51.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638     1.585    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.141     1.726 r  timer_reg[2]/Q
                         net (fo=5, routed)           0.151     1.877    timer_reg_n_0_[2]
    SLICE_X113Y51        FDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y51        FDCE                                         r  led_reg[2]/C
                         clock pessimism             -0.503     1.602    
    SLICE_X113Y51        FDCE (Hold_fdce_C_D)         0.066     1.668    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.123%)  route 0.140ns (42.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638     1.585    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.141     1.726 r  timer_reg[2]/Q
                         net (fo=5, routed)           0.140     1.866    timer_reg_n_0_[2]
    SLICE_X111Y53        LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    timer[0]_i_1_n_0
    SLICE_X111Y53        FDPE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X111Y53        FDPE                                         r  timer_reg[0]/C
                         clock pessimism             -0.503     1.601    
    SLICE_X111Y53        FDPE (Hold_fdpe_C_D)         0.091     1.692    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.196%)  route 0.185ns (56.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638     1.585    clk_IBUF_BUFG
    SLICE_X111Y53        FDPE                                         r  timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDPE (Prop_fdpe_C_Q)         0.141     1.726 r  timer_reg[0]/Q
                         net (fo=5, routed)           0.185     1.911    timer_reg_n_0_[0]
    SLICE_X112Y51        FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y51        FDCE                                         r  led_reg[0]/C
                         clock pessimism             -0.503     1.602    
    SLICE_X112Y51        FDCE (Hold_fdce_C_D)         0.059     1.661    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.351%)  route 0.200ns (58.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638     1.585    clk_IBUF_BUFG
    SLICE_X113Y53        FDCE                                         r  timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  timer_reg[4]/Q
                         net (fo=7, routed)           0.200     1.926    timer_reg_n_0_[4]
    SLICE_X113Y51        FDCE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y51        FDCE                                         r  led_reg[4]/C
                         clock pessimism             -0.503     1.602    
    SLICE_X113Y51        FDCE (Hold_fdce_C_D)         0.072     1.674    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638     1.585    clk_IBUF_BUFG
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  timer_reg[3]_C/Q
                         net (fo=4, routed)           0.168     1.894    timer_reg[3]_C_n_0
    SLICE_X111Y54        LUT6 (Prop_lut6_I5_O)        0.045     1.939 r  timer[3]_C_i_1/O
                         net (fo=1, routed)           0.000     1.939    timer[3]_C_i_1_n_0
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/C
                         clock pessimism             -0.519     1.585    
    SLICE_X111Y54        FDCE (Hold_fdce_C_D)         0.091     1.676    timer_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.106%)  route 0.170ns (44.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638     1.585    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.164     1.749 r  current_state_reg[1]/Q
                         net (fo=10, routed)          0.170     1.919    current_state[1]
    SLICE_X113Y53        LUT6 (Prop_lut6_I3_O)        0.045     1.964 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000     1.964    timer[1]_i_1_n_0
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/C
                         clock pessimism             -0.506     1.598    
    SLICE_X113Y53        FDPE (Hold_fdpe_C_D)         0.091     1.689    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638     1.585    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDPE (Prop_fdpe_C_Q)         0.141     1.726 r  timer_reg[1]/Q
                         net (fo=5, routed)           0.182     1.908    timer_reg_n_0_[1]
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  timer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.953    timer[2]_i_1_n_0
    SLICE_X113Y53        FDPE                                         r  timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[2]/C
                         clock pessimism             -0.519     1.585    
    SLICE_X113Y53        FDPE (Hold_fdpe_C_D)         0.092     1.677    timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.187%)  route 0.194ns (47.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638     1.585    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y53        FDCE (Prop_fdce_C_Q)         0.164     1.749 f  current_state_reg[1]/Q
                         net (fo=10, routed)          0.194     1.943    current_state[1]
    SLICE_X112Y53        LUT3 (Prop_lut3_I2_O)        0.048     1.991 r  current_state[0]_i_1/O
                         net (fo=2, routed)           0.000     1.991    current_state[0]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.519     1.585    
    SLICE_X112Y53        FDCE (Hold_fdce_C_D)         0.123     1.708    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.637     1.584    clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDCE (Prop_fdce_C_Q)         0.164     1.748 f  counter_reg[0]/Q
                         net (fo=30, routed)          0.233     1.981    counter_reg_n_0_[0]
    SLICE_X112Y57        LUT2 (Prop_lut2_I1_O)        0.045     2.026 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.026    counter[0]
    SLICE_X112Y57        FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.909     2.103    clk_IBUF_BUFG
    SLICE_X112Y57        FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.519     1.584    
    SLICE_X112Y57        FDCE (Hold_fdce_C_D)         0.121     1.705    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y57  counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y57  counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y58  counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y58  counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y58  counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y58  counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y58  counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y57  counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y58  counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y57  counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y57  counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y58  counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y58  counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y57  counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y57  counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y57  counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y57  counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y58  counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y58  counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y57  counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X110Y57  counter_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  reset
  To Clock:  reset

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reset
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reset }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X112Y54  timer_reg[3]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X112Y54  timer_reg[3]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y57  counter_reg[0]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[13]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[14]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[15]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[17]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[19]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y58  counter_reg[20]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y57  counter_reg[21]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y57  counter_reg[22]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y57  counter_reg[7]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  switch[0]
  To Clock:  switch[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         switch[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { switch[0] }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X112Y54  timer_reg[3]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.500         5.000       4.500      SLICE_X112Y54  timer_reg[3]_LDC/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X113Y54  timer_reg[3]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         5.000       4.500      SLICE_X113Y54  timer_reg[3]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X111Y54  timer_reg[3]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X111Y54  timer_reg[3]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y54  timer_reg[3]_LDC/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.500         5.000       4.500      SLICE_X112Y54  timer_reg[3]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  reset
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - reset rise@0.000ns)
  Data Path Delay:        11.230ns  (logic 2.718ns (24.203%)  route 8.512ns (75.797%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     2.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     2.989 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774     5.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.898     6.661 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.561     8.221    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  led[3]_i_1/O
                         net (fo=5, routed)           1.247     9.593    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.124     9.717 r  timer[3]_P_i_1/O
                         net (fo=2, routed)           1.513    11.230    timer[3]_P_i_1_n_0
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X113Y54        FDPE (Setup_fdpe_C_D)       -0.067    15.069    timer_reg[3]_P
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - reset rise@0.000ns)
  Data Path Delay:        11.294ns  (logic 2.842ns (25.163%)  route 8.452ns (74.837%))
  Logic Levels:           6  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     2.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     2.989 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774     5.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.898     6.661 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.561     8.221    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  led[3]_i_1/O
                         net (fo=5, routed)           1.247     9.593    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.124     9.717 r  timer[3]_P_i_1/O
                         net (fo=2, routed)           1.454    11.170    timer[3]_P_i_1_n_0
    SLICE_X111Y54        LUT6 (Prop_lut6_I0_O)        0.124    11.294 r  timer[3]_C_i_1/O
                         net (fo=1, routed)           0.000    11.294    timer[3]_C_i_1_n_0
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X111Y54        FDCE (Setup_fdce_C_D)        0.029    15.165    timer_reg[3]_C
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - reset rise@0.000ns)
  Data Path Delay:        10.988ns  (logic 2.935ns (26.711%)  route 8.053ns (73.289%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     2.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     2.989 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774     5.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.898     6.661 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.571     8.231    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.117     8.348 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.440     9.788    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.348    10.136 r  led[5]_i_1/O
                         net (fo=1, routed)           0.852    10.988    led[5]_i_1_n_0
    SLICE_X112Y51        FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X112Y51        FDCE                                         r  led_reg[5]/C
                         clock pessimism              0.000    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X112Y51        FDCE (Setup_fdce_C_D)       -0.045    15.092    led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - reset rise@0.000ns)
  Data Path Delay:        10.796ns  (logic 2.935ns (27.186%)  route 7.861ns (72.814%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     2.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     2.989 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774     5.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.898     6.661 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.571     8.231    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.117     8.348 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.061     9.409    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.348     9.757 r  current_state[1]_i_1/O
                         net (fo=2, routed)           1.039    10.796    current_state[1]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[1]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)       -0.045    15.091    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - reset rise@0.000ns)
  Data Path Delay:        10.789ns  (logic 2.935ns (27.205%)  route 7.854ns (72.795%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     2.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     2.989 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774     5.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.898     6.661 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.571     8.231    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.117     8.348 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.061     9.409    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.348     9.757 r  current_state[1]_i_1/O
                         net (fo=2, routed)           1.031    10.789    current_state[1]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  led_reg[7]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)       -0.028    15.108    led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - reset rise@0.000ns)
  Data Path Delay:        10.545ns  (logic 2.961ns (28.081%)  route 7.584ns (71.919%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     2.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     2.989 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774     5.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.898     6.661 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.571     8.231    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.117     8.348 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.440     9.788    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.374    10.162 r  current_state[0]_i_1/O
                         net (fo=2, routed)           0.382    10.545    current_state[0]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  led_reg[6]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)       -0.244    14.892    led_reg[6]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -10.545    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - reset rise@0.000ns)
  Data Path Delay:        10.177ns  (logic 2.718ns (26.707%)  route 7.459ns (73.293%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     2.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     2.989 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774     5.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.898     6.661 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.561     8.221    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  led[3]_i_1/O
                         net (fo=5, routed)           1.708    10.053    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.124    10.177 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000    10.177    timer[1]_i_1_n_0
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X113Y53        FDPE (Setup_fdpe_C_D)        0.029    15.165    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - reset rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 2.718ns (26.771%)  route 7.435ns (73.229%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     2.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     2.989 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774     5.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.898     6.661 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.561     8.221    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  led[3]_i_1/O
                         net (fo=5, routed)           1.684    10.029    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.124    10.153 r  timer[4]_i_2/O
                         net (fo=1, routed)           0.000    10.153    timer[4]_i_2_n_0
    SLICE_X113Y53        FDCE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y53        FDCE                                         r  timer_reg[4]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X113Y53        FDCE (Setup_fdce_C_D)        0.031    15.167    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - reset rise@0.000ns)
  Data Path Delay:        10.162ns  (logic 2.961ns (29.138%)  route 7.201ns (70.862%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     2.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     2.989 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774     5.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.898     6.661 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.571     8.231    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.117     8.348 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.440     9.788    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.374    10.162 r  current_state[0]_i_1/O
                         net (fo=2, routed)           0.000    10.162    current_state[0]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[0]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)        0.066    15.202    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - reset rise@0.000ns)
  Data Path Delay:        9.947ns  (logic 2.594ns (26.078%)  route 7.353ns (73.922%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     2.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     2.989 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774     5.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.898     6.661 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.561     8.221    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.124     8.345 r  led[3]_i_1/O
                         net (fo=5, routed)           1.602     9.947    led[3]_i_1_n_0
    SLICE_X113Y51        FDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X113Y51        FDCE                                         r  led_reg[3]/C
                         clock pessimism              0.000    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X113Y51        FDCE (Setup_fdce_C_D)       -0.061    15.076    led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  5.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - reset rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.268ns (17.473%)  route 1.266ns (82.527%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=43, routed)          0.429     0.645    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.411     1.101    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.178     1.279 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.718     1.996    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT4 (Prop_lut4_I1_O)        0.045     2.041 r  timer[0]_i_2/O
                         net (fo=1, routed)           0.548     2.589    timer[0]_i_2_n_0
    SLICE_X111Y53        LUT6 (Prop_lut6_I1_O)        0.045     2.634 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.634    timer[0]_i_1_n_0
    SLICE_X111Y53        FDPE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X111Y53        FDPE                                         r  timer_reg[0]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X111Y53        FDPE (Hold_fdpe_C_D)         0.091     2.230    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - reset rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.704ns (20.919%)  route 2.661ns (79.081%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_IBUF_inst/O
                         net (fo=43, routed)          0.884     2.262    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.100     2.362 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.718     3.079    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.504     3.583 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.325     4.908    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.100     5.008 r  led[3]_i_1/O
                         net (fo=5, routed)           1.337     6.344    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.100     6.444 r  timer[2]_i_1/O
                         net (fo=1, routed)           0.000     6.444    timer[2]_i_1_n_0
    SLICE_X113Y53        FDPE                                         r  timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[2]/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.035     5.666    
    SLICE_X113Y53        FDPE (Hold_fdpe_C_D)         0.270     5.936    timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.936    
                         arrival time                           6.444    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - reset rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.604ns (18.256%)  route 2.705ns (81.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_IBUF_inst/O
                         net (fo=43, routed)          0.884     2.262    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.100     2.362 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.718     3.079    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.504     3.583 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.325     4.908    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.100     5.008 r  led[3]_i_1/O
                         net (fo=5, routed)           1.380     6.388    led[3]_i_1_n_0
    SLICE_X113Y51        FDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_IBUF_BUFG
    SLICE_X113Y51        FDCE                                         r  led_reg[3]/C
                         clock pessimism              0.000     5.631    
                         clock uncertainty            0.035     5.667    
    SLICE_X113Y51        FDCE (Hold_fdce_C_D)         0.196     5.863    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.863    
                         arrival time                           6.388    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - reset rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.345ns (20.321%)  route 1.353ns (79.679%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=43, routed)          0.429     0.645    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.411     1.101    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.178     1.279 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.718     1.996    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.048     2.044 r  current_state[1]_i_2/O
                         net (fo=3, routed)           0.635     2.679    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.119     2.798 r  current_state[0]_i_1/O
                         net (fo=2, routed)           0.000     2.798    current_state[0]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[0]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X112Y53        FDCE (Hold_fdce_C_D)         0.123     2.262    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - reset rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.268ns (15.373%)  route 1.475ns (84.627%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=43, routed)          0.429     0.645    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.411     1.101    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.178     1.279 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.722     2.000    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.045     2.045 r  led[3]_i_1/O
                         net (fo=5, routed)           0.754     2.799    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.045     2.844 r  timer[4]_i_2/O
                         net (fo=1, routed)           0.000     2.844    timer[4]_i_2_n_0
    SLICE_X113Y53        FDCE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y53        FDCE                                         r  timer_reg[4]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X113Y53        FDCE (Hold_fdce_C_D)         0.092     2.231    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - reset rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.704ns (20.127%)  route 2.794ns (79.873%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_IBUF_inst/O
                         net (fo=43, routed)          0.884     2.262    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.100     2.362 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.718     3.079    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.504     3.583 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.325     4.908    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.100     5.008 r  led[3]_i_1/O
                         net (fo=5, routed)           1.469     6.477    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.100     6.577 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000     6.577    timer[1]_i_1_n_0
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.035     5.666    
    SLICE_X113Y53        FDPE (Hold_fdpe_C_D)         0.269     5.935    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.935    
                         arrival time                           6.577    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - reset rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.345ns (18.988%)  route 1.472ns (81.012%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=43, routed)          0.429     0.645    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.411     1.101    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.178     1.279 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.718     1.996    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.048     2.044 r  current_state[1]_i_2/O
                         net (fo=3, routed)           0.635     2.679    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.119     2.798 r  current_state[0]_i_1/O
                         net (fo=2, routed)           0.119     2.918    current_state[0]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  led_reg[6]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X112Y53        FDCE (Hold_fdce_C_D)        -0.007     2.132    led_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - reset rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.344ns (17.344%)  route 1.639ns (82.656%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=43, routed)          0.429     0.645    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.411     1.101    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.178     1.279 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.718     1.996    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.048     2.044 r  current_state[1]_i_2/O
                         net (fo=3, routed)           0.635     2.679    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.118     2.797 r  led[5]_i_1/O
                         net (fo=1, routed)           0.287     3.084    led[5]_i_1_n_0
    SLICE_X112Y51        FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y51        FDCE                                         r  led_reg[5]/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.035     2.140    
    SLICE_X112Y51        FDCE (Hold_fdce_C_D)         0.052     2.192    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           3.084    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - reset rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.344ns (16.682%)  route 1.718ns (83.318%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=43, routed)          0.429     0.645    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.411     1.101    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.178     1.279 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.718     1.996    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.048     2.044 r  current_state[1]_i_2/O
                         net (fo=3, routed)           0.507     2.551    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.118     2.669 r  current_state[1]_i_1/O
                         net (fo=2, routed)           0.493     3.163    current_state[1]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  led_reg[7]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X112Y53        FDCE (Hold_fdce_C_D)         0.063     2.202    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.965ns  (arrival time - required time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - reset rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.344ns (16.734%)  route 1.712ns (83.266%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset rise edge)      0.000     0.000 r  
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  reset_IBUF_inst/O
                         net (fo=43, routed)          0.429     0.645    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     0.690 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.411     1.101    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.178     1.279 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.718     1.996    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.048     2.044 r  current_state[1]_i_2/O
                         net (fo=3, routed)           0.507     2.551    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.118     2.669 r  current_state[1]_i_1/O
                         net (fo=2, routed)           0.487     3.156    current_state[1]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[1]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X112Y53        FDCE (Hold_fdce_C_D)         0.052     2.191    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           3.156    
  -------------------------------------------------------------------
                         slack                                  0.965    





---------------------------------------------------------------------------------------------------
From Clock:  switch[0]
  To Clock:  clk

Setup :           12  Failing Endpoints,  Worst Slack       -1.547ns,  Total Violation       -9.360ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.547ns  (required time - arrival time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        5.194ns  (logic 0.873ns (16.806%)  route 4.321ns (83.193%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.421ns = ( 11.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996    10.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124    10.607 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.815    11.421    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.625    12.046 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.561    13.607    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.124    13.731 r  led[3]_i_1/O
                         net (fo=5, routed)           1.247    14.978    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.124    15.102 r  timer[3]_P_i_1/O
                         net (fo=2, routed)           1.513    16.616    timer[3]_P_i_1_n_0
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X113Y54        FDPE (Setup_fdpe_C_D)       -0.067    15.069    timer_reg[3]_P
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -16.616    
  -------------------------------------------------------------------
                         slack                                 -1.547    

Slack (VIOLATED) :        -1.515ns  (required time - arrival time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        5.259ns  (logic 0.997ns (18.959%)  route 4.262ns (81.041%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.421ns = ( 11.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996    10.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124    10.607 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.815    11.421    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.625    12.046 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.561    13.607    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.124    13.731 r  led[3]_i_1/O
                         net (fo=5, routed)           1.247    14.978    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.124    15.102 r  timer[3]_P_i_1/O
                         net (fo=2, routed)           1.454    16.556    timer[3]_P_i_1_n_0
    SLICE_X111Y54        LUT6 (Prop_lut6_I0_O)        0.124    16.680 r  timer[3]_C_i_1/O
                         net (fo=1, routed)           0.000    16.680    timer[3]_C_i_1_n_0
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X111Y54        FDCE (Setup_fdce_C_D)        0.029    15.165    timer_reg[3]_C
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -16.680    
  -------------------------------------------------------------------
                         slack                                 -1.515    

Slack (VIOLATED) :        -1.282ns  (required time - arrival time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        4.952ns  (logic 1.090ns (22.009%)  route 3.862ns (77.991%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    6.421ns = ( 11.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996    10.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124    10.607 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.815    11.421    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.625    12.046 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.571    13.617    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.117    13.734 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.440    15.174    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.348    15.522 r  led[5]_i_1/O
                         net (fo=1, routed)           0.852    16.374    led[5]_i_1_n_0
    SLICE_X112Y51        FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X112Y51        FDCE                                         r  led_reg[5]/C
                         clock pessimism              0.000    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X112Y51        FDCE (Setup_fdce_C_D)       -0.045    15.092    led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -16.374    
  -------------------------------------------------------------------
                         slack                                 -1.282    

Slack (VIOLATED) :        -1.091ns  (required time - arrival time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        4.761ns  (logic 1.090ns (22.896%)  route 3.671ns (77.104%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.421ns = ( 11.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996    10.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124    10.607 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.815    11.421    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.625    12.046 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.571    13.617    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.117    13.734 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.061    14.795    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.348    15.143 r  current_state[1]_i_1/O
                         net (fo=2, routed)           1.039    16.182    current_state[1]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[1]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)       -0.045    15.091    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -16.182    
  -------------------------------------------------------------------
                         slack                                 -1.091    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        4.753ns  (logic 1.090ns (22.932%)  route 3.663ns (77.068%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.421ns = ( 11.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996    10.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124    10.607 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.815    11.421    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.625    12.046 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.571    13.617    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.117    13.734 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.061    14.795    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.348    15.143 r  current_state[1]_i_1/O
                         net (fo=2, routed)           1.031    16.175    current_state[1]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  led_reg[7]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)       -0.028    15.108    led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -16.175    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        4.509ns  (logic 1.116ns (24.751%)  route 3.393ns (75.249%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.421ns = ( 11.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996    10.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124    10.607 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.815    11.421    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.625    12.046 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.571    13.617    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.117    13.734 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.440    15.174    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.374    15.548 r  current_state[0]_i_1/O
                         net (fo=2, routed)           0.382    15.930    current_state[0]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  led_reg[6]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)       -0.244    14.892    led_reg[6]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -15.930    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -0.398ns  (required time - arrival time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        4.142ns  (logic 0.873ns (21.078%)  route 3.269ns (78.922%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.421ns = ( 11.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996    10.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124    10.607 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.815    11.421    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.625    12.046 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.561    13.607    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.124    13.731 r  led[3]_i_1/O
                         net (fo=5, routed)           1.708    15.439    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.124    15.563 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000    15.563    timer[1]_i_1_n_0
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X113Y53        FDPE (Setup_fdpe_C_D)        0.029    15.165    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -15.563    
  -------------------------------------------------------------------
                         slack                                 -0.398    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        4.117ns  (logic 0.873ns (21.203%)  route 3.244ns (78.797%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.421ns = ( 11.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996    10.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124    10.607 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.815    11.421    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.625    12.046 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.561    13.607    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.124    13.731 r  led[3]_i_1/O
                         net (fo=5, routed)           1.684    15.415    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.124    15.539 r  timer[4]_i_2/O
                         net (fo=1, routed)           0.000    15.539    timer[4]_i_2_n_0
    SLICE_X113Y53        FDCE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y53        FDCE                                         r  timer_reg[4]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X113Y53        FDCE (Setup_fdce_C_D)        0.031    15.167    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -15.539    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        4.127ns  (logic 1.116ns (27.043%)  route 3.011ns (72.957%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.421ns = ( 11.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996    10.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124    10.607 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.815    11.421    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.625    12.046 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.571    13.617    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.117    13.734 r  current_state[1]_i_2/O
                         net (fo=3, routed)           1.440    15.174    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.374    15.548 r  current_state[0]_i_1/O
                         net (fo=2, routed)           0.000    15.548    current_state[0]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[0]/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X112Y53        FDCE (Setup_fdce_C_D)        0.066    15.202    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.257ns  (required time - arrival time)
  Source:                 timer_reg[3]_LDC/G
                            (positive level-sensitive latch clocked by switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        3.912ns  (logic 0.749ns (19.148%)  route 3.163ns (80.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 15.172 - 10.000 ) 
    Source Clock Delay      (SCD):    6.421ns = ( 11.421 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996    10.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124    10.607 r  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.815    11.421    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         r  timer_reg[3]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        LDCE (EnToQ_ldce_G_Q)        0.625    12.046 r  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           1.561    13.607    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.124    13.731 r  led[3]_i_1/O
                         net (fo=5, routed)           1.602    15.333    led[3]_i_1_n_0
    SLICE_X113Y51        FDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.690    15.172    clk_IBUF_BUFG
    SLICE_X113Y51        FDCE                                         r  led_reg[3]/C
                         clock pessimism              0.000    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X113Y51        FDCE (Setup_fdce_C_D)       -0.061    15.076    led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -15.333    
  -------------------------------------------------------------------
                         slack                                 -0.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        6.641ns  (logic 1.616ns (24.338%)  route 5.024ns (75.662%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.778     5.194    switch_IBUF[0]
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.100     5.294 r  timer[3]_P_i_1/O
                         net (fo=2, routed)           1.247     6.541    timer[3]_P_i_1_n_0
    SLICE_X111Y54        LUT6 (Prop_lut6_I0_O)        0.100     6.641 r  timer[3]_C_i_1/O
                         net (fo=1, routed)           0.000     6.641    timer[3]_C_i_1_n_0
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.035     5.666    
    SLICE_X111Y54        FDCE (Hold_fdce_C_D)         0.269     5.935    timer_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -5.935    
                         arrival time                           6.641    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 1.516ns (23.003%)  route 5.075ns (76.997%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.778     5.194    switch_IBUF[0]
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.100     5.294 r  timer[3]_P_i_1/O
                         net (fo=2, routed)           1.297     6.591    timer[3]_P_i_1_n_0
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.035     5.666    
    SLICE_X113Y54        FDPE (Hold_fdpe_C_D)         0.192     5.858    timer_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -5.858    
                         arrival time                           6.591    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.300ns (9.061%)  route 3.007ns (90.939%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.007     3.261    switch_IBUF[0]
    SLICE_X113Y53        LUT6 (Prop_lut6_I5_O)        0.045     3.306 f  timer[4]_i_2/O
                         net (fo=1, routed)           0.000     3.306    timer[4]_i_2_n_0
    SLICE_X113Y53        FDCE                                         f  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y53        FDCE                                         r  timer_reg[4]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X113Y53        FDCE (Hold_fdce_C_D)         0.092     2.231    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.861ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.619ns (15.120%)  route 3.473ns (84.880%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           0.956     1.211    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     1.256 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.251     2.506    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.229     2.735 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.718     3.453    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT4 (Prop_lut4_I1_O)        0.045     3.498 r  timer[0]_i_2/O
                         net (fo=1, routed)           0.548     4.046    timer[0]_i_2_n_0
    SLICE_X111Y53        LUT6 (Prop_lut6_I1_O)        0.045     4.091 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.000     4.091    timer[0]_i_1_n_0
    SLICE_X111Y53        FDPE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X111Y53        FDPE                                         r  timer_reg[0]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X111Y53        FDPE (Hold_fdpe_C_D)         0.091     2.230    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           4.091    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.993ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.696ns (16.347%)  route 3.560ns (83.653%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           0.956     1.211    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     1.256 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.251     2.506    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.229     2.735 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.718     3.453    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.048     3.501 r  current_state[1]_i_2/O
                         net (fo=3, routed)           0.635     4.136    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.119     4.255 r  current_state[0]_i_1/O
                         net (fo=2, routed)           0.000     4.255    current_state[0]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[0]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X112Y53        FDCE (Hold_fdce_C_D)         0.123     2.262    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.020ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 0.619ns (14.549%)  route 3.633ns (85.451%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           0.956     1.211    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     1.256 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.251     2.506    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.229     2.735 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.722     3.457    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.045     3.502 r  led[3]_i_1/O
                         net (fo=5, routed)           0.705     4.207    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.045     4.252 r  timer[2]_i_1/O
                         net (fo=1, routed)           0.000     4.252    timer[2]_i_1_n_0
    SLICE_X113Y53        FDPE                                         r  timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[2]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X113Y53        FDPE (Hold_fdpe_C_D)         0.092     2.231    timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           4.252    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.020ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.574ns (13.557%)  route 3.657ns (86.443%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           0.956     1.211    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     1.256 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.251     2.506    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.229     2.735 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.722     3.457    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.045     3.502 r  led[3]_i_1/O
                         net (fo=5, routed)           0.729     4.231    led[3]_i_1_n_0
    SLICE_X113Y51        FDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y51        FDCE                                         r  led_reg[3]/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.035     2.140    
    SLICE_X113Y51        FDCE (Hold_fdce_C_D)         0.070     2.210    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           4.231    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.100ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.619ns (14.285%)  route 3.712ns (85.715%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           0.956     1.211    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     1.256 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.251     2.506    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.229     2.735 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.722     3.457    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I1_O)        0.045     3.502 r  led[3]_i_1/O
                         net (fo=5, routed)           0.783     4.285    led[3]_i_1_n_0
    SLICE_X113Y53        LUT6 (Prop_lut6_I1_O)        0.045     4.330 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000     4.330    timer[1]_i_1_n_0
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y53        FDPE                                         r  timer_reg[1]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X113Y53        FDPE (Hold_fdpe_C_D)         0.091     2.230    timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.242ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.696ns (15.901%)  route 3.679ns (84.099%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           0.956     1.211    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     1.256 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.251     2.506    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.229     2.735 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.718     3.453    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.048     3.501 r  current_state[1]_i_2/O
                         net (fo=3, routed)           0.635     4.136    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.119     4.255 r  current_state[0]_i_1/O
                         net (fo=2, routed)           0.119     4.374    current_state[0]_i_1_n_0
    SLICE_X112Y53        FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  led_reg[6]/C
                         clock pessimism              0.000     2.104    
                         clock uncertainty            0.035     2.139    
    SLICE_X112Y53        FDCE (Hold_fdce_C_D)        -0.007     2.132    led_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 0.695ns (15.296%)  route 3.846ns (84.704%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           0.956     1.211    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     1.256 r  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.251     2.506    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE (SetClr_ldce_CLR_Q)     0.229     2.735 f  timer_reg[3]_LDC/Q
                         net (fo=3, routed)           0.718     3.453    timer_reg[3]_LDC_n_0
    SLICE_X112Y53        LUT5 (Prop_lut5_I2_O)        0.048     3.501 r  current_state[1]_i_2/O
                         net (fo=3, routed)           0.635     4.136    current_state[1]_i_2_n_0
    SLICE_X112Y53        LUT3 (Prop_lut3_I0_O)        0.118     4.254 r  led[5]_i_1/O
                         net (fo=1, routed)           0.287     4.541    led[5]_i_1_n_0
    SLICE_X112Y51        FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y51        FDCE                                         r  led_reg[5]/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.035     2.140    
    SLICE_X112Y51        FDCE (Hold_fdce_C_D)         0.052     2.192    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           4.541    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  reset
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.798ns  (logic 0.460ns (25.574%)  route 1.338ns (74.426%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.500     5.904    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.056     5.960 f  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.838     6.798    timer_reg[3]_LDC_i_1_n_0
    SLICE_X113Y54        FDPE                                         f  timer_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638    11.585    clk_IBUF_BUFG
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/C
                         clock pessimism              0.000    11.585    
                         clock uncertainty           -0.035    11.550    
    SLICE_X113Y54        FDPE (Recov_fdpe_C_PRE)     -0.126    11.424    timer_reg[3]_P
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.327ns  (logic 0.460ns (34.645%)  route 0.867ns (65.355%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.667     6.071    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.056     6.127 f  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.200     6.327    timer_reg[3]_LDC_i_2_n_0
    SLICE_X111Y54        FDCE                                         f  timer_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638    11.585    clk_IBUF_BUFG
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/C
                         clock pessimism              0.000    11.585    
                         clock uncertainty           -0.035    11.550    
    SLICE_X111Y54        FDCE (Recov_fdce_C_CLR)     -0.153    11.397    timer_reg[3]_C
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.288ns  (logic 0.404ns (31.351%)  route 0.884ns (68.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.584 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.884     6.288    reset_IBUF
    SLICE_X110Y58        FDCE                                         f  counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.637    11.584    clk_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  counter_reg[11]/C
                         clock pessimism              0.000    11.584    
                         clock uncertainty           -0.035    11.549    
    SLICE_X110Y58        FDCE (Recov_fdce_C_CLR)     -0.153    11.396    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.288ns  (logic 0.404ns (31.351%)  route 0.884ns (68.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.584 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.884     6.288    reset_IBUF
    SLICE_X110Y58        FDCE                                         f  counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.637    11.584    clk_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  counter_reg[12]/C
                         clock pessimism              0.000    11.584    
                         clock uncertainty           -0.035    11.549    
    SLICE_X110Y58        FDCE (Recov_fdce_C_CLR)     -0.153    11.396    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.288ns  (logic 0.404ns (31.351%)  route 0.884ns (68.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.584 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.884     6.288    reset_IBUF
    SLICE_X110Y58        FDCE                                         f  counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.637    11.584    clk_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.000    11.584    
                         clock uncertainty           -0.035    11.549    
    SLICE_X110Y58        FDCE (Recov_fdce_C_CLR)     -0.153    11.396    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.288ns  (logic 0.404ns (31.351%)  route 0.884ns (68.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.584 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.884     6.288    reset_IBUF
    SLICE_X110Y58        FDCE                                         f  counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.637    11.584    clk_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.000    11.584    
                         clock uncertainty           -0.035    11.549    
    SLICE_X110Y58        FDCE (Recov_fdce_C_CLR)     -0.153    11.396    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.262ns  (logic 0.404ns (31.986%)  route 0.858ns (68.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.584 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.858     6.262    reset_IBUF
    SLICE_X112Y58        FDCE                                         f  counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.637    11.584    clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.000    11.584    
                         clock uncertainty           -0.035    11.549    
    SLICE_X112Y58        FDCE (Recov_fdce_C_CLR)     -0.131    11.418    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.262ns  (logic 0.404ns (31.986%)  route 0.858ns (68.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.584 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.858     6.262    reset_IBUF
    SLICE_X112Y58        FDCE                                         f  counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.637    11.584    clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.000    11.584    
                         clock uncertainty           -0.035    11.549    
    SLICE_X112Y58        FDCE (Recov_fdce_C_CLR)     -0.131    11.418    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.262ns  (logic 0.404ns (31.986%)  route 0.858ns (68.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.584 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.858     6.262    reset_IBUF
    SLICE_X112Y58        FDCE                                         f  counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.637    11.584    clk_IBUF_BUFG
    SLICE_X112Y58        FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.000    11.584    
                         clock uncertainty           -0.035    11.549    
    SLICE_X112Y58        FDCE (Recov_fdce_C_CLR)     -0.131    11.418    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        1.224ns  (logic 0.404ns (32.975%)  route 0.821ns (67.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 11.584 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.821     6.224    reset_IBUF
    SLICE_X110Y57        FDCE                                         f  counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.637    11.584    clk_IBUF_BUFG
    SLICE_X110Y57        FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.000    11.584    
                         clock uncertainty           -0.035    11.549    
    SLICE_X110Y57        FDCE (Recov_fdce_C_CLR)     -0.153    11.396    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  5.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.308ns  (logic 1.378ns (59.695%)  route 0.930ns (40.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     6.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.930     7.308    reset_IBUF
    SLICE_X112Y51        FDCE                                         f  led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_IBUF_BUFG
    SLICE_X112Y51        FDCE                                         r  led_reg[0]/C
                         clock pessimism              0.000     5.631    
                         clock uncertainty            0.035     5.667    
    SLICE_X112Y51        FDCE (Remov_fdce_C_CLR)     -0.155     5.512    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.512    
                         arrival time                           7.308    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.308ns  (logic 1.378ns (59.695%)  route 0.930ns (40.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     6.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.930     7.308    reset_IBUF
    SLICE_X112Y51        FDCE                                         f  led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_IBUF_BUFG
    SLICE_X112Y51        FDCE                                         r  led_reg[5]/C
                         clock pessimism              0.000     5.631    
                         clock uncertainty            0.035     5.667    
    SLICE_X112Y51        FDCE (Remov_fdce_C_CLR)     -0.155     5.512    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.512    
                         arrival time                           7.308    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.849ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.308ns  (logic 1.378ns (59.695%)  route 0.930ns (40.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     6.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.930     7.308    reset_IBUF
    SLICE_X113Y51        FDCE                                         f  led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_IBUF_BUFG
    SLICE_X113Y51        FDCE                                         r  led_reg[1]/C
                         clock pessimism              0.000     5.631    
                         clock uncertainty            0.035     5.667    
    SLICE_X113Y51        FDCE (Remov_fdce_C_CLR)     -0.208     5.459    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.459    
                         arrival time                           7.308    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.308ns  (logic 1.378ns (59.695%)  route 0.930ns (40.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     6.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.930     7.308    reset_IBUF
    SLICE_X113Y51        FDCE                                         f  led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_IBUF_BUFG
    SLICE_X113Y51        FDCE                                         r  led_reg[2]/C
                         clock pessimism              0.000     5.631    
                         clock uncertainty            0.035     5.667    
    SLICE_X113Y51        FDCE (Remov_fdce_C_CLR)     -0.208     5.459    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.459    
                         arrival time                           7.308    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.308ns  (logic 1.378ns (59.695%)  route 0.930ns (40.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     6.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.930     7.308    reset_IBUF
    SLICE_X113Y51        FDCE                                         f  led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_IBUF_BUFG
    SLICE_X113Y51        FDCE                                         r  led_reg[3]/C
                         clock pessimism              0.000     5.631    
                         clock uncertainty            0.035     5.667    
    SLICE_X113Y51        FDCE (Remov_fdce_C_CLR)     -0.208     5.459    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.459    
                         arrival time                           7.308    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.849ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.308ns  (logic 1.378ns (59.695%)  route 0.930ns (40.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.631ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     6.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.930     7.308    reset_IBUF
    SLICE_X113Y51        FDCE                                         f  led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.869     5.631    clk_IBUF_BUFG
    SLICE_X113Y51        FDCE                                         r  led_reg[4]/C
                         clock pessimism              0.000     5.631    
                         clock uncertainty            0.035     5.667    
    SLICE_X113Y51        FDCE (Remov_fdce_C_CLR)     -0.208     5.459    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.459    
                         arrival time                           7.308    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.917ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.428ns  (logic 1.378ns (56.743%)  route 1.050ns (43.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     6.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          1.050     7.428    reset_IBUF
    SLICE_X112Y53        FDCE                                         f  current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[0]/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.035     5.666    
    SLICE_X112Y53        FDCE (Remov_fdce_C_CLR)     -0.155     5.511    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.511    
                         arrival time                           7.428    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.917ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.428ns  (logic 1.378ns (56.743%)  route 1.050ns (43.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     6.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          1.050     7.428    reset_IBUF
    SLICE_X112Y53        FDCE                                         f  current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  current_state_reg[1]/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.035     5.666    
    SLICE_X112Y53        FDCE (Remov_fdce_C_CLR)     -0.155     5.511    current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.511    
                         arrival time                           7.428    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.917ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.428ns  (logic 1.378ns (56.743%)  route 1.050ns (43.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     6.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          1.050     7.428    reset_IBUF
    SLICE_X112Y53        FDCE                                         f  led_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  led_reg[6]/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.035     5.666    
    SLICE_X112Y53        FDCE (Remov_fdce_C_CLR)     -0.155     5.511    led_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.511    
                         arrival time                           7.428    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.917ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        2.428ns  (logic 1.378ns (56.743%)  route 1.050ns (43.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     6.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          1.050     7.428    reset_IBUF
    SLICE_X112Y53        FDCE                                         f  led_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X112Y53        FDCE                                         r  led_reg[7]/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.035     5.666    
    SLICE_X112Y53        FDCE (Remov_fdce_C_CLR)     -0.155     5.511    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.511    
                         arrival time                           7.428    
  -------------------------------------------------------------------
                         slack                                  1.917    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  switch[0]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        1.838ns  (logic 0.498ns (27.122%)  route 1.340ns (72.878%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 11.585 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.442     5.442 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           1.139     6.582    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.056     6.638 f  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.200     6.838    timer_reg[3]_LDC_i_2_n_0
    SLICE_X111Y54        FDCE                                         f  timer_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    10.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663    10.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.638    11.585    clk_IBUF_BUFG
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/C
                         clock pessimism              0.000    11.585    
                         clock uncertainty           -0.035    11.550    
    SLICE_X111Y54        FDCE (Recov_fdce_C_CLR)     -0.153    11.397    timer_reg[3]_C
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 1.611ns (22.659%)  route 5.498ns (77.341%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996     5.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     5.607 f  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           1.502     7.109    timer_reg[3]_LDC_i_1_n_0
    SLICE_X113Y54        FDPE                                         f  timer_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/C
                         clock pessimism              0.000    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X113Y54        FDPE (Recov_fdpe_C_PRE)     -0.359    14.777    timer_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  7.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - switch[0] rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.516ns (24.327%)  route 4.716ns (75.673%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.405     4.821    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.100     4.921 f  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           1.311     6.232    timer_reg[3]_LDC_i_1_n_0
    SLICE_X113Y54        FDPE                                         f  timer_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X113Y54        FDPE                                         r  timer_reg[3]_P/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.035     5.666    
    SLICE_X113Y54        FDPE (Remov_fdpe_C_PRE)     -0.208     5.458    timer_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -5.458    
                         arrival time                           6.232    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             3.567ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        4.025ns  (logic 1.516ns (37.672%)  route 2.509ns (62.328%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.630ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.416     6.416 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           2.081     8.497    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.100     8.597 f  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.427     9.025    timer_reg[3]_LDC_i_2_n_0
    SLICE_X111Y54        FDCE                                         f  timer_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.868     5.630    clk_IBUF_BUFG
    SLICE_X111Y54        FDCE                                         r  timer_reg[3]_C/C
                         clock pessimism              0.000     5.630    
                         clock uncertainty            0.035     5.666    
    SLICE_X111Y54        FDCE (Remov_fdce_C_CLR)     -0.208     5.458    timer_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -5.458    
                         arrival time                           9.025    
  -------------------------------------------------------------------
                         slack                                  3.567    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  reset
  To Clock:  reset

Setup :            0  Failing Endpoints,  Worst Slack        6.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_LDC/CLR
                            (recovery check against falling-edge clock reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (reset fall@15.000ns - reset fall@5.000ns)
  Data Path Delay:        5.763ns  (logic 1.572ns (27.280%)  route 4.191ns (72.720%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 18.079 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     6.448 f  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     7.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     7.989 f  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774    10.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock reset fall edge)     15.000    15.000 f  
    P16                                               0.000    15.000 f  reset (IN)
                         net (fo=0)                   0.000    15.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378    16.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.884    17.262    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.100    17.362 f  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.718    18.079    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/G
                         clock pessimism              0.000    18.079    
                         clock uncertainty           -0.035    18.044    
    SLICE_X112Y54        LDCE (Recov_ldce_G_CLR)     -0.319    17.725    timer_reg[3]_LDC
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  6.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_LDC/CLR
                            (removal check against falling-edge clock reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (reset fall@5.000ns - reset fall@5.000ns)
  Data Path Delay:        2.075ns  (logic 0.261ns (12.590%)  route 1.814ns (87.410%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 6.415 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.216     5.216 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.563     5.779    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.045     5.824 f  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.251     7.075    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.500     5.904    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.056     5.960 f  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.456     6.415    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/G
                         clock pessimism              0.000     6.415    
                         clock uncertainty            0.035     6.450    
    SLICE_X112Y54        LDCE (Remov_ldce_G_CLR)     -0.067     6.383    timer_reg[3]_LDC
  -------------------------------------------------------------------
                         required time                         -6.383    
                         arrival time                           7.075    
  -------------------------------------------------------------------
                         slack                                  0.691    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  switch[0]
  To Clock:  reset

Setup :            0  Failing Endpoints,  Worst Slack        5.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_LDC/CLR
                            (recovery check against falling-edge clock reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (reset fall@15.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        6.866ns  (logic 1.611ns (23.462%)  route 5.255ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 18.079 - 15.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           2.481     8.968    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.124     9.092 f  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774    11.866    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock reset fall edge)     15.000    15.000 f  
    P16                                               0.000    15.000 f  reset (IN)
                         net (fo=0)                   0.000    15.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378    16.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.884    17.262    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.100    17.362 f  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.718    18.079    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/G
                         clock pessimism              0.000    18.079    
                         clock uncertainty           -0.035    18.044    
    SLICE_X112Y54        LDCE (Recov_ldce_G_CLR)     -0.319    17.725    timer_reg[3]_LDC
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  5.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_LDC/CLR
                            (removal check against falling-edge clock reset  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (reset fall@5.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        2.506ns  (logic 0.300ns (11.952%)  route 2.207ns (88.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns = ( 6.415 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     5.255 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           0.956     6.211    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     6.256 f  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.251     7.506    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.404     5.404 f  reset_IBUF_inst/O
                         net (fo=43, routed)          0.500     5.904    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.056     5.960 f  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.456     6.415    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/G
                         clock pessimism              0.000     6.415    
                         clock uncertainty            0.035     6.450    
    SLICE_X112Y54        LDCE (Remov_ldce_G_CLR)     -0.067     6.383    timer_reg[3]_LDC
  -------------------------------------------------------------------
                         required time                         -6.383    
                         arrival time                           7.506    
  -------------------------------------------------------------------
                         slack                                  1.123    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  reset
  To Clock:  switch[0]

Setup :            0  Failing Endpoints,  Worst Slack        4.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.753ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.522ns  (required time - arrival time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_LDC/CLR
                            (recovery check against falling-edge clock switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (switch[0] rise@10.000ns - reset fall@5.000ns)
  Data Path Delay:        5.763ns  (logic 1.572ns (27.280%)  route 4.191ns (72.720%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 15.639 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.448     6.448 f  reset_IBUF_inst/O
                         net (fo=43, routed)          1.417     7.865    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     7.989 f  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774    10.763    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock switch[0] rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  switch[0] (IN)
                         net (fo=0)                   0.000    10.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.405    14.821    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.100    14.921 f  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.718    15.639    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/G
                         clock pessimism              0.000    15.639    
                         clock uncertainty           -0.035    15.603    
    SLICE_X112Y54        LDCE (Recov_ldce_G_CLR)     -0.319    15.284    timer_reg[3]_LDC
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  4.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.753ns  (arrival time - required time)
  Source:                 reset
                            (clock source 'reset'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_LDC/CLR
                            (removal check against falling-edge clock switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (switch[0] rise@0.000ns - reset fall@5.000ns)
  Data Path Delay:        5.054ns  (logic 1.478ns (29.238%)  route 3.577ns (70.762%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.421ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock reset fall edge)      5.000     5.000 f  
    P16                                               0.000     5.000 f  reset (IN)
                         net (fo=0)                   0.000     5.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         1.378     6.378 f  reset_IBUF_inst/O
                         net (fo=43, routed)          1.193     7.571    reset_IBUF
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.100     7.671 f  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.384    10.054    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.996     5.483    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.124     5.607 f  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.815     6.421    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/G
                         clock pessimism              0.000     6.421    
                         clock uncertainty            0.035     6.457    
    SLICE_X112Y54        LDCE (Remov_ldce_G_CLR)     -0.155     6.302    timer_reg[3]_LDC
  -------------------------------------------------------------------
                         required time                         -6.302    
                         arrival time                          10.054    
  -------------------------------------------------------------------
                         slack                                  3.753    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  switch[0]
  To Clock:  switch[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_LDC/CLR
                            (recovery check against falling-edge clock switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (switch[0] rise@10.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        6.866ns  (logic 1.611ns (23.462%)  route 5.255ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.639ns = ( 15.639 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.487     6.487 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           2.481     8.968    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.124     9.092 f  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           2.774    11.866    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock switch[0] rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  switch[0] (IN)
                         net (fo=0)                   0.000    10.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           3.405    14.821    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.100    14.921 f  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.718    15.639    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/G
                         clock pessimism              0.000    15.639    
                         clock uncertainty           -0.035    15.603    
    SLICE_X112Y54        LDCE (Recov_ldce_G_CLR)     -0.319    15.284    timer_reg[3]_LDC
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  3.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.559ns  (arrival time - required time)
  Source:                 switch[0]
                            (clock source 'switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_reg[3]_LDC/CLR
                            (removal check against falling-edge clock switch[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (switch[0] rise@0.000ns - switch[0] fall@5.000ns)
  Data Path Delay:        2.506ns  (logic 0.300ns (11.952%)  route 2.207ns (88.048%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock switch[0] fall edge)
                                                      5.000     5.000 f  
    F22                                               0.000     5.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     5.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     5.255 f  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           0.956     6.211    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I0_O)        0.045     6.256 f  timer_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           1.251     7.506    timer_reg[3]_LDC_i_2_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock switch[0] rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  switch_IBUF[0]_inst/O
                         net (fo=4, routed)           2.025     2.468    switch_IBUF[0]
    SLICE_X112Y54        LUT2 (Prop_lut2_I1_O)        0.056     2.524 f  timer_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.456     2.979    timer_reg[3]_LDC_i_1_n_0
    SLICE_X112Y54        LDCE                                         f  timer_reg[3]_LDC/G
                         clock pessimism              0.000     2.979    
                         clock uncertainty            0.035     3.015    
    SLICE_X112Y54        LDCE (Remov_ldce_G_CLR)     -0.067     2.948    timer_reg[3]_LDC
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           7.506    
  -------------------------------------------------------------------
                         slack                                  4.559    





