var searchData=
[
  ['readme',['Readme',['../md__readme.html',1,'']]],
  ['ram',['RAM',['../struct_l_c_d___type_def.html#adc6718425566b14d2201d6623b91dee4',1,'LCD_TypeDef']]],
  ['rcc_5fahbenr_5faesen',['RCC_AHBENR_AESEN',['../group___peripheral___registers___bits___definition.html#ga524cc652e296826620c38dcfd6c47e33',1,'stm32l1xx.h']]],
  ['rcc_5fahbenr_5fcrcen',['RCC_AHBENR_CRCEN',['../group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242',1,'RCC_AHBENR_CRCEN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242',1,'RCC_AHBENR_CRCEN():&#160;stm32l1xx.h']]],
  ['rcc_5fahbenr_5fdma1en',['RCC_AHBENR_DMA1EN',['../group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea',1,'RCC_AHBENR_DMA1EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea',1,'RCC_AHBENR_DMA1EN():&#160;stm32l1xx.h']]],
  ['rcc_5fahbenr_5fdma2en',['RCC_AHBENR_DMA2EN',['../group___peripheral___registers___bits___definition.html#ga5c1919d23da5027f6d44fda6963fc984',1,'stm32l1xx.h']]],
  ['rcc_5fahbenr_5fflitfen',['RCC_AHBENR_FLITFEN',['../group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a',1,'RCC_AHBENR_FLITFEN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a',1,'RCC_AHBENR_FLITFEN():&#160;stm32l1xx.h']]],
  ['rcc_5fahbenr_5ffsmcen',['RCC_AHBENR_FSMCEN',['../group___peripheral___registers___bits___definition.html#gaa9cb07b151b9ea4c8e34f2af743ee0ea',1,'stm32l1xx.h']]],
  ['rcc_5fahbenr_5fgpioaen',['RCC_AHBENR_GPIOAEN',['../group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619',1,'stm32l1xx.h']]],
  ['rcc_5fahbenr_5fgpioben',['RCC_AHBENR_GPIOBEN',['../group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec',1,'stm32l1xx.h']]],
  ['rcc_5fahbenr_5fgpiocen',['RCC_AHBENR_GPIOCEN',['../group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b',1,'stm32l1xx.h']]],
  ['rcc_5fahbenr_5fgpioden',['RCC_AHBENR_GPIODEN',['../group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890',1,'stm32l1xx.h']]],
  ['rcc_5fahbenr_5fgpioeen',['RCC_AHBENR_GPIOEEN',['../group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7',1,'stm32l1xx.h']]],
  ['rcc_5fahbenr_5fgpiofen',['RCC_AHBENR_GPIOFEN',['../group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39',1,'stm32l1xx.h']]],
  ['rcc_5fahbenr_5fgpiogen',['RCC_AHBENR_GPIOGEN',['../group___peripheral___registers___bits___definition.html#ga08e8871667788c394be6b1f1f6fc011c',1,'stm32l1xx.h']]],
  ['rcc_5fahbenr_5fgpiohen',['RCC_AHBENR_GPIOHEN',['../group___peripheral___registers___bits___definition.html#ga65735e58928263f9171aa04ce1784843',1,'stm32l1xx.h']]],
  ['rcc_5fahbenr_5fsramen',['RCC_AHBENR_SRAMEN',['../group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a',1,'stm32f10x.h']]],
  ['rcc_5fahblpenr_5faeslpen',['RCC_AHBLPENR_AESLPEN',['../group___peripheral___registers___bits___definition.html#ga9fe15cd310356d563c7f8b2080426cc4',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fcrclpen',['RCC_AHBLPENR_CRCLPEN',['../group___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fdma1lpen',['RCC_AHBLPENR_DMA1LPEN',['../group___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fdma2lpen',['RCC_AHBLPENR_DMA2LPEN',['../group___peripheral___registers___bits___definition.html#gae56b87b993eaa2db8ed40878f5eb09b1',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fflitflpen',['RCC_AHBLPENR_FLITFLPEN',['../group___peripheral___registers___bits___definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5ffsmclpen',['RCC_AHBLPENR_FSMCLPEN',['../group___peripheral___registers___bits___definition.html#gac5cb3be5b5487c88828749216b1d90fa',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fgpioalpen',['RCC_AHBLPENR_GPIOALPEN',['../group___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fgpioblpen',['RCC_AHBLPENR_GPIOBLPEN',['../group___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fgpioclpen',['RCC_AHBLPENR_GPIOCLPEN',['../group___peripheral___registers___bits___definition.html#ga31961dd470a5be30373cd496ae6da055',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fgpiodlpen',['RCC_AHBLPENR_GPIODLPEN',['../group___peripheral___registers___bits___definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fgpioelpen',['RCC_AHBLPENR_GPIOELPEN',['../group___peripheral___registers___bits___definition.html#ga8ac3d2e5547dc444ed2f7c9341a2f169',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fgpioflpen',['RCC_AHBLPENR_GPIOFLPEN',['../group___peripheral___registers___bits___definition.html#ga2ccf09da13567020955294a1038b1a06',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fgpioglpen',['RCC_AHBLPENR_GPIOGLPEN',['../group___peripheral___registers___bits___definition.html#gaa3acb185874ae6fa030ad69bea267c63',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fgpiohlpen',['RCC_AHBLPENR_GPIOHLPEN',['../group___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42',1,'stm32l1xx.h']]],
  ['rcc_5fahblpenr_5fsramlpen',['RCC_AHBLPENR_SRAMLPEN',['../group___peripheral___registers___bits___definition.html#gaed1d1c5701ec18542e7a22c429a1cee8',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5faesrst',['RCC_AHBRSTR_AESRST',['../group___peripheral___registers___bits___definition.html#ga13c85410e6181343c5e0591d0e0a14fc',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fcrcrst',['RCC_AHBRSTR_CRCRST',['../group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fdma1rst',['RCC_AHBRSTR_DMA1RST',['../group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fdma2rst',['RCC_AHBRSTR_DMA2RST',['../group___peripheral___registers___bits___definition.html#ga1443b5b3b8808f0b619597431f4acfe7',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fflitfrst',['RCC_AHBRSTR_FLITFRST',['../group___peripheral___registers___bits___definition.html#ga14792d6944967d58822d13c720f83ee8',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5ffsmcrst',['RCC_AHBRSTR_FSMCRST',['../group___peripheral___registers___bits___definition.html#gad6d5b3a4fe1beddcef4be6700702b06e',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fgpioarst',['RCC_AHBRSTR_GPIOARST',['../group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fgpiobrst',['RCC_AHBRSTR_GPIOBRST',['../group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fgpiocrst',['RCC_AHBRSTR_GPIOCRST',['../group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fgpiodrst',['RCC_AHBRSTR_GPIODRST',['../group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fgpioerst',['RCC_AHBRSTR_GPIOERST',['../group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fgpiofrst',['RCC_AHBRSTR_GPIOFRST',['../group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fgpiogrst',['RCC_AHBRSTR_GPIOGRST',['../group___peripheral___registers___bits___definition.html#gacfdb99f798146b522d736f74f32b9693',1,'stm32l1xx.h']]],
  ['rcc_5fahbrstr_5fgpiohrst',['RCC_AHBRSTR_GPIOHRST',['../group___peripheral___registers___bits___definition.html#ga4641a35381254234afb284547689e43c',1,'stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fbkpen',['RCC_APB1ENR_BKPEN',['../group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54',1,'stm32f10x.h']]],
  ['rcc_5fapb1enr_5fcan1en',['RCC_APB1ENR_CAN1EN',['../group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29',1,'stm32f10x.h']]],
  ['rcc_5fapb1enr_5fcompen',['RCC_APB1ENR_COMPEN',['../group___peripheral___registers___bits___definition.html#ga25307398c31b0f372cad700d4c0d26ed',1,'stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fdacen',['RCC_APB1ENR_DACEN',['../group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132',1,'stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fi2c1en',['RCC_APB1ENR_I2C1EN',['../group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e',1,'RCC_APB1ENR_I2C1EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e',1,'RCC_APB1ENR_I2C1EN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fi2c2en',['RCC_APB1ENR_I2C2EN',['../group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6',1,'RCC_APB1ENR_I2C2EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6',1,'RCC_APB1ENR_I2C2EN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1enr_5flcden',['RCC_APB1ENR_LCDEN',['../group___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12',1,'stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fpwren',['RCC_APB1ENR_PWREN',['../group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60',1,'RCC_APB1ENR_PWREN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60',1,'RCC_APB1ENR_PWREN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fspi2en',['RCC_APB1ENR_SPI2EN',['../group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be',1,'RCC_APB1ENR_SPI2EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be',1,'RCC_APB1ENR_SPI2EN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fspi3en',['RCC_APB1ENR_SPI3EN',['../group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083',1,'stm32l1xx.h']]],
  ['rcc_5fapb1enr_5ftim2en',['RCC_APB1ENR_TIM2EN',['../group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610',1,'RCC_APB1ENR_TIM2EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610',1,'RCC_APB1ENR_TIM2EN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1enr_5ftim3en',['RCC_APB1ENR_TIM3EN',['../group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7',1,'RCC_APB1ENR_TIM3EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7',1,'RCC_APB1ENR_TIM3EN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1enr_5ftim4en',['RCC_APB1ENR_TIM4EN',['../group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461',1,'RCC_APB1ENR_TIM4EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461',1,'RCC_APB1ENR_TIM4EN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1enr_5ftim5en',['RCC_APB1ENR_TIM5EN',['../group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4',1,'stm32l1xx.h']]],
  ['rcc_5fapb1enr_5ftim6en',['RCC_APB1ENR_TIM6EN',['../group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c',1,'stm32l1xx.h']]],
  ['rcc_5fapb1enr_5ftim7en',['RCC_APB1ENR_TIM7EN',['../group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990',1,'stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fuart4en',['RCC_APB1ENR_UART4EN',['../group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46',1,'stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fuart5en',['RCC_APB1ENR_UART5EN',['../group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e',1,'stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fusart2en',['RCC_APB1ENR_USART2EN',['../group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d',1,'RCC_APB1ENR_USART2EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d',1,'RCC_APB1ENR_USART2EN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fusart3en',['RCC_APB1ENR_USART3EN',['../group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298',1,'RCC_APB1ENR_USART3EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298',1,'RCC_APB1ENR_USART3EN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fusben',['RCC_APB1ENR_USBEN',['../group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f',1,'stm32l1xx.h']]],
  ['rcc_5fapb1enr_5fwwdgen',['RCC_APB1ENR_WWDGEN',['../group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733',1,'RCC_APB1ENR_WWDGEN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733',1,'RCC_APB1ENR_WWDGEN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fcomplpen',['RCC_APB1LPENR_COMPLPEN',['../group___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fdaclpen',['RCC_APB1LPENR_DACLPEN',['../group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fi2c1lpen',['RCC_APB1LPENR_I2C1LPEN',['../group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fi2c2lpen',['RCC_APB1LPENR_I2C2LPEN',['../group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5flcdlpen',['RCC_APB1LPENR_LCDLPEN',['../group___peripheral___registers___bits___definition.html#gaf15ead8015b411490cdf8fb7a2355716',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fpwrlpen',['RCC_APB1LPENR_PWRLPEN',['../group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fspi2lpen',['RCC_APB1LPENR_SPI2LPEN',['../group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fspi3lpen',['RCC_APB1LPENR_SPI3LPEN',['../group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5ftim2lpen',['RCC_APB1LPENR_TIM2LPEN',['../group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5ftim3lpen',['RCC_APB1LPENR_TIM3LPEN',['../group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5ftim4lpen',['RCC_APB1LPENR_TIM4LPEN',['../group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5ftim5lpen',['RCC_APB1LPENR_TIM5LPEN',['../group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5ftim6lpen',['RCC_APB1LPENR_TIM6LPEN',['../group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5ftim7lpen',['RCC_APB1LPENR_TIM7LPEN',['../group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fuart4lpen',['RCC_APB1LPENR_UART4LPEN',['../group___peripheral___registers___bits___definition.html#ga88fe1e9cf93caa4e02de35e92e55834d',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fuart5lpen',['RCC_APB1LPENR_UART5LPEN',['../group___peripheral___registers___bits___definition.html#ga3de908135d9c9e74c598f7bf1e88fb34',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fusart2lpen',['RCC_APB1LPENR_USART2LPEN',['../group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fusart3lpen',['RCC_APB1LPENR_USART3LPEN',['../group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fusblpen',['RCC_APB1LPENR_USBLPEN',['../group___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e',1,'stm32l1xx.h']]],
  ['rcc_5fapb1lpenr_5fwwdglpen',['RCC_APB1LPENR_WWDGLPEN',['../group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b',1,'stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fbkprst',['RCC_APB1RSTR_BKPRST',['../group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0',1,'stm32f10x.h']]],
  ['rcc_5fapb1rstr_5fcan1rst',['RCC_APB1RSTR_CAN1RST',['../group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242',1,'stm32f10x.h']]],
  ['rcc_5fapb1rstr_5fcomprst',['RCC_APB1RSTR_COMPRST',['../group___peripheral___registers___bits___definition.html#ga8895a90782d329bed4152b0bcf8266f7',1,'stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fdacrst',['RCC_APB1RSTR_DACRST',['../group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564',1,'stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fi2c1rst',['RCC_APB1RSTR_I2C1RST',['../group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93',1,'RCC_APB1RSTR_I2C1RST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93',1,'RCC_APB1RSTR_I2C1RST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fi2c2rst',['RCC_APB1RSTR_I2C2RST',['../group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3',1,'RCC_APB1RSTR_I2C2RST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3',1,'RCC_APB1RSTR_I2C2RST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5flcdrst',['RCC_APB1RSTR_LCDRST',['../group___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede',1,'stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fpwrrst',['RCC_APB1RSTR_PWRRST',['../group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a',1,'RCC_APB1RSTR_PWRRST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a',1,'RCC_APB1RSTR_PWRRST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fspi2rst',['RCC_APB1RSTR_SPI2RST',['../group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea',1,'RCC_APB1RSTR_SPI2RST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea',1,'RCC_APB1RSTR_SPI2RST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fspi3rst',['RCC_APB1RSTR_SPI3RST',['../group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b',1,'stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5ftim2rst',['RCC_APB1RSTR_TIM2RST',['../group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d',1,'RCC_APB1RSTR_TIM2RST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d',1,'RCC_APB1RSTR_TIM2RST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5ftim3rst',['RCC_APB1RSTR_TIM3RST',['../group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9',1,'RCC_APB1RSTR_TIM3RST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9',1,'RCC_APB1RSTR_TIM3RST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5ftim4rst',['RCC_APB1RSTR_TIM4RST',['../group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570',1,'RCC_APB1RSTR_TIM4RST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570',1,'RCC_APB1RSTR_TIM4RST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5ftim5rst',['RCC_APB1RSTR_TIM5RST',['../group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552',1,'stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5ftim6rst',['RCC_APB1RSTR_TIM6RST',['../group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383',1,'stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5ftim7rst',['RCC_APB1RSTR_TIM7RST',['../group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760',1,'stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fuart4rst',['RCC_APB1RSTR_UART4RST',['../group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b',1,'stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fuart5rst',['RCC_APB1RSTR_UART5RST',['../group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee',1,'stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fusart2rst',['RCC_APB1RSTR_USART2RST',['../group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5',1,'RCC_APB1RSTR_USART2RST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5',1,'RCC_APB1RSTR_USART2RST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fusart3rst',['RCC_APB1RSTR_USART3RST',['../group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194',1,'RCC_APB1RSTR_USART3RST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194',1,'RCC_APB1RSTR_USART3RST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fusbrst',['RCC_APB1RSTR_USBRST',['../group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f',1,'stm32l1xx.h']]],
  ['rcc_5fapb1rstr_5fwwdgrst',['RCC_APB1RSTR_WWDGRST',['../group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94',1,'RCC_APB1RSTR_WWDGRST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94',1,'RCC_APB1RSTR_WWDGRST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb2enr_5fadc1en',['RCC_APB2ENR_ADC1EN',['../group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42',1,'RCC_APB2ENR_ADC1EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42',1,'RCC_APB2ENR_ADC1EN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb2enr_5fadc2en',['RCC_APB2ENR_ADC2EN',['../group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445',1,'stm32f10x.h']]],
  ['rcc_5fapb2enr_5fafioen',['RCC_APB2ENR_AFIOEN',['../group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6',1,'stm32f10x.h']]],
  ['rcc_5fapb2enr_5fiopaen',['RCC_APB2ENR_IOPAEN',['../group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27',1,'stm32f10x.h']]],
  ['rcc_5fapb2enr_5fiopben',['RCC_APB2ENR_IOPBEN',['../group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9',1,'stm32f10x.h']]],
  ['rcc_5fapb2enr_5fiopcen',['RCC_APB2ENR_IOPCEN',['../group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c',1,'stm32f10x.h']]],
  ['rcc_5fapb2enr_5fiopden',['RCC_APB2ENR_IOPDEN',['../group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83',1,'stm32f10x.h']]],
  ['rcc_5fapb2enr_5fiopeen',['RCC_APB2ENR_IOPEEN',['../group___peripheral___registers___bits___definition.html#gae6193d7181f2f19656f08d40182b6f9d',1,'stm32f10x.h']]],
  ['rcc_5fapb2enr_5fsdioen',['RCC_APB2ENR_SDIOEN',['../group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8',1,'stm32l1xx.h']]],
  ['rcc_5fapb2enr_5fspi1en',['RCC_APB2ENR_SPI1EN',['../group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f',1,'RCC_APB2ENR_SPI1EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f',1,'RCC_APB2ENR_SPI1EN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb2enr_5fsyscfgen',['RCC_APB2ENR_SYSCFGEN',['../group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da',1,'stm32l1xx.h']]],
  ['rcc_5fapb2enr_5ftim10en',['RCC_APB2ENR_TIM10EN',['../group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055',1,'stm32l1xx.h']]],
  ['rcc_5fapb2enr_5ftim11en',['RCC_APB2ENR_TIM11EN',['../group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188',1,'stm32l1xx.h']]],
  ['rcc_5fapb2enr_5ftim1en',['RCC_APB2ENR_TIM1EN',['../group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc',1,'stm32f10x.h']]],
  ['rcc_5fapb2enr_5ftim9en',['RCC_APB2ENR_TIM9EN',['../group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065',1,'stm32l1xx.h']]],
  ['rcc_5fapb2enr_5fusart1en',['RCC_APB2ENR_USART1EN',['../group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3',1,'RCC_APB2ENR_USART1EN():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3',1,'RCC_APB2ENR_USART1EN():&#160;stm32l1xx.h']]],
  ['rcc_5fapb2lpenr_5fadc1lpen',['RCC_APB2LPENR_ADC1LPEN',['../group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab',1,'stm32l1xx.h']]],
  ['rcc_5fapb2lpenr_5fsdiolpen',['RCC_APB2LPENR_SDIOLPEN',['../group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc',1,'stm32l1xx.h']]],
  ['rcc_5fapb2lpenr_5fspi1lpen',['RCC_APB2LPENR_SPI1LPEN',['../group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa',1,'stm32l1xx.h']]],
  ['rcc_5fapb2lpenr_5fsyscfglpen',['RCC_APB2LPENR_SYSCFGLPEN',['../group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e',1,'stm32l1xx.h']]],
  ['rcc_5fapb2lpenr_5ftim10lpen',['RCC_APB2LPENR_TIM10LPEN',['../group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6',1,'stm32l1xx.h']]],
  ['rcc_5fapb2lpenr_5ftim11lpen',['RCC_APB2LPENR_TIM11LPEN',['../group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94',1,'stm32l1xx.h']]],
  ['rcc_5fapb2lpenr_5ftim9lpen',['RCC_APB2LPENR_TIM9LPEN',['../group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1',1,'stm32l1xx.h']]],
  ['rcc_5fapb2lpenr_5fusart1lpen',['RCC_APB2LPENR_USART1LPEN',['../group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98',1,'stm32l1xx.h']]],
  ['rcc_5fapb2rstr_5fadc1rst',['RCC_APB2RSTR_ADC1RST',['../group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a',1,'RCC_APB2RSTR_ADC1RST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a',1,'RCC_APB2RSTR_ADC1RST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb2rstr_5fadc2rst',['RCC_APB2RSTR_ADC2RST',['../group___peripheral___registers___bits___definition.html#ga080ce46887825380c2c3aa902f31c3ae',1,'stm32f10x.h']]],
  ['rcc_5fapb2rstr_5fafiorst',['RCC_APB2RSTR_AFIORST',['../group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165',1,'stm32f10x.h']]],
  ['rcc_5fapb2rstr_5fioparst',['RCC_APB2RSTR_IOPARST',['../group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde',1,'stm32f10x.h']]],
  ['rcc_5fapb2rstr_5fiopbrst',['RCC_APB2RSTR_IOPBRST',['../group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8',1,'stm32f10x.h']]],
  ['rcc_5fapb2rstr_5fiopcrst',['RCC_APB2RSTR_IOPCRST',['../group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9',1,'stm32f10x.h']]],
  ['rcc_5fapb2rstr_5fiopdrst',['RCC_APB2RSTR_IOPDRST',['../group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df',1,'stm32f10x.h']]],
  ['rcc_5fapb2rstr_5fioperst',['RCC_APB2RSTR_IOPERST',['../group___peripheral___registers___bits___definition.html#ga881a72d9654ea036eabb104279b8d5e8',1,'stm32f10x.h']]],
  ['rcc_5fapb2rstr_5fsdiorst',['RCC_APB2RSTR_SDIORST',['../group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d',1,'stm32l1xx.h']]],
  ['rcc_5fapb2rstr_5fspi1rst',['RCC_APB2RSTR_SPI1RST',['../group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb',1,'RCC_APB2RSTR_SPI1RST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb',1,'RCC_APB2RSTR_SPI1RST():&#160;stm32l1xx.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst',['RCC_APB2RSTR_SYSCFGRST',['../group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d',1,'stm32l1xx.h']]],
  ['rcc_5fapb2rstr_5ftim10rst',['RCC_APB2RSTR_TIM10RST',['../group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42',1,'stm32l1xx.h']]],
  ['rcc_5fapb2rstr_5ftim11rst',['RCC_APB2RSTR_TIM11RST',['../group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c',1,'stm32l1xx.h']]],
  ['rcc_5fapb2rstr_5ftim1rst',['RCC_APB2RSTR_TIM1RST',['../group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6',1,'stm32f10x.h']]],
  ['rcc_5fapb2rstr_5ftim9rst',['RCC_APB2RSTR_TIM9RST',['../group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af',1,'stm32l1xx.h']]],
  ['rcc_5fapb2rstr_5fusart1rst',['RCC_APB2RSTR_USART1RST',['../group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41',1,'RCC_APB2RSTR_USART1RST():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41',1,'RCC_APB2RSTR_USART1RST():&#160;stm32l1xx.h']]],
  ['rcc_5fbdcr_5fbdrst',['RCC_BDCR_BDRST',['../group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2',1,'stm32f10x.h']]],
  ['rcc_5fbdcr_5flsebyp',['RCC_BDCR_LSEBYP',['../group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0',1,'stm32f10x.h']]],
  ['rcc_5fbdcr_5flseon',['RCC_BDCR_LSEON',['../group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead',1,'stm32f10x.h']]],
  ['rcc_5fbdcr_5flserdy',['RCC_BDCR_LSERDY',['../group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c',1,'stm32f10x.h']]],
  ['rcc_5fbdcr_5frtcen',['RCC_BDCR_RTCEN',['../group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53',1,'stm32f10x.h']]],
  ['rcc_5fbdcr_5frtcsel',['RCC_BDCR_RTCSEL',['../group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40',1,'stm32f10x.h']]],
  ['rcc_5fbdcr_5frtcsel_5f0',['RCC_BDCR_RTCSEL_0',['../group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0',1,'stm32f10x.h']]],
  ['rcc_5fbdcr_5frtcsel_5f1',['RCC_BDCR_RTCSEL_1',['../group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4',1,'stm32f10x.h']]],
  ['rcc_5fbdcr_5frtcsel_5fhse',['RCC_BDCR_RTCSEL_HSE',['../group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e',1,'stm32f10x.h']]],
  ['rcc_5fbdcr_5frtcsel_5flse',['RCC_BDCR_RTCSEL_LSE',['../group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205',1,'stm32f10x.h']]],
  ['rcc_5fbdcr_5frtcsel_5flsi',['RCC_BDCR_RTCSEL_LSI',['../group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd',1,'stm32f10x.h']]],
  ['rcc_5fbdcr_5frtcsel_5fnoclock',['RCC_BDCR_RTCSEL_NOCLOCK',['../group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fadcpre',['RCC_CFGR_ADCPRE',['../group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fadcpre_5f0',['RCC_CFGR_ADCPRE_0',['../group___peripheral___registers___bits___definition.html#ga7c74a8025b95975be34bee12dc470c48',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fadcpre_5f1',['RCC_CFGR_ADCPRE_1',['../group___peripheral___registers___bits___definition.html#ga81b5aa588027e12ad1483885db4db3a8',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fadcpre_5fdiv2',['RCC_CFGR_ADCPRE_DIV2',['../group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fadcpre_5fdiv4',['RCC_CFGR_ADCPRE_DIV4',['../group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fadcpre_5fdiv6',['RCC_CFGR_ADCPRE_DIV6',['../group___peripheral___registers___bits___definition.html#ga8337d95f8480d74072e817540a333b6c',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fadcpre_5fdiv8',['RCC_CFGR_ADCPRE_DIV8',['../group___peripheral___registers___bits___definition.html#ga7898d2e86664877dc43fbc2421a16347',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fhpre',['RCC_CFGR_HPRE',['../group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea',1,'RCC_CFGR_HPRE():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea',1,'RCC_CFGR_HPRE():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea',1,'RCC_CFGR_HPRE():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea',1,'RCC_CFGR_HPRE():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f0',['RCC_CFGR_HPRE_0',['../group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172',1,'RCC_CFGR_HPRE_0():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172',1,'RCC_CFGR_HPRE_0():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172',1,'RCC_CFGR_HPRE_0():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172',1,'RCC_CFGR_HPRE_0():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f1',['RCC_CFGR_HPRE_1',['../group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599',1,'RCC_CFGR_HPRE_1():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599',1,'RCC_CFGR_HPRE_1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599',1,'RCC_CFGR_HPRE_1():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599',1,'RCC_CFGR_HPRE_1():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f2',['RCC_CFGR_HPRE_2',['../group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3',1,'RCC_CFGR_HPRE_2():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3',1,'RCC_CFGR_HPRE_2():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3',1,'RCC_CFGR_HPRE_2():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3',1,'RCC_CFGR_HPRE_2():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5f3',['RCC_CFGR_HPRE_3',['../group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286',1,'RCC_CFGR_HPRE_3():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286',1,'RCC_CFGR_HPRE_3():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286',1,'RCC_CFGR_HPRE_3():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286',1,'RCC_CFGR_HPRE_3():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv1',['RCC_CFGR_HPRE_DIV1',['../group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84',1,'RCC_CFGR_HPRE_DIV1():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84',1,'RCC_CFGR_HPRE_DIV1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84',1,'RCC_CFGR_HPRE_DIV1():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84',1,'RCC_CFGR_HPRE_DIV1():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv128',['RCC_CFGR_HPRE_DIV128',['../group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab',1,'RCC_CFGR_HPRE_DIV128():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab',1,'RCC_CFGR_HPRE_DIV128():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab',1,'RCC_CFGR_HPRE_DIV128():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab',1,'RCC_CFGR_HPRE_DIV128():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv16',['RCC_CFGR_HPRE_DIV16',['../group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815',1,'RCC_CFGR_HPRE_DIV16():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815',1,'RCC_CFGR_HPRE_DIV16():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815',1,'RCC_CFGR_HPRE_DIV16():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815',1,'RCC_CFGR_HPRE_DIV16():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv2',['RCC_CFGR_HPRE_DIV2',['../group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea',1,'RCC_CFGR_HPRE_DIV2():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea',1,'RCC_CFGR_HPRE_DIV2():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea',1,'RCC_CFGR_HPRE_DIV2():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea',1,'RCC_CFGR_HPRE_DIV2():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv256',['RCC_CFGR_HPRE_DIV256',['../group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b',1,'RCC_CFGR_HPRE_DIV256():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b',1,'RCC_CFGR_HPRE_DIV256():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b',1,'RCC_CFGR_HPRE_DIV256():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b',1,'RCC_CFGR_HPRE_DIV256():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv4',['RCC_CFGR_HPRE_DIV4',['../group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91',1,'RCC_CFGR_HPRE_DIV4():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91',1,'RCC_CFGR_HPRE_DIV4():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91',1,'RCC_CFGR_HPRE_DIV4():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91',1,'RCC_CFGR_HPRE_DIV4():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv512',['RCC_CFGR_HPRE_DIV512',['../group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0',1,'RCC_CFGR_HPRE_DIV512():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0',1,'RCC_CFGR_HPRE_DIV512():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0',1,'RCC_CFGR_HPRE_DIV512():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0',1,'RCC_CFGR_HPRE_DIV512():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv64',['RCC_CFGR_HPRE_DIV64',['../group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370',1,'RCC_CFGR_HPRE_DIV64():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370',1,'RCC_CFGR_HPRE_DIV64():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370',1,'RCC_CFGR_HPRE_DIV64():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370',1,'RCC_CFGR_HPRE_DIV64():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv8',['RCC_CFGR_HPRE_DIV8',['../group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058',1,'RCC_CFGR_HPRE_DIV8():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058',1,'RCC_CFGR_HPRE_DIV8():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058',1,'RCC_CFGR_HPRE_DIV8():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058',1,'RCC_CFGR_HPRE_DIV8():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fmco',['RCC_CFGR_MCO',['../group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fmco_5f0',['RCC_CFGR_MCO_0',['../group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fmco_5f1',['RCC_CFGR_MCO_1',['../group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fmco_5f2',['RCC_CFGR_MCO_2',['../group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fmco_5fdiv1',['RCC_CFGR_MCO_DIV1',['../group___peripheral___registers___bits___definition.html#gae8dc46f3c11cef325d28f49a62bc4ac6',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5fdiv16',['RCC_CFGR_MCO_DIV16',['../group___peripheral___registers___bits___definition.html#ga8da7d9083ad13d0a8b8e7d5e35d6346c',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5fdiv2',['RCC_CFGR_MCO_DIV2',['../group___peripheral___registers___bits___definition.html#ga5de45047037537d2dc34f99caba9d69e',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5fdiv4',['RCC_CFGR_MCO_DIV4',['../group___peripheral___registers___bits___definition.html#gac0ff81e3f81e83e9250d3bb2934012e8',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5fdiv8',['RCC_CFGR_MCO_DIV8',['../group___peripheral___registers___bits___definition.html#gaac99eea3f711a169fb64bd0ddaf99e5a',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5fhse',['RCC_CFGR_MCO_HSE',['../group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70',1,'RCC_CFGR_MCO_HSE():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70',1,'RCC_CFGR_MCO_HSE():&#160;stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5fhsi',['RCC_CFGR_MCO_HSI',['../group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1',1,'RCC_CFGR_MCO_HSI():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1',1,'RCC_CFGR_MCO_HSI():&#160;stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5flse',['RCC_CFGR_MCO_LSE',['../group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5flsi',['RCC_CFGR_MCO_LSI',['../group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5fmsi',['RCC_CFGR_MCO_MSI',['../group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5fnoclock',['RCC_CFGR_MCO_NOCLOCK',['../group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d',1,'RCC_CFGR_MCO_NOCLOCK():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d',1,'RCC_CFGR_MCO_NOCLOCK():&#160;stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5fpll',['RCC_CFGR_MCO_PLL',['../group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6',1,'RCC_CFGR_MCO_PLL():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6',1,'RCC_CFGR_MCO_PLL():&#160;stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmco_5fsysclk',['RCC_CFGR_MCO_SYSCLK',['../group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181',1,'RCC_CFGR_MCO_SYSCLK():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181',1,'RCC_CFGR_MCO_SYSCLK():&#160;stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmcopre',['RCC_CFGR_MCOPRE',['../group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5f0',['RCC_CFGR_MCOPRE_0',['../group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5f1',['RCC_CFGR_MCOPRE_1',['../group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmcopre_5f2',['RCC_CFGR_MCOPRE_2',['../group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmcosel',['RCC_CFGR_MCOSEL',['../group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5f0',['RCC_CFGR_MCOSEL_0',['../group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5f1',['RCC_CFGR_MCOSEL_1',['../group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fmcosel_5f2',['RCC_CFGR_MCOSEL_2',['../group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fplldiv',['RCC_CFGR_PLLDIV',['../group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fplldiv1',['RCC_CFGR_PLLDIV1',['../group___peripheral___registers___bits___definition.html#ga5669c495ac2762698d349448b22a2be5',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fplldiv2',['RCC_CFGR_PLLDIV2',['../group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fplldiv3',['RCC_CFGR_PLLDIV3',['../group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fplldiv4',['RCC_CFGR_PLLDIV4',['../group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fplldiv_5f0',['RCC_CFGR_PLLDIV_0',['../group___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fplldiv_5f1',['RCC_CFGR_PLLDIV_1',['../group___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul',['RCC_CFGR_PLLMUL',['../group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul12',['RCC_CFGR_PLLMUL12',['../group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul16',['RCC_CFGR_PLLMUL16',['../group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul24',['RCC_CFGR_PLLMUL24',['../group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul3',['RCC_CFGR_PLLMUL3',['../group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul32',['RCC_CFGR_PLLMUL32',['../group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul4',['RCC_CFGR_PLLMUL4',['../group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul48',['RCC_CFGR_PLLMUL48',['../group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul6',['RCC_CFGR_PLLMUL6',['../group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul8',['RCC_CFGR_PLLMUL8',['../group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul_5f0',['RCC_CFGR_PLLMUL_0',['../group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul_5f1',['RCC_CFGR_PLLMUL_1',['../group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul_5f2',['RCC_CFGR_PLLMUL_2',['../group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmul_5f3',['RCC_CFGR_PLLMUL_3',['../group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllmull',['RCC_CFGR_PLLMULL',['../group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull10',['RCC_CFGR_PLLMULL10',['../group___peripheral___registers___bits___definition.html#gae07bb87d09d30874a5eebb32510f647f',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull11',['RCC_CFGR_PLLMULL11',['../group___peripheral___registers___bits___definition.html#gad338c178459b97d617398dca92b2a699',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull12',['RCC_CFGR_PLLMULL12',['../group___peripheral___registers___bits___definition.html#ga79000f4e48edc56ee6ff315b64dcbfa5',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull13',['RCC_CFGR_PLLMULL13',['../group___peripheral___registers___bits___definition.html#ga647a6f3d6de31737ca95de9db3925274',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull14',['RCC_CFGR_PLLMULL14',['../group___peripheral___registers___bits___definition.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull15',['RCC_CFGR_PLLMULL15',['../group___peripheral___registers___bits___definition.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull16',['RCC_CFGR_PLLMULL16',['../group___peripheral___registers___bits___definition.html#gaecd78b92c36f3a3aafc6cc8fbf90a7e7',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull2',['RCC_CFGR_PLLMULL2',['../group___peripheral___registers___bits___definition.html#gaa19a3c7d27836012150a86fd9c950cdf',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull3',['RCC_CFGR_PLLMULL3',['../group___peripheral___registers___bits___definition.html#gaeb4c410e818f5a68d58a723e7355e6e8',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull4',['RCC_CFGR_PLLMULL4',['../group___peripheral___registers___bits___definition.html#ga6066f758a13c7686d1dc709ac0a7d976',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull5',['RCC_CFGR_PLLMULL5',['../group___peripheral___registers___bits___definition.html#gaf2290e27c9c1b64d2dd076652db40a68',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull6',['RCC_CFGR_PLLMULL6',['../group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull7',['RCC_CFGR_PLLMULL7',['../group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull8',['RCC_CFGR_PLLMULL8',['../group___peripheral___registers___bits___definition.html#ga95d6580b1595ff2d5c3383218370cfca',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull9',['RCC_CFGR_PLLMULL9',['../group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull_5f0',['RCC_CFGR_PLLMULL_0',['../group___peripheral___registers___bits___definition.html#gafb6ca064b9e67d2b5b9b432e34784af5',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull_5f1',['RCC_CFGR_PLLMULL_1',['../group___peripheral___registers___bits___definition.html#ga81c7cc1ebda470255592844cbd05ee1c',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull_5f2',['RCC_CFGR_PLLMULL_2',['../group___peripheral___registers___bits___definition.html#gab26410b868aa7b07921560f91852a791',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllmull_5f3',['RCC_CFGR_PLLMULL_3',['../group___peripheral___registers___bits___definition.html#gacce99349c21265ea13b8fe3c9bcda130',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllsrc',['RCC_CFGR_PLLSRC',['../group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57',1,'RCC_CFGR_PLLSRC():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57',1,'RCC_CFGR_PLLSRC():&#160;stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhse',['RCC_CFGR_PLLSRC_HSE',['../group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4',1,'RCC_CFGR_PLLSRC_HSE():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4',1,'RCC_CFGR_PLLSRC_HSE():&#160;stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhsi',['RCC_CFGR_PLLSRC_HSI',['../group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhsi_5fdiv2',['RCC_CFGR_PLLSRC_HSI_Div2',['../group___peripheral___registers___bits___definition.html#ga58bda37be3c298f91ff14a2840639f11',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllxtpre',['RCC_CFGR_PLLXTPRE',['../group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllxtpre_5fhse',['RCC_CFGR_PLLXTPRE_HSE',['../group___peripheral___registers___bits___definition.html#ga59b5fd80bf935fe93794603e8ce0236c',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fpllxtpre_5fhse_5fdiv2',['RCC_CFGR_PLLXTPRE_HSE_Div2',['../group___peripheral___registers___bits___definition.html#ga08ff9511dabb7140e85b2b9260087ba8',1,'stm32f10x.h']]],
  ['rcc_5fcfgr_5fppre1',['RCC_CFGR_PPRE1',['../group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412',1,'RCC_CFGR_PPRE1():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412',1,'RCC_CFGR_PPRE1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412',1,'RCC_CFGR_PPRE1():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412',1,'RCC_CFGR_PPRE1():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre1_5f0',['RCC_CFGR_PPRE1_0',['../group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7',1,'RCC_CFGR_PPRE1_0():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7',1,'RCC_CFGR_PPRE1_0():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7',1,'RCC_CFGR_PPRE1_0():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7',1,'RCC_CFGR_PPRE1_0():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre1_5f1',['RCC_CFGR_PPRE1_1',['../group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2',1,'RCC_CFGR_PPRE1_1():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2',1,'RCC_CFGR_PPRE1_1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2',1,'RCC_CFGR_PPRE1_1():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2',1,'RCC_CFGR_PPRE1_1():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre1_5f2',['RCC_CFGR_PPRE1_2',['../group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f',1,'RCC_CFGR_PPRE1_2():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f',1,'RCC_CFGR_PPRE1_2():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f',1,'RCC_CFGR_PPRE1_2():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f',1,'RCC_CFGR_PPRE1_2():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv1',['RCC_CFGR_PPRE1_DIV1',['../group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11',1,'RCC_CFGR_PPRE1_DIV1():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11',1,'RCC_CFGR_PPRE1_DIV1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11',1,'RCC_CFGR_PPRE1_DIV1():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11',1,'RCC_CFGR_PPRE1_DIV1():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv16',['RCC_CFGR_PPRE1_DIV16',['../group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f',1,'RCC_CFGR_PPRE1_DIV16():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f',1,'RCC_CFGR_PPRE1_DIV16():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f',1,'RCC_CFGR_PPRE1_DIV16():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f',1,'RCC_CFGR_PPRE1_DIV16():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv2',['RCC_CFGR_PPRE1_DIV2',['../group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d',1,'RCC_CFGR_PPRE1_DIV2():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d',1,'RCC_CFGR_PPRE1_DIV2():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d',1,'RCC_CFGR_PPRE1_DIV2():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d',1,'RCC_CFGR_PPRE1_DIV2():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv4',['RCC_CFGR_PPRE1_DIV4',['../group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae',1,'RCC_CFGR_PPRE1_DIV4():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae',1,'RCC_CFGR_PPRE1_DIV4():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae',1,'RCC_CFGR_PPRE1_DIV4():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae',1,'RCC_CFGR_PPRE1_DIV4():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre1_5fdiv8',['RCC_CFGR_PPRE1_DIV8',['../group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72',1,'RCC_CFGR_PPRE1_DIV8():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72',1,'RCC_CFGR_PPRE1_DIV8():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72',1,'RCC_CFGR_PPRE1_DIV8():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72',1,'RCC_CFGR_PPRE1_DIV8():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre2',['RCC_CFGR_PPRE2',['../group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311',1,'RCC_CFGR_PPRE2():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311',1,'RCC_CFGR_PPRE2():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311',1,'RCC_CFGR_PPRE2():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311',1,'RCC_CFGR_PPRE2():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre2_5f0',['RCC_CFGR_PPRE2_0',['../group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9',1,'RCC_CFGR_PPRE2_0():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9',1,'RCC_CFGR_PPRE2_0():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9',1,'RCC_CFGR_PPRE2_0():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9',1,'RCC_CFGR_PPRE2_0():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre2_5f1',['RCC_CFGR_PPRE2_1',['../group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f',1,'RCC_CFGR_PPRE2_1():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f',1,'RCC_CFGR_PPRE2_1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f',1,'RCC_CFGR_PPRE2_1():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f',1,'RCC_CFGR_PPRE2_1():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre2_5f2',['RCC_CFGR_PPRE2_2',['../group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db',1,'RCC_CFGR_PPRE2_2():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db',1,'RCC_CFGR_PPRE2_2():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db',1,'RCC_CFGR_PPRE2_2():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db',1,'RCC_CFGR_PPRE2_2():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv1',['RCC_CFGR_PPRE2_DIV1',['../group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a',1,'RCC_CFGR_PPRE2_DIV1():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a',1,'RCC_CFGR_PPRE2_DIV1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a',1,'RCC_CFGR_PPRE2_DIV1():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a',1,'RCC_CFGR_PPRE2_DIV1():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv16',['RCC_CFGR_PPRE2_DIV16',['../group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9',1,'RCC_CFGR_PPRE2_DIV16():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9',1,'RCC_CFGR_PPRE2_DIV16():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9',1,'RCC_CFGR_PPRE2_DIV16():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9',1,'RCC_CFGR_PPRE2_DIV16():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv2',['RCC_CFGR_PPRE2_DIV2',['../group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b',1,'RCC_CFGR_PPRE2_DIV2():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b',1,'RCC_CFGR_PPRE2_DIV2():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b',1,'RCC_CFGR_PPRE2_DIV2():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b',1,'RCC_CFGR_PPRE2_DIV2():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv4',['RCC_CFGR_PPRE2_DIV4',['../group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715',1,'RCC_CFGR_PPRE2_DIV4():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715',1,'RCC_CFGR_PPRE2_DIV4():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715',1,'RCC_CFGR_PPRE2_DIV4():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715',1,'RCC_CFGR_PPRE2_DIV4():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fppre2_5fdiv8',['RCC_CFGR_PPRE2_DIV8',['../group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552',1,'RCC_CFGR_PPRE2_DIV8():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552',1,'RCC_CFGR_PPRE2_DIV8():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552',1,'RCC_CFGR_PPRE2_DIV8():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552',1,'RCC_CFGR_PPRE2_DIV8():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5frtcpre_5f4',['RCC_CFGR_RTCPRE_4',['../group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a',1,'RCC_CFGR_RTCPRE_4():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a',1,'RCC_CFGR_RTCPRE_4():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsw',['RCC_CFGR_SW',['../group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1',1,'RCC_CFGR_SW():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1',1,'RCC_CFGR_SW():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1',1,'RCC_CFGR_SW():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1',1,'RCC_CFGR_SW():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsw_5f0',['RCC_CFGR_SW_0',['../group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd',1,'RCC_CFGR_SW_0():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd',1,'RCC_CFGR_SW_0():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd',1,'RCC_CFGR_SW_0():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd',1,'RCC_CFGR_SW_0():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsw_5f1',['RCC_CFGR_SW_1',['../group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f',1,'RCC_CFGR_SW_1():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f',1,'RCC_CFGR_SW_1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f',1,'RCC_CFGR_SW_1():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f',1,'RCC_CFGR_SW_1():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsw_5fhse',['RCC_CFGR_SW_HSE',['../group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705',1,'RCC_CFGR_SW_HSE():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705',1,'RCC_CFGR_SW_HSE():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705',1,'RCC_CFGR_SW_HSE():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705',1,'RCC_CFGR_SW_HSE():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsw_5fhsi',['RCC_CFGR_SW_HSI',['../group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb',1,'RCC_CFGR_SW_HSI():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb',1,'RCC_CFGR_SW_HSI():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb',1,'RCC_CFGR_SW_HSI():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb',1,'RCC_CFGR_SW_HSI():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsw_5fmsi',['RCC_CFGR_SW_MSI',['../group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fsw_5fpll',['RCC_CFGR_SW_PLL',['../group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487',1,'RCC_CFGR_SW_PLL():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487',1,'RCC_CFGR_SW_PLL():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487',1,'RCC_CFGR_SW_PLL():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487',1,'RCC_CFGR_SW_PLL():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsws',['RCC_CFGR_SWS',['../group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9',1,'RCC_CFGR_SWS():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9',1,'RCC_CFGR_SWS():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9',1,'RCC_CFGR_SWS():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9',1,'RCC_CFGR_SWS():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsws_5f0',['RCC_CFGR_SWS_0',['../group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f',1,'RCC_CFGR_SWS_0():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f',1,'RCC_CFGR_SWS_0():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f',1,'RCC_CFGR_SWS_0():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f',1,'RCC_CFGR_SWS_0():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsws_5f1',['RCC_CFGR_SWS_1',['../group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379',1,'RCC_CFGR_SWS_1():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379',1,'RCC_CFGR_SWS_1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379',1,'RCC_CFGR_SWS_1():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379',1,'RCC_CFGR_SWS_1():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsws_5fhse',['RCC_CFGR_SWS_HSE',['../group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08',1,'RCC_CFGR_SWS_HSE():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08',1,'RCC_CFGR_SWS_HSE():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08',1,'RCC_CFGR_SWS_HSE():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08',1,'RCC_CFGR_SWS_HSE():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsws_5fhsi',['RCC_CFGR_SWS_HSI',['../group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a',1,'RCC_CFGR_SWS_HSI():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a',1,'RCC_CFGR_SWS_HSI():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a',1,'RCC_CFGR_SWS_HSI():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a',1,'RCC_CFGR_SWS_HSI():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fsws_5fmsi',['RCC_CFGR_SWS_MSI',['../group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5',1,'stm32l1xx.h']]],
  ['rcc_5fcfgr_5fsws_5fpll',['RCC_CFGR_SWS_PLL',['../group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c',1,'RCC_CFGR_SWS_PLL():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c',1,'RCC_CFGR_SWS_PLL():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c',1,'RCC_CFGR_SWS_PLL():&#160;stm32l1xx.h'],['../group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c',1,'RCC_CFGR_SWS_PLL():&#160;stm32f4xx.h']]],
  ['rcc_5fcfgr_5fusbpre',['RCC_CFGR_USBPRE',['../group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e',1,'stm32f10x.h']]],
  ['rcc_5fcir_5fcssc',['RCC_CIR_CSSC',['../group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f',1,'RCC_CIR_CSSC():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f',1,'RCC_CIR_CSSC():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5fcssf',['RCC_CIR_CSSF',['../group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f',1,'RCC_CIR_CSSF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f',1,'RCC_CIR_CSSF():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5fhserdyc',['RCC_CIR_HSERDYC',['../group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238',1,'RCC_CIR_HSERDYC():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238',1,'RCC_CIR_HSERDYC():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5fhserdyf',['RCC_CIR_HSERDYF',['../group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6',1,'RCC_CIR_HSERDYF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6',1,'RCC_CIR_HSERDYF():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5fhserdyie',['RCC_CIR_HSERDYIE',['../group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11',1,'RCC_CIR_HSERDYIE():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11',1,'RCC_CIR_HSERDYIE():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5fhsirdyc',['RCC_CIR_HSIRDYC',['../group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2',1,'RCC_CIR_HSIRDYC():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2',1,'RCC_CIR_HSIRDYC():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5fhsirdyf',['RCC_CIR_HSIRDYF',['../group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163',1,'RCC_CIR_HSIRDYF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163',1,'RCC_CIR_HSIRDYF():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5fhsirdyie',['RCC_CIR_HSIRDYIE',['../group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580',1,'RCC_CIR_HSIRDYIE():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580',1,'RCC_CIR_HSIRDYIE():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5flsecss',['RCC_CIR_LSECSS',['../group___peripheral___registers___bits___definition.html#gaf9045f799b03300b7178862ff3f599dd',1,'stm32l1xx.h']]],
  ['rcc_5fcir_5flsecssc',['RCC_CIR_LSECSSC',['../group___peripheral___registers___bits___definition.html#ga1955e781a884122a3f426cf50485e38e',1,'stm32l1xx.h']]],
  ['rcc_5fcir_5flsecssie',['RCC_CIR_LSECSSIE',['../group___peripheral___registers___bits___definition.html#gab1eab92132d47cb315a38d66c5cb806d',1,'stm32l1xx.h']]],
  ['rcc_5fcir_5flserdyc',['RCC_CIR_LSERDYC',['../group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa',1,'RCC_CIR_LSERDYC():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa',1,'RCC_CIR_LSERDYC():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5flserdyf',['RCC_CIR_LSERDYF',['../group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe',1,'RCC_CIR_LSERDYF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe',1,'RCC_CIR_LSERDYF():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5flserdyie',['RCC_CIR_LSERDYIE',['../group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8',1,'RCC_CIR_LSERDYIE():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8',1,'RCC_CIR_LSERDYIE():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5flsirdyc',['RCC_CIR_LSIRDYC',['../group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704',1,'RCC_CIR_LSIRDYC():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704',1,'RCC_CIR_LSIRDYC():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5flsirdyf',['RCC_CIR_LSIRDYF',['../group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb',1,'RCC_CIR_LSIRDYF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb',1,'RCC_CIR_LSIRDYF():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5flsirdyie',['RCC_CIR_LSIRDYIE',['../group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56',1,'RCC_CIR_LSIRDYIE():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56',1,'RCC_CIR_LSIRDYIE():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5fmsirdyc',['RCC_CIR_MSIRDYC',['../group___peripheral___registers___bits___definition.html#gafbd6bfe7da86191d3c531151727dcb58',1,'stm32l1xx.h']]],
  ['rcc_5fcir_5fmsirdyf',['RCC_CIR_MSIRDYF',['../group___peripheral___registers___bits___definition.html#ga3730ae0a55c59ca7581ae1e8e8319663',1,'stm32l1xx.h']]],
  ['rcc_5fcir_5fmsirdyie',['RCC_CIR_MSIRDYIE',['../group___peripheral___registers___bits___definition.html#gab8324959b84162dd8e6c3adb479986a3',1,'stm32l1xx.h']]],
  ['rcc_5fcir_5fpllrdyc',['RCC_CIR_PLLRDYC',['../group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396',1,'RCC_CIR_PLLRDYC():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396',1,'RCC_CIR_PLLRDYC():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5fpllrdyf',['RCC_CIR_PLLRDYF',['../group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec',1,'RCC_CIR_PLLRDYF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec',1,'RCC_CIR_PLLRDYF():&#160;stm32l1xx.h']]],
  ['rcc_5fcir_5fpllrdyie',['RCC_CIR_PLLRDYIE',['../group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95',1,'RCC_CIR_PLLRDYIE():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95',1,'RCC_CIR_PLLRDYIE():&#160;stm32l1xx.h']]],
  ['rcc_5fcr_5fcsson',['RCC_CR_CSSON',['../group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd',1,'RCC_CR_CSSON():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd',1,'RCC_CR_CSSON():&#160;stm32l1xx.h']]],
  ['rcc_5fcr_5fhsebyp',['RCC_CR_HSEBYP',['../group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55',1,'RCC_CR_HSEBYP():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55',1,'RCC_CR_HSEBYP():&#160;stm32l1xx.h']]],
  ['rcc_5fcr_5fhseon',['RCC_CR_HSEON',['../group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d',1,'RCC_CR_HSEON():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d',1,'RCC_CR_HSEON():&#160;stm32l1xx.h']]],
  ['rcc_5fcr_5fhserdy',['RCC_CR_HSERDY',['../group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4',1,'RCC_CR_HSERDY():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4',1,'RCC_CR_HSERDY():&#160;stm32l1xx.h']]],
  ['rcc_5fcr_5fhsical',['RCC_CR_HSICAL',['../group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3',1,'stm32f10x.h']]],
  ['rcc_5fcr_5fhsical_5f0',['RCC_CR_HSICAL_0',['../group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a',1,'RCC_CR_HSICAL_0():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a',1,'RCC_CR_HSICAL_0():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsical_5f1',['RCC_CR_HSICAL_1',['../group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08',1,'RCC_CR_HSICAL_1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08',1,'RCC_CR_HSICAL_1():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsical_5f2',['RCC_CR_HSICAL_2',['../group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f',1,'RCC_CR_HSICAL_2():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f',1,'RCC_CR_HSICAL_2():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsical_5f3',['RCC_CR_HSICAL_3',['../group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12',1,'RCC_CR_HSICAL_3():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12',1,'RCC_CR_HSICAL_3():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsical_5f4',['RCC_CR_HSICAL_4',['../group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50',1,'RCC_CR_HSICAL_4():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50',1,'RCC_CR_HSICAL_4():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsical_5f5',['RCC_CR_HSICAL_5',['../group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87',1,'RCC_CR_HSICAL_5():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87',1,'RCC_CR_HSICAL_5():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsical_5f6',['RCC_CR_HSICAL_6',['../group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7',1,'RCC_CR_HSICAL_6():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7',1,'RCC_CR_HSICAL_6():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsical_5f7',['RCC_CR_HSICAL_7',['../group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29',1,'RCC_CR_HSICAL_7():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29',1,'RCC_CR_HSICAL_7():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsion',['RCC_CR_HSION',['../group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474',1,'RCC_CR_HSION():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474',1,'RCC_CR_HSION():&#160;stm32l1xx.h']]],
  ['rcc_5fcr_5fhsirdy',['RCC_CR_HSIRDY',['../group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d',1,'RCC_CR_HSIRDY():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d',1,'RCC_CR_HSIRDY():&#160;stm32l1xx.h']]],
  ['rcc_5fcr_5fhsitrim',['RCC_CR_HSITRIM',['../group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70',1,'stm32f10x.h']]],
  ['rcc_5fcr_5fhsitrim_5f0',['RCC_CR_HSITRIM_0',['../group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb',1,'RCC_CR_HSITRIM_0():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb',1,'RCC_CR_HSITRIM_0():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsitrim_5f1',['RCC_CR_HSITRIM_1',['../group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c',1,'RCC_CR_HSITRIM_1():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c',1,'RCC_CR_HSITRIM_1():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsitrim_5f2',['RCC_CR_HSITRIM_2',['../group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5',1,'RCC_CR_HSITRIM_2():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5',1,'RCC_CR_HSITRIM_2():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsitrim_5f3',['RCC_CR_HSITRIM_3',['../group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9',1,'RCC_CR_HSITRIM_3():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9',1,'RCC_CR_HSITRIM_3():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fhsitrim_5f4',['RCC_CR_HSITRIM_4',['../group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1',1,'RCC_CR_HSITRIM_4():&#160;stm32f2xx.h'],['../group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1',1,'RCC_CR_HSITRIM_4():&#160;stm32f4xx.h']]],
  ['rcc_5fcr_5fmsion',['RCC_CR_MSION',['../group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795',1,'stm32l1xx.h']]],
  ['rcc_5fcr_5fmsirdy',['RCC_CR_MSIRDY',['../group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07',1,'stm32l1xx.h']]],
  ['rcc_5fcr_5fpllon',['RCC_CR_PLLON',['../group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e',1,'RCC_CR_PLLON():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e',1,'RCC_CR_PLLON():&#160;stm32l1xx.h']]],
  ['rcc_5fcr_5fpllrdy',['RCC_CR_PLLRDY',['../group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888',1,'RCC_CR_PLLRDY():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888',1,'RCC_CR_PLLRDY():&#160;stm32l1xx.h']]],
  ['rcc_5fcr_5frtcpre',['RCC_CR_RTCPRE',['../group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3',1,'stm32l1xx.h']]],
  ['rcc_5fcr_5frtcpre_5f0',['RCC_CR_RTCPRE_0',['../group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff',1,'stm32l1xx.h']]],
  ['rcc_5fcr_5frtcpre_5f1',['RCC_CR_RTCPRE_1',['../group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5fiwdgrstf',['RCC_CSR_IWDGRSTF',['../group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f',1,'RCC_CSR_IWDGRSTF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f',1,'RCC_CSR_IWDGRSTF():&#160;stm32l1xx.h']]],
  ['rcc_5fcsr_5flpwrrstf',['RCC_CSR_LPWRRSTF',['../group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf',1,'RCC_CSR_LPWRRSTF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf',1,'RCC_CSR_LPWRRSTF():&#160;stm32l1xx.h']]],
  ['rcc_5fcsr_5flsebyp',['RCC_CSR_LSEBYP',['../group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5flsecssd',['RCC_CSR_LSECSSD',['../group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5flsecsson',['RCC_CSR_LSECSSON',['../group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5flseon',['RCC_CSR_LSEON',['../group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5flserdy',['RCC_CSR_LSERDY',['../group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5flsion',['RCC_CSR_LSION',['../group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b',1,'RCC_CSR_LSION():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b',1,'RCC_CSR_LSION():&#160;stm32l1xx.h']]],
  ['rcc_5fcsr_5flsirdy',['RCC_CSR_LSIRDY',['../group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb',1,'RCC_CSR_LSIRDY():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb',1,'RCC_CSR_LSIRDY():&#160;stm32l1xx.h']]],
  ['rcc_5fcsr_5foblrstf',['RCC_CSR_OBLRSTF',['../group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5fpinrstf',['RCC_CSR_PINRSTF',['../group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1',1,'RCC_CSR_PINRSTF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1',1,'RCC_CSR_PINRSTF():&#160;stm32l1xx.h']]],
  ['rcc_5fcsr_5fporrstf',['RCC_CSR_PORRSTF',['../group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf',1,'RCC_CSR_PORRSTF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf',1,'RCC_CSR_PORRSTF():&#160;stm32l1xx.h']]],
  ['rcc_5fcsr_5frmvf',['RCC_CSR_RMVF',['../group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716',1,'RCC_CSR_RMVF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716',1,'RCC_CSR_RMVF():&#160;stm32l1xx.h']]],
  ['rcc_5fcsr_5frtcen',['RCC_CSR_RTCEN',['../group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5frtcrst',['RCC_CSR_RTCRST',['../group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5frtcsel',['RCC_CSR_RTCSEL',['../group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5frtcsel_5f0',['RCC_CSR_RTCSEL_0',['../group___peripheral___registers___bits___definition.html#ga9b13f18d53d5d61deda138fe1603e493',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5frtcsel_5f1',['RCC_CSR_RTCSEL_1',['../group___peripheral___registers___bits___definition.html#ga4e1d1b52267c2916df4ff546ad78f78d',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5frtcsel_5fhse',['RCC_CSR_RTCSEL_HSE',['../group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5frtcsel_5flse',['RCC_CSR_RTCSEL_LSE',['../group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5frtcsel_5flsi',['RCC_CSR_RTCSEL_LSI',['../group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5frtcsel_5fnoclock',['RCC_CSR_RTCSEL_NOCLOCK',['../group___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446',1,'stm32l1xx.h']]],
  ['rcc_5fcsr_5fsftrstf',['RCC_CSR_SFTRSTF',['../group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f',1,'RCC_CSR_SFTRSTF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f',1,'RCC_CSR_SFTRSTF():&#160;stm32l1xx.h']]],
  ['rcc_5fcsr_5fwwdgrstf',['RCC_CSR_WWDGRSTF',['../group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826',1,'RCC_CSR_WWDGRSTF():&#160;stm32f10x.h'],['../group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826',1,'RCC_CSR_WWDGRSTF():&#160;stm32l1xx.h']]],
  ['rcc_5ficscr_5fhsical',['RCC_ICSCR_HSICAL',['../group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b',1,'stm32l1xx.h']]],
  ['rcc_5ficscr_5fhsitrim',['RCC_ICSCR_HSITRIM',['../group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804',1,'stm32l1xx.h']]],
  ['rcc_5ficscr_5fmsical',['RCC_ICSCR_MSICAL',['../group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c',1,'stm32l1xx.h']]],
  ['rcc_5ficscr_5fmsirange',['RCC_ICSCR_MSIRANGE',['../group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232',1,'stm32l1xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f0',['RCC_ICSCR_MSIRANGE_0',['../group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93',1,'stm32l1xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f1',['RCC_ICSCR_MSIRANGE_1',['../group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8',1,'stm32l1xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f2',['RCC_ICSCR_MSIRANGE_2',['../group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d',1,'stm32l1xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f3',['RCC_ICSCR_MSIRANGE_3',['../group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920',1,'stm32l1xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f4',['RCC_ICSCR_MSIRANGE_4',['../group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7',1,'stm32l1xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f5',['RCC_ICSCR_MSIRANGE_5',['../group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786',1,'stm32l1xx.h']]],
  ['rcc_5ficscr_5fmsirange_5f6',['RCC_ICSCR_MSIRANGE_6',['../group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea',1,'stm32l1xx.h']]],
  ['rcc_5ficscr_5fmsitrim',['RCC_ICSCR_MSITRIM',['../group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6',1,'stm32l1xx.h']]],
  ['rcc_5firqn',['RCC_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77',1,'RCC_IRQn():&#160;stm32f10x.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77',1,'RCC_IRQn():&#160;stm32f2xx.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77',1,'RCC_IRQn():&#160;stm32l1xx.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77',1,'RCC_IRQn():&#160;stm32f4xx.h']]],
  ['rcc_5ftypedef',['RCC_TypeDef',['../struct_r_c_c___type_def.html',1,'']]],
  ['rcr',['RCR',['../struct_t_i_m___type_def.html#aa6957ece6ee709031ab5241d6019fcce',1,'TIM_TypeDef']]],
  ['rdhr',['RDHR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a95890984bd67845015d40e82fb091c93',1,'CAN_FIFOMailBox_TypeDef']]],
  ['rdlr',['RDLR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#ac7d62861de29d0b4fcf11fabbdbd76e7',1,'CAN_FIFOMailBox_TypeDef']]],
  ['rdp',['RDP',['../struct_o_b___type_def.html#a431dc8b09670085199c380017243c0ea',1,'OB_TypeDef']]],
  ['rdtr',['RDTR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a49d74ca8b402c2b9596bfcbe4cd051a9',1,'CAN_FIFOMailBox_TypeDef']]],
  ['read',['read',['../classmiosix_1_1_console_device.html#a289bc47b6fc9ddbb21b5f51b001a1dcc',1,'miosix::ConsoleDevice::read()'],['../classmiosix_1_1_console_adapter.html#a6b9e9bd594b3725cce6761eaf5e9722e',1,'miosix::ConsoleAdapter::read()'],['../classmiosix_1_1_terminal_device.html#a43ccc1cf6ddbf97013aa6dca95179ee3',1,'miosix::TerminalDevice::read()'],['../classmiosix_1_1_fat32_file.html#a2afbaf8a9e351720160d47bf3c452b85',1,'miosix::Fat32File::read()'],['../classmiosix_1_1_file_base.html#a89159ade6da3c9a183646b57ea8799fd',1,'miosix::FileBase::read()'],['../classmiosix_1_1_directory_base.html#a9f30cc9d0b3d8350c0f547331c565206',1,'miosix::DirectoryBase::read()'],['../classmiosix_1_1_disk.html#a9c1dc9ba4dd052858ca6d2299faa48ea',1,'miosix::Disk::read()']]],
  ['readbuffer',['readBuffer',['../class_serial_device_impl.html#a12189dc0f81ad342b3d575985bf8d39a',1,'SerialDeviceImpl']]],
  ['readbuffersize',['readBufferSize',['../class_serial_device_impl.html#a22ede5c2637b9e135eced2add0f212d7',1,'SerialDeviceImpl']]],
  ['readchar',['readChar',['../classmiosix_1_1_console.html#af0dab4d3d7b559382f9f538024a21e5d',1,'miosix::Console']]],
  ['readcharnonblocking',['readCharNonBlocking',['../classmiosix_1_1_console.html#a6f92f4f087946ce225fe102a8b4154dd',1,'miosix::Console']]],
  ['readlink',['readlink',['../classmiosix_1_1_filesystem_base.html#a932012bd05958cef730ebb26970b791b',1,'miosix::FilesystemBase']]],
  ['readx',['readX',['../class_l_i_s302.html#afdf8ad38d5be4bb65e032a6a27a4139a',1,'LIS302']]],
  ['ready',['readY',['../class_l_i_s302.html#a4300acbaf49847ce8fec1a2e068d4cca',1,'LIS302']]],
  ['readz',['readZ',['../class_l_i_s302.html#ab3f757b4247eb59d3d2f0d756ade6e91',1,'LIS302']]],
  ['reboot',['reboot',['../group___interfaces.html#ga6f70fdbc3b5d6afa41b5dbc5272cc6a0',1,'miosix']]],
  ['recursive',['RECURSIVE',['../classmiosix_1_1_fast_mutex.html#a981dd8f3190f81f16a773b3de6ae0891aa70c27d1982ebadac457d4f1c45fa2c8',1,'miosix::FastMutex::RECURSIVE()'],['../classmiosix_1_1_mutex.html#acdb0fa35e637a14b1504a8f58c8bba2fadadaee3cc9d507680b8652a09c3de4a5',1,'miosix::Mutex::RECURSIVE()']]],
  ['recvwithack',['recvWithAck',['../classmiosix_1_1_software_i2_c.html#ad16eb98c9e1089e21571d1f7c552a151',1,'miosix::SoftwareI2C']]],
  ['recvwithnack',['recvWithNack',['../classmiosix_1_1_software_i2_c.html#a48d8aeebedba01e3dc11866710b873fb',1,'miosix::SoftwareI2C']]],
  ['referencecount',['referenceCount',['../classmiosix_1_1_intrusive.html#aec03143d056d618ac2c3f1149dadc1ed',1,'miosix::Intrusive']]],
  ['rename',['rename',['../classmiosix_1_1_fat32_fs.html#aa03f9f0a00ac17013cdc1cc990902913',1,'miosix::Fat32Fs::rename()'],['../classmiosix_1_1_filesystem_base.html#a462c0615135088ad23d133a0b21f6c42',1,'miosix::FilesystemBase::rename()'],['../classmiosix_1_1_mountpoint_fs.html#ab24e62499734c86f42c9a6ccfd28ae7e',1,'miosix::MountpointFs::rename()']]],
  ['reserved',['RESERVED',['../struct_s_y_s_c_f_g___type_def.html#a2c8da921a5c327428a03507ed299a37f',1,'SYSCFG_TypeDef::RESERVED()'],['../struct_h_a_s_h___type_def.html#aec9dbfd897829b3af5b672984924eed4',1,'HASH_TypeDef::RESERVED()'],['../struct_f_l_a_s_h___type_def.html#a687f734afedcd12821de90664b55a542',1,'FLASH_TypeDef::RESERVED()'],['../struct_l_c_d___type_def.html#a556dfa8484476079c2ab593766754d02',1,'LCD_TypeDef::RESERVED()']]],
  ['reserved0',['RESERVED0',['../struct_c_a_n___type_def.html#af394c92193f1e52feaa7a27e090374ed',1,'CAN_TypeDef::RESERVED0()'],['../struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c',1,'CRC_TypeDef::RESERVED0()'],['../struct_f_s_m_c___bank2___type_def.html#ac0433330a92f2bd04812384f63bb4a52',1,'FSMC_Bank2_TypeDef::RESERVED0()'],['../struct_f_s_m_c___bank3___type_def.html#a2e9cac528ee7bfce11b0b9a36db3b954',1,'FSMC_Bank3_TypeDef::RESERVED0()'],['../struct_i2_c___type_def.html#aee6ec4cf81ee0bb5b038576ba0d738a2',1,'I2C_TypeDef::RESERVED0()'],['../struct_s_d_i_o___type_def.html#a0e2d457f1661d986074807447fcef6e5',1,'SDIO_TypeDef::RESERVED0()'],['../struct_s_p_i___type_def.html#a7f16c40933b8a713085436be72d30a46',1,'SPI_TypeDef::RESERVED0()'],['../struct_t_i_m___type_def.html#a88caad1e82960cc6df99d935ece26c1b',1,'TIM_TypeDef::RESERVED0()'],['../struct_u_s_a_r_t___type_def.html#a84ccd64c74c8dbc78b94172ce759de10',1,'USART_TypeDef::RESERVED0()'],['../struct_r_c_c___type_def.html#a646631532167f3386763a2d10a881a04',1,'RCC_TypeDef::RESERVED0()'],['../struct_g_p_i_o___type_def.html#a23e4eb7429215d8513434000a04fc264',1,'GPIO_TypeDef::RESERVED0()']]],
  ['reserved1',['RESERVED1',['../struct_c_a_n___type_def.html#abd4c34405c765b5bd5fe38bbeb7569b6',1,'CAN_TypeDef::RESERVED1()'],['../struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d',1,'CRC_TypeDef::RESERVED1()'],['../struct_i2_c___type_def.html#a6c3d147223993f2b832b508ee5a5178e',1,'I2C_TypeDef::RESERVED1()'],['../struct_s_d_i_o___type_def.html#ae2d37baf85fa8126193bf7efc5d63d7a',1,'SDIO_TypeDef::RESERVED1()'],['../struct_s_p_i___type_def.html#a1b7a800c0f56532a431b19cf868e4102',1,'SPI_TypeDef::RESERVED1()'],['../struct_t_i_m___type_def.html#a59c46ac3a56c6966a7f8f379a2fd1e3e',1,'TIM_TypeDef::RESERVED1()'],['../struct_u_s_a_r_t___type_def.html#a6d78680272a465db0ee43eba4e9c54f3',1,'USART_TypeDef::RESERVED1()'],['../struct_r_c_c___type_def.html#ab9fc98b9a09130bf1922feb019bba6f3',1,'RCC_TypeDef::RESERVED1()'],['../struct_r_t_c___type_def.html#a761d5a0c208032613dad3fcc674907b7',1,'RTC_TypeDef::RESERVED1()'],['../struct_g_p_i_o___type_def.html#a6873e6635592f8ecd30ad73fe3301225',1,'GPIO_TypeDef::RESERVED1()']]],
  ['reserved10',['RESERVED10',['../struct_t_i_m___type_def.html#ab0e228ff39a37b472aa48ba3afd18333',1,'TIM_TypeDef']]],
  ['reserved11',['RESERVED11',['../struct_t_i_m___type_def.html#a7a96436f300141eb48768ffa90ee6e71',1,'TIM_TypeDef']]],
  ['reserved12',['RESERVED12',['../struct_t_i_m___type_def.html#a994061b8b26ae9b2e8ddb981cb3eec11',1,'TIM_TypeDef::RESERVED12()'],['../struct_t_i_m___type_def.html#aebbca147242a5ef58c8d5fe097df2ca5',1,'TIM_TypeDef::RESERVED12()']]],
  ['reserved13',['RESERVED13',['../struct_t_i_m___type_def.html#a5a831b0a42a5428fbbfd550b7a9c8108',1,'TIM_TypeDef']]],
  ['reserved14',['RESERVED14',['../struct_t_i_m___type_def.html#a548510ebbe395a3947dbbc49fcccec0d',1,'TIM_TypeDef']]],
  ['reserved17',['RESERVED17',['../struct_t_i_m___type_def.html#a4f1ca99eb41a95117de38bb0c66808f3',1,'TIM_TypeDef']]],
  ['reserved18',['RESERVED18',['../struct_t_i_m___type_def.html#a5f03da5369c7b0bf10fd480011b12718',1,'TIM_TypeDef']]],
  ['reserved19',['RESERVED19',['../struct_t_i_m___type_def.html#a58477bdaaf8fcbcd9c8411729daaf535',1,'TIM_TypeDef']]],
  ['reserved2',['RESERVED2',['../struct_c_a_n___type_def.html#ab29069c9fd10eeec47414abd8d06822f',1,'CAN_TypeDef::RESERVED2()'],['../struct_i2_c___type_def.html#a5e98c83a176deeb4a8a68f9ca12fdfd2',1,'I2C_TypeDef::RESERVED2()'],['../struct_s_p_i___type_def.html#a09ce56649bb5477e2fcf3e92bca8f735',1,'SPI_TypeDef::RESERVED2()'],['../struct_t_i_m___type_def.html#af62f86f55f2a387518f3de10d916eb7c',1,'TIM_TypeDef::RESERVED2()'],['../struct_u_s_a_r_t___type_def.html#af2b7924854e56d0ebd3e8699dfd0e369',1,'USART_TypeDef::RESERVED2()'],['../struct_r_c_c___type_def.html#a94cb7e7b923ebacab99c967d0f808235',1,'RCC_TypeDef::RESERVED2()'],['../struct_r_t_c___type_def.html#afddb6b2f393c94ea6c68780fe04f298f',1,'RTC_TypeDef::RESERVED2()'],['../struct_g_p_i_o___type_def.html#a67d9355cb52b179d1d34e860a6750a8a',1,'GPIO_TypeDef::RESERVED2()']]],
  ['reserved20',['RESERVED20',['../struct_t_i_m___type_def.html#aebe8039568a704dc6193fe0aaa795813',1,'TIM_TypeDef']]],
  ['reserved3',['RESERVED3',['../struct_c_a_n___type_def.html#af730af32307f845895465e8ead57d20c',1,'CAN_TypeDef::RESERVED3()'],['../struct_i2_c___type_def.html#a355b2c5aa0dd467de1f9dea4a9afe986',1,'I2C_TypeDef::RESERVED3()'],['../struct_s_p_i___type_def.html#aeb1d1d561f1d51232369197fa7acb53a',1,'SPI_TypeDef::RESERVED3()'],['../struct_t_i_m___type_def.html#a8f952613a22049f3ea2b50b7e0d10472',1,'TIM_TypeDef::RESERVED3()'],['../struct_u_s_a_r_t___type_def.html#a158066c974911c14efd7ea492ea31137',1,'USART_TypeDef::RESERVED3()'],['../struct_r_c_c___type_def.html#a3e2ab1ff9369e5b9a037555f7b899a44',1,'RCC_TypeDef::RESERVED3()'],['../struct_r_t_c___type_def.html#ab8970cf003966d22733fd660df6e74d7',1,'RTC_TypeDef::RESERVED3()'],['../struct_g_p_i_o___type_def.html#a0d4f86adb13774488d491504df642e3c',1,'GPIO_TypeDef::RESERVED3()']]],
  ['reserved4',['RESERVED4',['../struct_c_a_n___type_def.html#a51c408c7c352b8080f0c6d42bf811d43',1,'CAN_TypeDef::RESERVED4()'],['../struct_i2_c___type_def.html#a05a1a3482d9534ba9ef976e3277040f0',1,'I2C_TypeDef::RESERVED4()'],['../struct_s_p_i___type_def.html#a20e3ac1445ed1e7a9792ca492c46a73a',1,'SPI_TypeDef::RESERVED4()'],['../struct_t_i_m___type_def.html#a36afe894c9b0878347d0c038c80e4c22',1,'TIM_TypeDef::RESERVED4()'],['../struct_u_s_a_r_t___type_def.html#a6ac527c7428ad8807a7740c1f33f0351',1,'USART_TypeDef::RESERVED4()'],['../struct_r_c_c___type_def.html#a0f009e4bd1777ac1b86ca27e23361a0e',1,'RCC_TypeDef::RESERVED4()'],['../struct_r_t_c___type_def.html#a541e93bdbd07770ebc448412f3456877',1,'RTC_TypeDef::RESERVED4()']]],
  ['reserved5',['RESERVED5',['../struct_c_a_n___type_def.html#a05b74b369ea3d9489caa4427c034c2a3',1,'CAN_TypeDef::RESERVED5()'],['../struct_i2_c___type_def.html#ae736412dcff4daa38bfa8bf8628df316',1,'I2C_TypeDef::RESERVED5()'],['../struct_s_p_i___type_def.html#ab63440e38c7872a8ed11fb2d8d94714e',1,'SPI_TypeDef::RESERVED5()'],['../struct_t_i_m___type_def.html#a15944db86d7a7a69db35512f68eca15c',1,'TIM_TypeDef::RESERVED5()'],['../struct_u_s_a_r_t___type_def.html#aa893512291681dfbecc5baa899cfafbf',1,'USART_TypeDef::RESERVED5()'],['../struct_r_c_c___type_def.html#a23df86f2945cf835b75e68692cb3824a',1,'RCC_TypeDef::RESERVED5()'],['../struct_r_t_c___type_def.html#a12ca87774a5947ec10cbc9feb13e6de6',1,'RTC_TypeDef::RESERVED5()']]],
  ['reserved6',['RESERVED6',['../struct_i2_c___type_def.html#aaf1b319262f53669f49e244d94955a60',1,'I2C_TypeDef::RESERVED6()'],['../struct_s_p_i___type_def.html#a0870177921541602a44f744f1b66e823',1,'SPI_TypeDef::RESERVED6()'],['../struct_t_i_m___type_def.html#a7fd09a4911f813464a454b507832a0b9',1,'TIM_TypeDef::RESERVED6()'],['../struct_u_s_a_r_t___type_def.html#acd89bb1cba0381c2be8a551e6d14e9f7',1,'USART_TypeDef::RESERVED6()'],['../struct_r_c_c___type_def.html#a994d41086ec8435d0dccf055e410b141',1,'RCC_TypeDef::RESERVED6()'],['../struct_r_t_c___type_def.html#ae3991ef129a612831298cffd6b750307',1,'RTC_TypeDef::RESERVED6()']]],
  ['reserved7',['RESERVED7',['../struct_i2_c___type_def.html#a0f398bdcc3f24e7547c3cb9343111fd0',1,'I2C_TypeDef::RESERVED7()'],['../struct_r_t_c___type_def.html#a09936292ef8d82974b55a03a1080534e',1,'RTC_TypeDef::RESERVED7()'],['../struct_s_p_i___type_def.html#a98df0a538eb077b2cfc5194eda200f1b',1,'SPI_TypeDef::RESERVED7()'],['../struct_t_i_m___type_def.html#a4157fa8f6e188281292f019ea24f5599',1,'TIM_TypeDef::RESERVED7()'],['../struct_r_t_c___type_def.html#a09936292ef8d82974b55a03a1080534e',1,'RTC_TypeDef::RESERVED7()']]],
  ['reserved8',['RESERVED8',['../struct_i2_c___type_def.html#a6e762751c9d5a1e41efb6033a26d8ed8',1,'I2C_TypeDef::RESERVED8()'],['../struct_s_p_i___type_def.html#a0ffe762827b71caff20c75bf105387f6',1,'SPI_TypeDef::RESERVED8()'],['../struct_t_i_m___type_def.html#ac708e4f0f142ac14d7e1c46778ed6f96',1,'TIM_TypeDef::RESERVED8()']]],
  ['reserved9',['RESERVED9',['../struct_t_i_m___type_def.html#a6754dd714ff0885e8e511977d2f393ce',1,'TIM_TypeDef']]],
  ['reset',['reset',['../classmiosix_1_1intrusive__ref__ptr.html#a6ac0bfc8ad709346328c7daa157d89e1',1,'miosix::intrusive_ref_ptr::reset()'],['../classmiosix_1_1_queue.html#a36d52ae7f77126add31096faa97e45b0',1,'miosix::Queue::reset()']]],
  ['resp1',['RESP1',['../struct_s_d_i_o___type_def.html#a2b6f1ca5a5a50f8ef5417fe7be22553c',1,'SDIO_TypeDef']]],
  ['resp2',['RESP2',['../struct_s_d_i_o___type_def.html#a9228c8a38c07c508373644220dd322f0',1,'SDIO_TypeDef']]],
  ['resp3',['RESP3',['../struct_s_d_i_o___type_def.html#a70f3e911570bd326bff852664fd8a7d5',1,'SDIO_TypeDef']]],
  ['resp4',['RESP4',['../struct_s_d_i_o___type_def.html#ac7b45c7672922d38ffb0a1415a122716',1,'SDIO_TypeDef']]],
  ['respcmd',['RESPCMD',['../struct_s_d_i_o___type_def.html#a9d881ed6c2fdecf77e872bcc6b404774',1,'SDIO_TypeDef']]],
  ['respnotmatch',['RespNotMatch',['../classmiosix_1_1_cmd_result.html#a5f41145bee0231a6b1b1db62db692b39a592feae533369038bf78bbbdfefbd6d9',1,'miosix::CmdResult']]],
  ['restart',['restart',['../class_pedometer.html#ae9beddf74190d07ff611e21a9c490faa',1,'Pedometer']]],
  ['restartkernel',['restartKernel',['../group___kernel.html#gad3bee49a8dd57a598b7d7aeeeaf8496c',1,'miosix']]],
  ['restartkernellock',['RestartKernelLock',['../classmiosix_1_1_restart_kernel_lock.html',1,'miosix']]],
  ['restartkernellock',['RestartKernelLock',['../classmiosix_1_1_restart_kernel_lock.html#a56fdd23f84789f624cf85cd3ff54d045',1,'miosix::RestartKernelLock']]],
  ['restorecontext',['restoreContext',['../group___drivers.html#ga9c44075f57f61dc7b14637f1973776bc',1,'restoreContext():&#160;portability_impl.h'],['../group___drivers.html#ga9c44075f57f61dc7b14637f1973776bc',1,'restoreContext():&#160;portability_impl.h'],['../group___drivers.html#ga9c44075f57f61dc7b14637f1973776bc',1,'restoreContext():&#160;portability_impl.h'],['../group___drivers.html#ga9c44075f57f61dc7b14637f1973776bc',1,'restoreContext():&#160;portability_impl.h'],['../group___drivers.html#ga9c44075f57f61dc7b14637f1973776bc',1,'restoreContext():&#160;portability_impl.h']]],
  ['result',['result',['../class_serial_device_impl.html#a158f2217c596c920a606418914863db1',1,'SerialDeviceImpl::result()'],['../classmiosix_1_1_thread.html#a448486b757b8ede4edaa8edc39962b17',1,'miosix::Thread::result()']]],
  ['rewind',['rewind',['../class_sound.html#a1870e3d50f0f58fc98fd966372ce42f1',1,'Sound::rewind()'],['../class_a_d_p_c_m_sound.html#ac1c8d4b362dd7803087f82f3b26f6957',1,'ADPCMSound::rewind()']]],
  ['rf0r',['RF0R',['../struct_c_a_n___type_def.html#ad8e858479e26ab075ee2ddb630e8769d',1,'CAN_TypeDef']]],
  ['rf1r',['RF1R',['../struct_c_a_n___type_def.html#a69a528d1288c1de666df68655af1d20e',1,'CAN_TypeDef']]],
  ['ri_5fascr1_5fch',['RI_ASCR1_CH',['../group___peripheral___registers___bits___definition.html#ga05b94fcb22e97f18851a932d73ec4fb6',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f0',['RI_ASCR1_CH_0',['../group___peripheral___registers___bits___definition.html#ga35c3581ed4de728efae4b8420d61b6cf',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f1',['RI_ASCR1_CH_1',['../group___peripheral___registers___bits___definition.html#ga476a30055082cb6239183609c321ed84',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f10',['RI_ASCR1_CH_10',['../group___peripheral___registers___bits___definition.html#gae3c516346dc0c53359bd91ebce3f5d4d',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f11',['RI_ASCR1_CH_11',['../group___peripheral___registers___bits___definition.html#ga8db621c8a0d2fce4fbfb50ee99ae4842',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f12',['RI_ASCR1_CH_12',['../group___peripheral___registers___bits___definition.html#ga3569a064eebb7148cfc450e89e637d11',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f13',['RI_ASCR1_CH_13',['../group___peripheral___registers___bits___definition.html#gaed83dec747e47af6e8731ba9a386dba1',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f14',['RI_ASCR1_CH_14',['../group___peripheral___registers___bits___definition.html#ga3dd4bd779d14f04ca4f9d72dd772d0e9',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f15',['RI_ASCR1_CH_15',['../group___peripheral___registers___bits___definition.html#ga7171966843026503e0319c89d95dc275',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f18',['RI_ASCR1_CH_18',['../group___peripheral___registers___bits___definition.html#gaceb195ff1c181b4cfc9586ac7c19a34d',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f19',['RI_ASCR1_CH_19',['../group___peripheral___registers___bits___definition.html#gab7ca7729b1644b9d9ace22e5815b596e',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f2',['RI_ASCR1_CH_2',['../group___peripheral___registers___bits___definition.html#gac3837d2221490cdbe32aa73ecccb81d6',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f20',['RI_ASCR1_CH_20',['../group___peripheral___registers___bits___definition.html#ga5a76688e594aebf9ead13d28a4618534',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f21',['RI_ASCR1_CH_21',['../group___peripheral___registers___bits___definition.html#ga5afe98d489b31057e3013293fbb13c8d',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f22',['RI_ASCR1_CH_22',['../group___peripheral___registers___bits___definition.html#gaf815cb08076563c90563eec1b746d11a',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f23',['RI_ASCR1_CH_23',['../group___peripheral___registers___bits___definition.html#ga4ee58ed0f420ae3f55141b5e540d4c9d',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f24',['RI_ASCR1_CH_24',['../group___peripheral___registers___bits___definition.html#gae29aa20ea8efe6e1c21dc438cbd408d8',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f25',['RI_ASCR1_CH_25',['../group___peripheral___registers___bits___definition.html#gaabf632afea743545719609559260b308',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f27',['RI_ASCR1_CH_27',['../group___peripheral___registers___bits___definition.html#ga7dffddd190fb552db214a90c03132d03',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f28',['RI_ASCR1_CH_28',['../group___peripheral___registers___bits___definition.html#gad43c535a50ffe57ece70e3c97138fec7',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f29',['RI_ASCR1_CH_29',['../group___peripheral___registers___bits___definition.html#gaaaefe723849bf88ffc4871aed375a711',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f3',['RI_ASCR1_CH_3',['../group___peripheral___registers___bits___definition.html#ga39a1b76b597db291f342168ca86c592a',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f30',['RI_ASCR1_CH_30',['../group___peripheral___registers___bits___definition.html#gaf5680ce5a4a987095d840a7ac96b6599',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f31',['RI_ASCR1_CH_31',['../group___peripheral___registers___bits___definition.html#gab37b233d88f4434ce1f30c8dce56c2d2',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f4',['RI_ASCR1_CH_4',['../group___peripheral___registers___bits___definition.html#ga3dec0b3bcfe7befb75a43f5573a56659',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f5',['RI_ASCR1_CH_5',['../group___peripheral___registers___bits___definition.html#ga2aca78076d819d0c1d1a3cbdce680d16',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f6',['RI_ASCR1_CH_6',['../group___peripheral___registers___bits___definition.html#ga5baabbaf4ba016fe7038e4e1779f56d0',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f7',['RI_ASCR1_CH_7',['../group___peripheral___registers___bits___definition.html#gafb20649c9e05d7a925346f863627bba2',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f8',['RI_ASCR1_CH_8',['../group___peripheral___registers___bits___definition.html#ga91d063f26cb508e8f8ecc6e4732410dc',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fch_5f9',['RI_ASCR1_CH_9',['../group___peripheral___registers___bits___definition.html#ga0ed38883e815c56c2dfc1af1084fc04d',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fscm',['RI_ASCR1_SCM',['../group___peripheral___registers___bits___definition.html#gaa61a2caf9bf76335404532180c033236',1,'stm32l1xx.h']]],
  ['ri_5fascr1_5fvcomp',['RI_ASCR1_VCOMP',['../group___peripheral___registers___bits___definition.html#gae5638ca72d0a62251410161b71037aa7',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fch0b',['RI_ASCR2_CH0b',['../group___peripheral___registers___bits___definition.html#ga3bbca2c060a0bc77d7e782a406359b15',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fch10b',['RI_ASCR2_CH10b',['../group___peripheral___registers___bits___definition.html#ga53e7f2013c0ccbbe7f6ad23134f4331a',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fch11b',['RI_ASCR2_CH11b',['../group___peripheral___registers___bits___definition.html#ga2b585e25bf053bd342713566374c0bf0',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fch12b',['RI_ASCR2_CH12b',['../group___peripheral___registers___bits___definition.html#ga0b26d554353a13de0060912aab90acc9',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fch1b',['RI_ASCR2_CH1b',['../group___peripheral___registers___bits___definition.html#gab9f85a52b8922645b25897826c37d4f9',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fch2b',['RI_ASCR2_CH2b',['../group___peripheral___registers___bits___definition.html#ga59889a973a900265d90d6b1a577790ce',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fch3b',['RI_ASCR2_CH3b',['../group___peripheral___registers___bits___definition.html#ga5bc7700ba4ef7829dc69bcaffd71541d',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fch6b',['RI_ASCR2_CH6b',['../group___peripheral___registers___bits___definition.html#ga1dbce23f848b4474aab1ca803fcf26da',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fch7b',['RI_ASCR2_CH7b',['../group___peripheral___registers___bits___definition.html#ga58d87fca98be04ab0903d7273780ed7f',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fch8b',['RI_ASCR2_CH8b',['../group___peripheral___registers___bits___definition.html#gafa40b4c38672fbbc691d279c4af216b0',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fch9b',['RI_ASCR2_CH9b',['../group___peripheral___registers___bits___definition.html#ga1993e2371b816f5454213653d3e48842',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr10_5f1',['RI_ASCR2_GR10_1',['../group___peripheral___registers___bits___definition.html#ga107731f14487352ff843d3c1aedd4640',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr10_5f2',['RI_ASCR2_GR10_2',['../group___peripheral___registers___bits___definition.html#ga66c71861e9ad11b44150b93505988b51',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr10_5f3',['RI_ASCR2_GR10_3',['../group___peripheral___registers___bits___definition.html#gad915c71a6ca56cb9ed8107a4f3d55a22',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr10_5f4',['RI_ASCR2_GR10_4',['../group___peripheral___registers___bits___definition.html#ga77d08e89c26c8fd3948f4b1ffc821fb3',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr4_5f1',['RI_ASCR2_GR4_1',['../group___peripheral___registers___bits___definition.html#gaa987eaf3fb4b755150aba6c1c1869541',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr4_5f2',['RI_ASCR2_GR4_2',['../group___peripheral___registers___bits___definition.html#ga78a3bb7d3099a87e6fd417e748f50a47',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr4_5f3',['RI_ASCR2_GR4_3',['../group___peripheral___registers___bits___definition.html#ga75318d892c468098e8d4ca30ff59c21b',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr4_5f4',['RI_ASCR2_GR4_4',['../group___peripheral___registers___bits___definition.html#ga00c0a6a82ac65715c9850a41e55a81e6',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr5_5f1',['RI_ASCR2_GR5_1',['../group___peripheral___registers___bits___definition.html#ga35b70043d76941e46c05ed954181de99',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr5_5f2',['RI_ASCR2_GR5_2',['../group___peripheral___registers___bits___definition.html#ga092c8873e1ccc149ac20820165afa3a6',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr5_5f3',['RI_ASCR2_GR5_3',['../group___peripheral___registers___bits___definition.html#ga662bfe4dc3f4442594e603739e2b31f3',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr5_5f4',['RI_ASCR2_GR5_4',['../group___peripheral___registers___bits___definition.html#gab7fa10064241e2519be1ad8d6ca74c0f',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr6_5f1',['RI_ASCR2_GR6_1',['../group___peripheral___registers___bits___definition.html#ga68a0445518cab86238c19ec70b1a7f82',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr6_5f2',['RI_ASCR2_GR6_2',['../group___peripheral___registers___bits___definition.html#ga180b56b3ecc2deff88f2428b402b5631',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr6_5f3',['RI_ASCR2_GR6_3',['../group___peripheral___registers___bits___definition.html#ga9f32ad9d722774eafb4bf6f1f808c33e',1,'stm32l1xx.h']]],
  ['ri_5fascr2_5fgr6_5f4',['RI_ASCR2_GR6_4',['../group___peripheral___registers___bits___definition.html#gaf65214f3d0d79db1018117035a0acc5f',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa',['RI_HYSCR1_PA',['../group___peripheral___registers___bits___definition.html#ga5145ba33aafcf98f7f6e04ea85cfe79c',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f0',['RI_HYSCR1_PA_0',['../group___peripheral___registers___bits___definition.html#ga65c7061b2387d9774d4a29dfb9da7bc6',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f1',['RI_HYSCR1_PA_1',['../group___peripheral___registers___bits___definition.html#ga1e30e44855e8a02b007781e0b821b432',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f10',['RI_HYSCR1_PA_10',['../group___peripheral___registers___bits___definition.html#ga95b03d5607623e958e5230c4f62926bf',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f11',['RI_HYSCR1_PA_11',['../group___peripheral___registers___bits___definition.html#ga01cb50708f61052800d6a79b314cf14c',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f12',['RI_HYSCR1_PA_12',['../group___peripheral___registers___bits___definition.html#gafbb78dab941bba89432af056a1b46175',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f13',['RI_HYSCR1_PA_13',['../group___peripheral___registers___bits___definition.html#gaf321b0ca350e01de8cdfcb8ca98dcebf',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f14',['RI_HYSCR1_PA_14',['../group___peripheral___registers___bits___definition.html#gaa89b9f6aed39f7ce36538a0b4386dee5',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f15',['RI_HYSCR1_PA_15',['../group___peripheral___registers___bits___definition.html#gadc8a0f64fb157ae732ae2aee67ba1e00',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f2',['RI_HYSCR1_PA_2',['../group___peripheral___registers___bits___definition.html#ga2a18ea4423a8d86d64fe4096ce99da73',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f3',['RI_HYSCR1_PA_3',['../group___peripheral___registers___bits___definition.html#ga31f47312df1081b99cb7bb37108025d1',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f4',['RI_HYSCR1_PA_4',['../group___peripheral___registers___bits___definition.html#ga8b753c36a11a65522b6085696e0fbce4',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f5',['RI_HYSCR1_PA_5',['../group___peripheral___registers___bits___definition.html#ga852c79796eb5e7b6072d28ac37d54826',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f6',['RI_HYSCR1_PA_6',['../group___peripheral___registers___bits___definition.html#ga6e98d5931fd04092018c0d4b2218e993',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f7',['RI_HYSCR1_PA_7',['../group___peripheral___registers___bits___definition.html#gabb5bae81d4bad89eb9bea27f462136ed',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f8',['RI_HYSCR1_PA_8',['../group___peripheral___registers___bits___definition.html#ga5cefe1a3a06f8448c4eb82a70e13e031',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpa_5f9',['RI_HYSCR1_PA_9',['../group___peripheral___registers___bits___definition.html#ga9f9390916e40fc545763f727d8afdb9d',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb',['RI_HYSCR1_PB',['../group___peripheral___registers___bits___definition.html#ga14b6c6b02074440c8117040dab96ad00',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f0',['RI_HYSCR1_PB_0',['../group___peripheral___registers___bits___definition.html#ga8c8867699d64da05d6da35f70aa36410',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f1',['RI_HYSCR1_PB_1',['../group___peripheral___registers___bits___definition.html#ga8dacaf57911add1790db2d6c7e19705e',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f10',['RI_HYSCR1_PB_10',['../group___peripheral___registers___bits___definition.html#gabf9546ac3971f865f5701c62d0cca5a2',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f11',['RI_HYSCR1_PB_11',['../group___peripheral___registers___bits___definition.html#ga79cc2722419b25b769d8487038f28628',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f12',['RI_HYSCR1_PB_12',['../group___peripheral___registers___bits___definition.html#gab605e2258c53879ca5772ecb183004ca',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f13',['RI_HYSCR1_PB_13',['../group___peripheral___registers___bits___definition.html#ga90a219c42ca050e7fa03eb3749002dbb',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f14',['RI_HYSCR1_PB_14',['../group___peripheral___registers___bits___definition.html#gac8372d0faca5d921d6396789947e4768',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f15',['RI_HYSCR1_PB_15',['../group___peripheral___registers___bits___definition.html#gab1d46a1d121ba077559e59d3f979c34a',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f2',['RI_HYSCR1_PB_2',['../group___peripheral___registers___bits___definition.html#ga48f5d561a7216b3eb37335823337f4c6',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f3',['RI_HYSCR1_PB_3',['../group___peripheral___registers___bits___definition.html#gaae3eff836fb151eb75a68e69412cc40e',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f4',['RI_HYSCR1_PB_4',['../group___peripheral___registers___bits___definition.html#gab140dac35d8483090b7d9a1c0d98878e',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f5',['RI_HYSCR1_PB_5',['../group___peripheral___registers___bits___definition.html#ga5c3845ade7b349c5ab47f66262e25fd8',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f6',['RI_HYSCR1_PB_6',['../group___peripheral___registers___bits___definition.html#ga043770a538224eb1e668769514d746ec',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f7',['RI_HYSCR1_PB_7',['../group___peripheral___registers___bits___definition.html#gabd4ba620e0f539ffd571def4e349132d',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f8',['RI_HYSCR1_PB_8',['../group___peripheral___registers___bits___definition.html#ga1913163432c3add1cba4d291a159daf6',1,'stm32l1xx.h']]],
  ['ri_5fhyscr1_5fpb_5f9',['RI_HYSCR1_PB_9',['../group___peripheral___registers___bits___definition.html#ga93361a0c779c6e7daabd0dd58613337a',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc',['RI_HYSCR2_PC',['../group___peripheral___registers___bits___definition.html#gaf09b5ddac48ee180dc7ddb1e734a66db',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f0',['RI_HYSCR2_PC_0',['../group___peripheral___registers___bits___definition.html#gaa9e78082b66f117d190267df32208f74',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f1',['RI_HYSCR2_PC_1',['../group___peripheral___registers___bits___definition.html#ga3fd01d50074e253029d67b6c5e841c8a',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f10',['RI_HYSCR2_PC_10',['../group___peripheral___registers___bits___definition.html#gaf9ec3d47c2b42b7af4f67f114b9e33c6',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f11',['RI_HYSCR2_PC_11',['../group___peripheral___registers___bits___definition.html#ga9bcc79e86da6f06ecbf44ec7d2dc09ed',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f12',['RI_HYSCR2_PC_12',['../group___peripheral___registers___bits___definition.html#gad365b14b80d22074a5eacfc853201a00',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f13',['RI_HYSCR2_PC_13',['../group___peripheral___registers___bits___definition.html#gafbe822bac8cb0a89132cc5ade5d60f6f',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f14',['RI_HYSCR2_PC_14',['../group___peripheral___registers___bits___definition.html#ga3c762dbe6431125074802f7c6b4ff92f',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f15',['RI_HYSCR2_PC_15',['../group___peripheral___registers___bits___definition.html#gadaf32949a92f0bb4f85c141992018f20',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f2',['RI_HYSCR2_PC_2',['../group___peripheral___registers___bits___definition.html#ga3c52c01282fdad197229b803c46b0461',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f3',['RI_HYSCR2_PC_3',['../group___peripheral___registers___bits___definition.html#ga86584cd3651a985c3d7de1362dd3a88c',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f4',['RI_HYSCR2_PC_4',['../group___peripheral___registers___bits___definition.html#gab15e23dd1870a5ccb225a000b5e4aec1',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f5',['RI_HYSCR2_PC_5',['../group___peripheral___registers___bits___definition.html#ga08ae56ff6827a6bee06fdd301a2bdc28',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f6',['RI_HYSCR2_PC_6',['../group___peripheral___registers___bits___definition.html#gaa84aee46eaa71bb7ed9e0bece7c6562a',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f7',['RI_HYSCR2_PC_7',['../group___peripheral___registers___bits___definition.html#ga7233eb70e2930bad6a761ea6f144266c',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f8',['RI_HYSCR2_PC_8',['../group___peripheral___registers___bits___definition.html#gae2c4528b8056bbba163a718436de96b1',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpc_5f9',['RI_HYSCR2_PC_9',['../group___peripheral___registers___bits___definition.html#ga610abf0d56c15a4449bceac4b003815a',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd',['RI_HYSCR2_PD',['../group___peripheral___registers___bits___definition.html#ga312f30d2666209812bf94f22986b0035',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f0',['RI_HYSCR2_PD_0',['../group___peripheral___registers___bits___definition.html#gad3565abfc787c3198f41f6292b7f3e01',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f1',['RI_HYSCR2_PD_1',['../group___peripheral___registers___bits___definition.html#ga64aabec0b817ee30ac063f4f0406c75b',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f10',['RI_HYSCR2_PD_10',['../group___peripheral___registers___bits___definition.html#gacdb420ed8e7af3c7392f1c9546a1a2ce',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f11',['RI_HYSCR2_PD_11',['../group___peripheral___registers___bits___definition.html#gab1702f6d00435aea63b648186c5b6005',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f12',['RI_HYSCR2_PD_12',['../group___peripheral___registers___bits___definition.html#gaff99a77f97d3856313b5cc1b4167455c',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f13',['RI_HYSCR2_PD_13',['../group___peripheral___registers___bits___definition.html#ga2b13b9120ac43b601cf0a2c7ac49e359',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f14',['RI_HYSCR2_PD_14',['../group___peripheral___registers___bits___definition.html#gaf6a78aa687b92e98ff67cc79ce336f1a',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f15',['RI_HYSCR2_PD_15',['../group___peripheral___registers___bits___definition.html#ga4db744a01131eca82ee5a647f39fcea4',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f2',['RI_HYSCR2_PD_2',['../group___peripheral___registers___bits___definition.html#gaa5efc8b87f26b5e628301292499cbcd5',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f3',['RI_HYSCR2_PD_3',['../group___peripheral___registers___bits___definition.html#ga0b94eeb5e5dc65827737a0fb508c0562',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f4',['RI_HYSCR2_PD_4',['../group___peripheral___registers___bits___definition.html#gae2a5e8b8513a97e22df2e63be47c5a0b',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f5',['RI_HYSCR2_PD_5',['../group___peripheral___registers___bits___definition.html#ga913f2fee0cfe1cca981a00f63a854f80',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f6',['RI_HYSCR2_PD_6',['../group___peripheral___registers___bits___definition.html#gada5c54871159135db05a19d83c6c4b05',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f7',['RI_HYSCR2_PD_7',['../group___peripheral___registers___bits___definition.html#gace5c5492cdae87d9bac8e7e6fecf7aaa',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f8',['RI_HYSCR2_PD_8',['../group___peripheral___registers___bits___definition.html#gaa3dad96e4b6db07c99508d333b9da85a',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpd_5f9',['RI_HYSCR2_PD_9',['../group___peripheral___registers___bits___definition.html#gab1d439f38d8e356869a07144d9d81b21',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe',['RI_HYSCR2_PE',['../group___peripheral___registers___bits___definition.html#ga792b1c16c7bfb2bfb5f8d56e809ea718',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f0',['RI_HYSCR2_PE_0',['../group___peripheral___registers___bits___definition.html#ga782521b1f6ff5b136ab45922e153ef99',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f1',['RI_HYSCR2_PE_1',['../group___peripheral___registers___bits___definition.html#gaa30146760c544270745bfb202a35dee7',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f10',['RI_HYSCR2_PE_10',['../group___peripheral___registers___bits___definition.html#ga81cfa91a6032715459c05e87748cfcdc',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f11',['RI_HYSCR2_PE_11',['../group___peripheral___registers___bits___definition.html#ga1aaf2ecd34bce4d007df53d0a12ba3e4',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f12',['RI_HYSCR2_PE_12',['../group___peripheral___registers___bits___definition.html#ga3de5322d82ba33ed474659eeaa5b8189',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f13',['RI_HYSCR2_PE_13',['../group___peripheral___registers___bits___definition.html#gada47a00621a168573f1dc222f2458a56',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f14',['RI_HYSCR2_PE_14',['../group___peripheral___registers___bits___definition.html#ga7c97b2662f8f4270f25ef75884eb0cb6',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f15',['RI_HYSCR2_PE_15',['../group___peripheral___registers___bits___definition.html#gaec51abda99307513c9f3902472e5241c',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f2',['RI_HYSCR2_PE_2',['../group___peripheral___registers___bits___definition.html#ga5bced107c2e03044800c283724a74534',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f3',['RI_HYSCR2_PE_3',['../group___peripheral___registers___bits___definition.html#ga556b74a8e3ae7438b271d0bcd50b919d',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f4',['RI_HYSCR2_PE_4',['../group___peripheral___registers___bits___definition.html#gae62fd7e854bc430ac153f180142885ae',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f5',['RI_HYSCR2_PE_5',['../group___peripheral___registers___bits___definition.html#ga3ddcdd8a95ab82fc65229dfd6a4d36df',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f6',['RI_HYSCR2_PE_6',['../group___peripheral___registers___bits___definition.html#gaa58be3365ae479ad5d5dca245c944c62',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f7',['RI_HYSCR2_PE_7',['../group___peripheral___registers___bits___definition.html#ga5e59c500201fba14716416639b8ac7e8',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f8',['RI_HYSCR2_PE_8',['../group___peripheral___registers___bits___definition.html#ga63fd2625bcc049069cf3cedaa368e0f7',1,'stm32l1xx.h']]],
  ['ri_5fhyscr2_5fpe_5f9',['RI_HYSCR2_PE_9',['../group___peripheral___registers___bits___definition.html#gae4b2b5583d856563fd3eb1c6a81eb856',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf',['RI_HYSCR3_PF',['../group___peripheral___registers___bits___definition.html#ga1c653c0a973eba715adbcbe16fbf1f2c',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f0',['RI_HYSCR3_PF_0',['../group___peripheral___registers___bits___definition.html#ga399db9aab5e9563cc63ea113417da5a1',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f1',['RI_HYSCR3_PF_1',['../group___peripheral___registers___bits___definition.html#ga8b0d114d395de05c2cb0f1cfe4fcd5df',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f10',['RI_HYSCR3_PF_10',['../group___peripheral___registers___bits___definition.html#ga3152d20bb4fcc24a7fd3dbf89d97a2fd',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f11',['RI_HYSCR3_PF_11',['../group___peripheral___registers___bits___definition.html#gad339f6b9b4408f6b285eac72e8c2a10b',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f12',['RI_HYSCR3_PF_12',['../group___peripheral___registers___bits___definition.html#ga18385d948755306dca6836c3b1a26e6c',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f13',['RI_HYSCR3_PF_13',['../group___peripheral___registers___bits___definition.html#gad22e69f33e497edd10c70d8c6a84c9e9',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f14',['RI_HYSCR3_PF_14',['../group___peripheral___registers___bits___definition.html#gacd1dabc88c3850ac790b3f7274ded5fb',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f15',['RI_HYSCR3_PF_15',['../group___peripheral___registers___bits___definition.html#gadc0044525c75a349c03f060d10195c12',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f2',['RI_HYSCR3_PF_2',['../group___peripheral___registers___bits___definition.html#ga3cd9b5b1f358db80d682d55413b17fe1',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f3',['RI_HYSCR3_PF_3',['../group___peripheral___registers___bits___definition.html#gaeb51a0832304c92e6b002b6a7de5175c',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f4',['RI_HYSCR3_PF_4',['../group___peripheral___registers___bits___definition.html#gab5f5eff42e415d7f15cc8e3f0a24797d',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f5',['RI_HYSCR3_PF_5',['../group___peripheral___registers___bits___definition.html#ga0713b973dcd009708f653da8ba94c332',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f6',['RI_HYSCR3_PF_6',['../group___peripheral___registers___bits___definition.html#gaeb8ab3d3057fe54fd821d93b5503b7a1',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f7',['RI_HYSCR3_PF_7',['../group___peripheral___registers___bits___definition.html#gafa0cdce4d4f9fc0415bb97950700c861',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f8',['RI_HYSCR3_PF_8',['../group___peripheral___registers___bits___definition.html#ga34added43063e839702bd256247b8ab3',1,'stm32l1xx.h']]],
  ['ri_5fhyscr3_5fpf_5f9',['RI_HYSCR3_PF_9',['../group___peripheral___registers___bits___definition.html#ga70bd595efa4a91f34bde1f4c7558ed09',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg',['RI_HYSCR4_PG',['../group___peripheral___registers___bits___definition.html#gaa45ca49f69da225d66e99e033be85e02',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f0',['RI_HYSCR4_PG_0',['../group___peripheral___registers___bits___definition.html#ga3008d6daa946183f827dd5a70ef9fc7d',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f1',['RI_HYSCR4_PG_1',['../group___peripheral___registers___bits___definition.html#ga9c2a38bbbdd9eb287404ecfd3573f3c1',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f10',['RI_HYSCR4_PG_10',['../group___peripheral___registers___bits___definition.html#ga56f5180b88ab5c117b63502e3683ca7b',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f11',['RI_HYSCR4_PG_11',['../group___peripheral___registers___bits___definition.html#ga53e738bdf522ad90af3f1b78cb3bc3af',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f12',['RI_HYSCR4_PG_12',['../group___peripheral___registers___bits___definition.html#ga12d3594dbc456fcf50fdcec0fc0c28f2',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f13',['RI_HYSCR4_PG_13',['../group___peripheral___registers___bits___definition.html#ga2629e5e701a4f355b1bf7769f50d1dd5',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f14',['RI_HYSCR4_PG_14',['../group___peripheral___registers___bits___definition.html#gada698fa4d7cf12deef037bc282bc8ac0',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f15',['RI_HYSCR4_PG_15',['../group___peripheral___registers___bits___definition.html#gaae76b5b44a75a91bd2a8ea32e80e49fd',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f2',['RI_HYSCR4_PG_2',['../group___peripheral___registers___bits___definition.html#ga3f7e582f62a85ca1fb5da0e40d602e12',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f3',['RI_HYSCR4_PG_3',['../group___peripheral___registers___bits___definition.html#ga6f15fce3d39f9bca6c3ec51783af844b',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f4',['RI_HYSCR4_PG_4',['../group___peripheral___registers___bits___definition.html#ga0d9c5c6a551c9589fd7325d955d19330',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f5',['RI_HYSCR4_PG_5',['../group___peripheral___registers___bits___definition.html#ga5451537366230d21b7ea68197b6ddb2e',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f6',['RI_HYSCR4_PG_6',['../group___peripheral___registers___bits___definition.html#gae6589df9d1bfb0200394d76ffa22f7d8',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f7',['RI_HYSCR4_PG_7',['../group___peripheral___registers___bits___definition.html#ga90fef21b5c43b576cfe26f189a1e5f94',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f8',['RI_HYSCR4_PG_8',['../group___peripheral___registers___bits___definition.html#gae20912f004b0787b789e197646ddd395',1,'stm32l1xx.h']]],
  ['ri_5fhyscr4_5fpg_5f9',['RI_HYSCR4_PG_9',['../group___peripheral___registers___bits___definition.html#ga6e7d25e49037ab39023785c82aafcc8a',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic1',['RI_ICR_IC1',['../group___peripheral___registers___bits___definition.html#ga991a7aa3c0986605cb45831b5f16d02e',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic1z',['RI_ICR_IC1Z',['../group___peripheral___registers___bits___definition.html#ga8c4ed51eda0dbe6e489ba45e15fcdac7',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic1z_5f0',['RI_ICR_IC1Z_0',['../group___peripheral___registers___bits___definition.html#ga3fc7e84a9bb47672a7532a4dcf6a9c50',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic1z_5f1',['RI_ICR_IC1Z_1',['../group___peripheral___registers___bits___definition.html#ga66d91cac4331afc91f298978e8a7dd2b',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic1z_5f2',['RI_ICR_IC1Z_2',['../group___peripheral___registers___bits___definition.html#gad27b39fcad1770a4d33e8f99a7b23b1f',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic1z_5f3',['RI_ICR_IC1Z_3',['../group___peripheral___registers___bits___definition.html#ga9fd1f2b67fd6c3b2d72e1486de9d425b',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic2',['RI_ICR_IC2',['../group___peripheral___registers___bits___definition.html#ga5430845f1a57feef529bae0704c56968',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic2z',['RI_ICR_IC2Z',['../group___peripheral___registers___bits___definition.html#ga4c9a4b7c3f5085b3be28e23c9cbaa89f',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic2z_5f0',['RI_ICR_IC2Z_0',['../group___peripheral___registers___bits___definition.html#gaec81a7255893ee36f4487275a8c9140b',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic2z_5f1',['RI_ICR_IC2Z_1',['../group___peripheral___registers___bits___definition.html#ga6e9edba4778ad3bf04ad3ff8457b2af2',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic2z_5f2',['RI_ICR_IC2Z_2',['../group___peripheral___registers___bits___definition.html#ga4e479532bf0094e3f436be072494a2a8',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic2z_5f3',['RI_ICR_IC2Z_3',['../group___peripheral___registers___bits___definition.html#gac1c48dea156d5696889b4ba9f82d9695',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic3',['RI_ICR_IC3',['../group___peripheral___registers___bits___definition.html#ga02a8c41438b820e6909a8a44311d2d2e',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic3z',['RI_ICR_IC3Z',['../group___peripheral___registers___bits___definition.html#gad4f76ef9a9fb8b9cf79d42526f1f0be8',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic3z_5f0',['RI_ICR_IC3Z_0',['../group___peripheral___registers___bits___definition.html#gaaed61348da4976d7e3cf9b70a698b9c4',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic3z_5f1',['RI_ICR_IC3Z_1',['../group___peripheral___registers___bits___definition.html#gaa5a5adb06fbf7a62ceebd9add536a832',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic3z_5f2',['RI_ICR_IC3Z_2',['../group___peripheral___registers___bits___definition.html#gaaa7133aa480ef791b6de6919c7eb5887',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic3z_5f3',['RI_ICR_IC3Z_3',['../group___peripheral___registers___bits___definition.html#gac131ef535ebcd3e37a85da3c37bebfcc',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic4',['RI_ICR_IC4',['../group___peripheral___registers___bits___definition.html#gacaf8eea8686232d8e0e04d3c07526883',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic4z',['RI_ICR_IC4Z',['../group___peripheral___registers___bits___definition.html#gafb742e8b9ba11524fe099080d9fd7fdb',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic4z_5f0',['RI_ICR_IC4Z_0',['../group___peripheral___registers___bits___definition.html#ga142fb2425508dcc371893a33c14fa9d7',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic4z_5f1',['RI_ICR_IC4Z_1',['../group___peripheral___registers___bits___definition.html#ga8596997cebcd91b568951f6ee0ba6352',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic4z_5f2',['RI_ICR_IC4Z_2',['../group___peripheral___registers___bits___definition.html#ga75687ea3d22ff8d7e5f7a27fe23d95c4',1,'stm32l1xx.h']]],
  ['ri_5ficr_5fic4z_5f3',['RI_ICR_IC4Z_3',['../group___peripheral___registers___bits___definition.html#ga725d99c1c8a1a14160a7d705209eab59',1,'stm32l1xx.h']]],
  ['ri_5ficr_5ftim',['RI_ICR_TIM',['../group___peripheral___registers___bits___definition.html#ga0b2db345cf0c0710bb1ef69148383eaa',1,'stm32l1xx.h']]],
  ['ri_5ficr_5ftim_5f0',['RI_ICR_TIM_0',['../group___peripheral___registers___bits___definition.html#gad850473c75d4ba29f970cc12688e7aca',1,'stm32l1xx.h']]],
  ['ri_5ficr_5ftim_5f1',['RI_ICR_TIM_1',['../group___peripheral___registers___bits___definition.html#ga2bfcc48a0dc738636cfaab24db053e74',1,'stm32l1xx.h']]],
  ['ri_5ftypedef',['RI_TypeDef',['../struct_r_i___type_def.html',1,'']]],
  ['rir',['RIR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a034504d43f7b16b320745a25b3a8f12d',1,'CAN_FIFOMailBox_TypeDef']]],
  ['risr',['RISR',['../struct_d_c_m_i___type_def.html#ae0aba9f38498cccbe0186b7813825026',1,'DCMI_TypeDef::RISR()'],['../struct_c_r_y_p___type_def.html#a04be1b2f14a37aed1deff4d57e6261dd',1,'CRYP_TypeDef::RISR()']]],
  ['rlr',['RLR',['../struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532',1,'IWDG_TypeDef']]],
  ['rmdir',['rmdir',['../classmiosix_1_1_fat32_fs.html#a14e40b5dfb8cb0d0c912d6ae761932a3',1,'miosix::Fat32Fs::rmdir()'],['../classmiosix_1_1_filesystem_base.html#a061bac84c7f5f18e1efc6b938ebc0d66',1,'miosix::FilesystemBase::rmdir()'],['../classmiosix_1_1_mountpoint_fs.html#a41c03e60fca3733f7f2d9902063efc2e',1,'miosix::MountpointFs::rmdir()']]],
  ['rng_5fbase',['RNG_BASE',['../group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c',1,'RNG_BASE():&#160;stm32f2xx.h'],['../group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c',1,'RNG_BASE():&#160;stm32f4xx.h']]],
  ['rng_5ftypedef',['RNG_TypeDef',['../struct_r_n_g___type_def.html',1,'']]],
  ['rtc_5falarm_5firqn',['RTC_Alarm_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37',1,'RTC_Alarm_IRQn():&#160;stm32f2xx.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37',1,'RTC_Alarm_IRQn():&#160;stm32l1xx.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37',1,'RTC_Alarm_IRQn():&#160;stm32f4xx.h']]],
  ['rtc_5falrh_5frtc_5falr',['RTC_ALRH_RTC_ALR',['../group___peripheral___registers___bits___definition.html#ga2c6fab9b1d06bb3f26eb038a1d7e55f5',1,'stm32f10x.h']]],
  ['rtc_5falrl_5frtc_5falr',['RTC_ALRL_RTC_ALR',['../group___peripheral___registers___bits___definition.html#ga27e762953f42cf0a323a4372cd780c22',1,'stm32f10x.h']]],
  ['rtc_5fcnth_5frtc_5fcnt',['RTC_CNTH_RTC_CNT',['../group___peripheral___registers___bits___definition.html#ga256cb0c8e461f345df89d77dae7c31a9',1,'stm32f10x.h']]],
  ['rtc_5fcntl_5frtc_5fcnt',['RTC_CNTL_RTC_CNT',['../group___peripheral___registers___bits___definition.html#gaa079440c3cb1b864f226231f11664e5e',1,'stm32f10x.h']]],
  ['rtc_5fcrh_5falrie',['RTC_CRH_ALRIE',['../group___peripheral___registers___bits___definition.html#ga990a6b449f70249a1a4baf19f64617d9',1,'stm32f10x.h']]],
  ['rtc_5fcrh_5fowie',['RTC_CRH_OWIE',['../group___peripheral___registers___bits___definition.html#ga04e23d339e15dbf883dbedb054cd1706',1,'stm32f10x.h']]],
  ['rtc_5fcrh_5fsecie',['RTC_CRH_SECIE',['../group___peripheral___registers___bits___definition.html#ga8dd52d261f99a969d9841a4426152b85',1,'stm32f10x.h']]],
  ['rtc_5fcrl_5falrf',['RTC_CRL_ALRF',['../group___peripheral___registers___bits___definition.html#gaca9bce7cb58e637876d1154710305563',1,'stm32f10x.h']]],
  ['rtc_5fcrl_5fcnf',['RTC_CRL_CNF',['../group___peripheral___registers___bits___definition.html#ga3829687c89579c020665c19b8937a820',1,'stm32f10x.h']]],
  ['rtc_5fcrl_5fowf',['RTC_CRL_OWF',['../group___peripheral___registers___bits___definition.html#gad801db5fbfc407b1959647765076b299',1,'stm32f10x.h']]],
  ['rtc_5fcrl_5frsf',['RTC_CRL_RSF',['../group___peripheral___registers___bits___definition.html#gae6fefe3020ad4d61b54a516e8a65f30d',1,'stm32f10x.h']]],
  ['rtc_5fcrl_5frtoff',['RTC_CRL_RTOFF',['../group___peripheral___registers___bits___definition.html#ga6bc57b1110a53b82e4445c4770203fe8',1,'stm32f10x.h']]],
  ['rtc_5fcrl_5fsecf',['RTC_CRL_SECF',['../group___peripheral___registers___bits___definition.html#ga2c039206fc5c1506aba666387c5d34c8',1,'stm32f10x.h']]],
  ['rtc_5fdivh_5frtc_5fdiv',['RTC_DIVH_RTC_DIV',['../group___peripheral___registers___bits___definition.html#gae88e723f16ec20925d0bc545428a6670',1,'stm32f10x.h']]],
  ['rtc_5fdivl_5frtc_5fdiv',['RTC_DIVL_RTC_DIV',['../group___peripheral___registers___bits___definition.html#gabe06c3de2b371556e207e5079feb9afd',1,'stm32f10x.h']]],
  ['rtc_5firqn',['RTC_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858',1,'stm32f10x.h']]],
  ['rtc_5fprlh_5fprl',['RTC_PRLH_PRL',['../group___peripheral___registers___bits___definition.html#ga5209d66a77da940d9a187bbaf73dc8a0',1,'stm32f10x.h']]],
  ['rtc_5fprll_5fprl',['RTC_PRLL_PRL',['../group___peripheral___registers___bits___definition.html#gac1cd2db7134d6b3e21477ed466dd4d7c',1,'stm32f10x.h']]],
  ['rtc_5ftypedef',['RTC_TypeDef',['../struct_r_t_c___type_def.html',1,'']]],
  ['rtc_5fwkup_5firqn',['RTC_WKUP_IRQn',['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777',1,'RTC_WKUP_IRQn():&#160;stm32f2xx.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777',1,'RTC_WKUP_IRQn():&#160;stm32l1xx.h'],['../group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777',1,'RTC_WKUP_IRQn():&#160;stm32f4xx.h']]],
  ['rtsr',['RTSR',['../struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675',1,'EXTI_TypeDef']]],
  ['run',['run',['../classmiosix_1_1_event_queue.html#a066baaa55a0367d7c9ddffbabc500aba',1,'miosix::EventQueue::run()'],['../classmiosix_1_1_fixed_event_queue.html#a57c1a42529747f00c9e2dfcbd0aadffe',1,'miosix::FixedEventQueue::run()']]],
  ['runimpl',['runImpl',['../classmiosix_1_1_fixed_event_queue_base.html#a90cb9c42f7f9c49606922dce57981e57',1,'miosix::FixedEventQueueBase']]],
  ['runone',['runOne',['../classmiosix_1_1_event_queue.html#a77a200274e60ca1c07164a7c30b96371',1,'miosix::EventQueue::runOne()'],['../classmiosix_1_1_fixed_event_queue.html#ae861b6c4a206878671abc5d7c302470f',1,'miosix::FixedEventQueue::runOne()']]],
  ['runoneimpl',['runOneImpl',['../classmiosix_1_1_fixed_event_queue_base.html#a8a465be0d7cb59f5c0d568d1412c2d8a',1,'miosix::FixedEventQueueBase']]],
  ['rxcrcr',['RXCRCR',['../struct_s_p_i___type_def.html#ab53da6fb851d911ae0b1166be2cfe48a',1,'SPI_TypeDef']]]
];
