{"vcs1":{"timestamp_begin":1680798367.203109376, "rt":0.78, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1680798368.013875110, "rt":0.87, "ut":0.19, "st":0.09}}
{"link":{"timestamp_begin":1680798368.900144405, "rt":0.38, "ut":0.05, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680798366.926425623}
{"VCS_COMP_START_TIME": 1680798366.926425623}
{"VCS_COMP_END_TIME": 1680798369.840392218}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 222604}}
