digraph "0_linux_f8bd2258e2d520dff28c855658bd24bdafb5102d_1@pointer" {
"1000125" [label="(Call,rem <= tp->tv_nsec)"];
"1000134" [label="(Call,tp->tv_sec - rem)"];
"1000130" [label="(Call,sgi_clock_offset.tv_nsec = tp->tv_sec - rem)"];
"1000149" [label="(Call,NSEC_PER_SEC - rem)"];
"1000141" [label="(Call,sgi_clock_offset.tv_nsec = tp->tv_sec + NSEC_PER_SEC - rem)"];
"1000145" [label="(Call,tp->tv_sec + NSEC_PER_SEC - rem)"];
"1000143" [label="(Identifier,sgi_clock_offset)"];
"1000124" [label="(ControlStructure,if (rem <= tp->tv_nsec))"];
"1000150" [label="(Identifier,NSEC_PER_SEC)"];
"1000141" [label="(Call,sgi_clock_offset.tv_nsec = tp->tv_sec + NSEC_PER_SEC - rem)"];
"1000134" [label="(Call,tp->tv_sec - rem)"];
"1000125" [label="(Call,rem <= tp->tv_nsec)"];
"1000115" [label="(Call,tp->tv_sec - div_u64_rem(nsec, NSEC_PER_SEC, &rem))"];
"1000119" [label="(Call,div_u64_rem(nsec, NSEC_PER_SEC, &rem))"];
"1000140" [label="(Block,)"];
"1000142" [label="(Call,sgi_clock_offset.tv_nsec)"];
"1000145" [label="(Call,tp->tv_sec + NSEC_PER_SEC - rem)"];
"1000138" [label="(Identifier,rem)"];
"1000157" [label="(Literal,0)"];
"1000127" [label="(Call,tp->tv_nsec)"];
"1000126" [label="(Identifier,rem)"];
"1000130" [label="(Call,sgi_clock_offset.tv_nsec = tp->tv_sec - rem)"];
"1000135" [label="(Call,tp->tv_sec)"];
"1000146" [label="(Call,tp->tv_sec)"];
"1000158" [label="(MethodReturn,static int)"];
"1000149" [label="(Call,NSEC_PER_SEC - rem)"];
"1000132" [label="(Identifier,sgi_clock_offset)"];
"1000154" [label="(Identifier,sgi_clock_offset)"];
"1000131" [label="(Call,sgi_clock_offset.tv_nsec)"];
"1000151" [label="(Identifier,rem)"];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000127"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000127" -> "1000125"  [label="AST: "];
"1000132" -> "1000125"  [label="CFG: "];
"1000143" -> "1000125"  [label="CFG: "];
"1000125" -> "1000158"  [label="DDG: rem <= tp->tv_nsec"];
"1000125" -> "1000158"  [label="DDG: tp->tv_nsec"];
"1000125" -> "1000134"  [label="DDG: rem"];
"1000125" -> "1000149"  [label="DDG: rem"];
"1000134" -> "1000130"  [label="AST: "];
"1000134" -> "1000138"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000138" -> "1000134"  [label="AST: "];
"1000130" -> "1000134"  [label="CFG: "];
"1000134" -> "1000158"  [label="DDG: rem"];
"1000134" -> "1000158"  [label="DDG: tp->tv_sec"];
"1000134" -> "1000130"  [label="DDG: tp->tv_sec"];
"1000134" -> "1000130"  [label="DDG: rem"];
"1000115" -> "1000134"  [label="DDG: tp->tv_sec"];
"1000130" -> "1000124"  [label="AST: "];
"1000131" -> "1000130"  [label="AST: "];
"1000157" -> "1000130"  [label="CFG: "];
"1000130" -> "1000158"  [label="DDG: tp->tv_sec - rem"];
"1000130" -> "1000158"  [label="DDG: sgi_clock_offset.tv_nsec"];
"1000149" -> "1000145"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000145" -> "1000149"  [label="CFG: "];
"1000149" -> "1000158"  [label="DDG: rem"];
"1000149" -> "1000158"  [label="DDG: NSEC_PER_SEC"];
"1000149" -> "1000141"  [label="DDG: NSEC_PER_SEC"];
"1000149" -> "1000141"  [label="DDG: rem"];
"1000149" -> "1000145"  [label="DDG: NSEC_PER_SEC"];
"1000149" -> "1000145"  [label="DDG: rem"];
"1000119" -> "1000149"  [label="DDG: NSEC_PER_SEC"];
"1000141" -> "1000140"  [label="AST: "];
"1000141" -> "1000145"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000145" -> "1000141"  [label="AST: "];
"1000154" -> "1000141"  [label="CFG: "];
"1000141" -> "1000158"  [label="DDG: sgi_clock_offset.tv_nsec"];
"1000141" -> "1000158"  [label="DDG: tp->tv_sec + NSEC_PER_SEC - rem"];
"1000115" -> "1000141"  [label="DDG: tp->tv_sec"];
"1000146" -> "1000145"  [label="AST: "];
"1000145" -> "1000158"  [label="DDG: NSEC_PER_SEC - rem"];
"1000145" -> "1000158"  [label="DDG: tp->tv_sec"];
"1000115" -> "1000145"  [label="DDG: tp->tv_sec"];
}
