{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512163427886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512163427908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 02:53:47 2017 " "Processing started: Sat Dec 02 02:53:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512163427908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512163427908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512163427908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1512163429724 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432721 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432729 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432729 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432730 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432730 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432730 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432730 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432731 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432731 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432731 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432731 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432732 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432732 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432732 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432732 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432733 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432733 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432733 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432733 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432734 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432734 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432734 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432734 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432735 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432735 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432735 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432735 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432735 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432736 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432736 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432736 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432736 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432737 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432737 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432737 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432737 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432738 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432738 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432738 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163432738 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432739 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432739 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432739 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432739 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432739 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432740 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432740 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432741 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432741 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432741 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432741 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432742 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432742 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432742 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432742 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432742 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432743 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432743 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432743 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432743 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432743 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432744 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432744 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432744 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432744 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432745 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432745 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432745 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432745 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432745 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432746 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432746 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432746 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432746 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432747 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432747 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432747 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432747 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432747 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163432748 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435452 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435452 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435453 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435453 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435454 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435454 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435454 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435455 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435455 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435455 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435456 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435456 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435456 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435457 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435457 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435457 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435458 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435458 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435458 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435459 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435459 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435459 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435460 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435460 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435460 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435461 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435461 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435462 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435462 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435462 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435462 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435463 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435463 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435464 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435464 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435464 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435464 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435465 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435465 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163435465 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435466 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435466 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435466 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435466 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435467 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435467 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435467 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435467 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435468 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435468 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435468 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435469 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435469 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435469 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435469 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435470 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435470 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435470 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435470 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435471 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435471 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435471 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435471 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435471 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435472 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435472 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435472 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435472 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435473 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435473 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435473 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435473 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435473 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435474 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435474 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435474 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435474 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435475 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435475 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163435475 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438250 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438251 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438251 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438251 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438252 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438252 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438252 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438253 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438253 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438253 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438254 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438254 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438254 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438255 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438255 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438256 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438256 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438256 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438256 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438257 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438257 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438258 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438258 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438258 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438259 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438259 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438259 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438260 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438260 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438260 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438261 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438261 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438261 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438261 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438262 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438263 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1512163438263 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_tx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438264 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_16x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438264 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32galois8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438264 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gray_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438265 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328generator.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438265 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clock_crosser.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438265 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_gmii_io.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438266 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_rx.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_eth_tse_mac.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc32ctl8.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438267 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438268 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_host_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438268 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438268 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438268 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/final_tcp_hw_nios2_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438269 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_dpram_8x32.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438269 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_bin_cnt.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438269 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_tx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438269 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_stat_extract.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438270 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438270 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_register_map.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438270 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_clk_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438271 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mdio_clk_gen.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438271 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_lfsr_10.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438271 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_34.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438272 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altshifttaps.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438272 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438273 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438273 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_tx_counter_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438273 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438274 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_crc328checker.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438274 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mii_rx_if.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438274 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_1geth.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438275 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_rx_min_ff.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438275 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_mac_control.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438276 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438276 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_a_fifo_13.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438276 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_top_mdio.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438277 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/asus/Desktop/NSD_FINAL/final_tcp_hw/synthesis/submodules/altera_tse_retransmit_cntl.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1512163438277 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 240 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 240 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512163438632 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 02 02:53:58 2017 " "Processing ended: Sat Dec 02 02:53:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512163438632 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512163438632 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512163438632 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512163438632 ""}
