Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 20 16:03:46 2023
| Host         : Desktop-Tyke running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     371         
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (515)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (675)
5. checking no_input_delay (17)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (515)
--------------------------
 There are 247 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[0] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[1] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[2] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[3] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[4] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[5] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[6] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[7] (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: model3/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (675)
--------------------------------------------------
 There are 675 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  706          inf        0.000                      0                  706           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           706 Endpoints
Min Delay           706 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.858ns  (logic 17.896ns (46.054%)  route 20.962ns (53.946%))
  Logic Levels:           59  (CARRY4=41 FDRE=1 LUT2=1 LUT3=12 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[0]/C
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3/studyer/counter_reg[0]/Q
                         net (fo=33, routed)          1.260     1.716    model3/studyer/score1/counter[0]
    SLICE_X53Y60         LUT3 (Prop_lut3_I0_O)        0.153     1.869 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.558    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.327     2.885 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.885    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.286 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.286    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.400 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.734 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.039     4.773    model3/studyer/score1/score1[14]
    SLICE_X52Y70         LUT3 (Prop_lut3_I1_O)        0.303     5.076 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.317     5.393    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     5.517 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          0.973     6.490    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  model3/studyer/score1/score0__7_carry_i_8/O
                         net (fo=1, routed)           0.790     7.404    model3/studyer/score1/score0__7_carry_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.060 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.060    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.174    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.445 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.745     9.190    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X50Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.034 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.034    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.151 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.151    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.308 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.471    11.779    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    12.111 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    12.111    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.644 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.644    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.761    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.918 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.188    14.106    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.438 r  model3/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    14.438    model3/studyer/score1/score_reg_i_107_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.988 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.988    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.102    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.259 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          1.322    16.581    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    16.910 r  model3/studyer/score1/score_reg_i_84/O
                         net (fo=1, routed)           0.000    16.910    model3/studyer/score1/score_reg_i_84_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.311 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.311    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.425    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.505    19.087    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.329    19.416 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    19.416    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.966 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.966    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.080 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.080    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.237 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          0.871    21.108    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X50Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.908 r  model3/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.908    model3/studyer/score1/score_reg_i_35_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.025 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.025    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.182 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.089    23.271    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X51Y63         LUT3 (Prop_lut3_I0_O)        0.332    23.603 r  model3/studyer/score1/score_reg_i_53/O
                         net (fo=1, routed)           0.000    23.603    model3/studyer/score1/score_reg_i_53_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.153 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.153    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.310 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.110    25.419    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.748 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.748    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.281 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.281    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.398 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.398    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.555 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          1.094    27.649    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.332    27.981 r  model3/studyer/score1/score_reg_i_63/O
                         net (fo=1, routed)           0.000    27.981    model3/studyer/score1/score_reg_i_63_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.531 r  model3/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.531    model3/studyer/score1/score_reg_i_27_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.688 r  model3/studyer/score1/score_reg_i_13/CO[1]
                         net (fo=12, routed)          1.206    29.894    model3/studyer/score1/score_reg_i_13_n_2
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.329    30.223 r  model3/studyer/score1/score0__448_carry_i_26/O
                         net (fo=1, routed)           0.000    30.223    model3/studyer/score1/score0__448_carry_i_26_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.773 r  model3/studyer/score1/score0__448_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.773    model3/studyer/score1/score0__448_carry_i_16_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  model3/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.887    model3/studyer/score1/score_reg_i_30_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.044 r  model3/studyer/score1/score_reg_i_14/CO[1]
                         net (fo=12, routed)          0.844    31.888    model3/studyer/score1/score_reg_i_14_n_2
    SLICE_X55Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.217 r  model3/studyer/score1/score0__448_carry_i_23/O
                         net (fo=1, routed)           0.000    32.217    model3/studyer/score1/score0__448_carry_i_23_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.767 r  model3/studyer/score1/score0__448_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.767    model3/studyer/score1/score0__448_carry_i_11_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.881 r  model3/studyer/score1/score0__448_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.881    model3/studyer/score1/score0__448_carry_i_8_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.038 r  model3/studyer/score1/score_reg_i_15/CO[1]
                         net (fo=13, routed)          1.193    34.231    model3/studyer/score1/score_reg_i_15_n_2
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.329    34.560 r  model3/studyer/score1/score0__448_carry_i_10/O
                         net (fo=1, routed)           0.000    34.560    model3/studyer/score1/score0__448_carry_i_10_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    35.018 r  model3/studyer/score1/score0__448_carry_i_1/CO[1]
                         net (fo=13, routed)          1.215    36.233    model3/studyer/score1/score0__448_carry_i_1_n_2
    SLICE_X54Y67         LUT2 (Prop_lut2_I1_O)        0.332    36.565 r  model3/studyer/score1/score0__448_carry_i_7/O
                         net (fo=1, routed)           0.000    36.565    model3/studyer/score1/score0__448_carry_i_7_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.078 r  model3/studyer/score1/score0__448_carry/CO[3]
                         net (fo=1, routed)           0.000    37.078    model3/studyer/score1/score0__448_carry_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.195 r  model3/studyer/score1/score0__448_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.195    model3/studyer/score1/score0__448_carry__0_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    37.449 r  model3/studyer/score1/score0__448_carry__1/CO[0]
                         net (fo=1, routed)           0.469    37.918    model3/studyer/score1/score0__448_carry__1_n_3
    SLICE_X56Y67         LUT6 (Prop_lut6_I5_O)        0.367    38.285 r  model3/studyer/score1/score_reg_i_8/O
                         net (fo=1, routed)           0.574    38.858    model3/studyer/score1/score_reg_i_8_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.192ns  (logic 16.645ns (44.754%)  route 20.547ns (55.246%))
  Logic Levels:           55  (CARRY4=38 FDRE=1 LUT3=12 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[0]/C
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3/studyer/counter_reg[0]/Q
                         net (fo=33, routed)          1.260     1.716    model3/studyer/score1/counter[0]
    SLICE_X53Y60         LUT3 (Prop_lut3_I0_O)        0.153     1.869 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.558    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.327     2.885 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.885    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.286 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.286    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.400 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.734 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.039     4.773    model3/studyer/score1/score1[14]
    SLICE_X52Y70         LUT3 (Prop_lut3_I1_O)        0.303     5.076 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.317     5.393    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     5.517 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          0.973     6.490    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  model3/studyer/score1/score0__7_carry_i_8/O
                         net (fo=1, routed)           0.790     7.404    model3/studyer/score1/score0__7_carry_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.060 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.060    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.174    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.445 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.745     9.190    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X50Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.034 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.034    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.151 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.151    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.308 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.471    11.779    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    12.111 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    12.111    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.644 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.644    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.761    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.918 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.188    14.106    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.438 r  model3/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    14.438    model3/studyer/score1/score_reg_i_107_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.988 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.988    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.102    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.259 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          1.322    16.581    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    16.910 r  model3/studyer/score1/score_reg_i_84/O
                         net (fo=1, routed)           0.000    16.910    model3/studyer/score1/score_reg_i_84_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.311 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.311    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.425    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.505    19.087    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.329    19.416 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    19.416    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.966 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.966    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.080 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.080    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.237 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          0.871    21.108    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X50Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.908 r  model3/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.908    model3/studyer/score1/score_reg_i_35_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.025 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.025    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.182 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.089    23.271    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X51Y63         LUT3 (Prop_lut3_I0_O)        0.332    23.603 r  model3/studyer/score1/score_reg_i_53/O
                         net (fo=1, routed)           0.000    23.603    model3/studyer/score1/score_reg_i_53_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.153 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.153    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.310 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.110    25.419    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.748 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.748    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.281 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.281    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.398 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.398    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.555 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          1.094    27.649    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.332    27.981 r  model3/studyer/score1/score_reg_i_63/O
                         net (fo=1, routed)           0.000    27.981    model3/studyer/score1/score_reg_i_63_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.531 r  model3/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.531    model3/studyer/score1/score_reg_i_27_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.688 r  model3/studyer/score1/score_reg_i_13/CO[1]
                         net (fo=12, routed)          1.206    29.894    model3/studyer/score1/score_reg_i_13_n_2
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.329    30.223 r  model3/studyer/score1/score0__448_carry_i_26/O
                         net (fo=1, routed)           0.000    30.223    model3/studyer/score1/score0__448_carry_i_26_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.773 r  model3/studyer/score1/score0__448_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.773    model3/studyer/score1/score0__448_carry_i_16_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  model3/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.887    model3/studyer/score1/score_reg_i_30_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.044 r  model3/studyer/score1/score_reg_i_14/CO[1]
                         net (fo=12, routed)          0.844    31.888    model3/studyer/score1/score_reg_i_14_n_2
    SLICE_X55Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.217 r  model3/studyer/score1/score0__448_carry_i_23/O
                         net (fo=1, routed)           0.000    32.217    model3/studyer/score1/score0__448_carry_i_23_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.767 r  model3/studyer/score1/score0__448_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.767    model3/studyer/score1/score0__448_carry_i_11_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.881 r  model3/studyer/score1/score0__448_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.881    model3/studyer/score1/score0__448_carry_i_8_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.038 r  model3/studyer/score1/score_reg_i_15/CO[1]
                         net (fo=13, routed)          1.193    34.231    model3/studyer/score1/score_reg_i_15_n_2
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.329    34.560 r  model3/studyer/score1/score0__448_carry_i_10/O
                         net (fo=1, routed)           0.000    34.560    model3/studyer/score1/score0__448_carry_i_10_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    35.018 r  model3/studyer/score1/score0__448_carry_i_1/CO[1]
                         net (fo=13, routed)          1.123    36.141    model3/studyer/score1/score0__448_carry_i_1_n_2
    SLICE_X56Y65         LUT6 (Prop_lut6_I5_O)        0.332    36.473 r  model3/studyer/score1/score_reg_i_7/O
                         net (fo=1, routed)           0.719    37.192    model3/studyer/score1/score_reg_i_7_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.315ns  (logic 15.855ns (46.205%)  route 18.460ns (53.795%))
  Logic Levels:           53  (CARRY4=37 FDRE=1 LUT3=11 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[0]/C
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3/studyer/counter_reg[0]/Q
                         net (fo=33, routed)          1.260     1.716    model3/studyer/score1/counter[0]
    SLICE_X53Y60         LUT3 (Prop_lut3_I0_O)        0.153     1.869 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.558    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.327     2.885 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.885    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.286 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.286    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.400 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.734 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.039     4.773    model3/studyer/score1/score1[14]
    SLICE_X52Y70         LUT3 (Prop_lut3_I1_O)        0.303     5.076 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.317     5.393    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     5.517 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          0.973     6.490    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  model3/studyer/score1/score0__7_carry_i_8/O
                         net (fo=1, routed)           0.790     7.404    model3/studyer/score1/score0__7_carry_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.060 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.060    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.174    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.445 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.745     9.190    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X50Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.034 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.034    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.151 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.151    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.308 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.471    11.779    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    12.111 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    12.111    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.644 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.644    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.761    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.918 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.188    14.106    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.438 r  model3/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    14.438    model3/studyer/score1/score_reg_i_107_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.988 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.988    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.102    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.259 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          1.322    16.581    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    16.910 r  model3/studyer/score1/score_reg_i_84/O
                         net (fo=1, routed)           0.000    16.910    model3/studyer/score1/score_reg_i_84_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.311 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.311    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.425    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.505    19.087    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.329    19.416 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    19.416    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.966 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.966    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.080 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.080    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.237 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          0.871    21.108    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X50Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.908 r  model3/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.908    model3/studyer/score1/score_reg_i_35_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.025 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.025    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.182 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.089    23.271    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X51Y63         LUT3 (Prop_lut3_I0_O)        0.332    23.603 r  model3/studyer/score1/score_reg_i_53/O
                         net (fo=1, routed)           0.000    23.603    model3/studyer/score1/score_reg_i_53_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.153 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.153    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.310 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.110    25.419    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.748 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.748    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.281 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.281    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.398 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.398    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.555 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          1.094    27.649    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.332    27.981 r  model3/studyer/score1/score_reg_i_63/O
                         net (fo=1, routed)           0.000    27.981    model3/studyer/score1/score_reg_i_63_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.531 r  model3/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.531    model3/studyer/score1/score_reg_i_27_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.688 r  model3/studyer/score1/score_reg_i_13/CO[1]
                         net (fo=12, routed)          1.206    29.894    model3/studyer/score1/score_reg_i_13_n_2
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.329    30.223 r  model3/studyer/score1/score0__448_carry_i_26/O
                         net (fo=1, routed)           0.000    30.223    model3/studyer/score1/score0__448_carry_i_26_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.773 r  model3/studyer/score1/score0__448_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.773    model3/studyer/score1/score0__448_carry_i_16_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  model3/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.887    model3/studyer/score1/score_reg_i_30_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.044 r  model3/studyer/score1/score_reg_i_14/CO[1]
                         net (fo=12, routed)          0.844    31.888    model3/studyer/score1/score_reg_i_14_n_2
    SLICE_X55Y66         LUT3 (Prop_lut3_I0_O)        0.329    32.217 r  model3/studyer/score1/score0__448_carry_i_23/O
                         net (fo=1, routed)           0.000    32.217    model3/studyer/score1/score0__448_carry_i_23_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.767 r  model3/studyer/score1/score0__448_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.767    model3/studyer/score1/score0__448_carry_i_11_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.881 r  model3/studyer/score1/score0__448_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.881    model3/studyer/score1/score0__448_carry_i_8_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.038 r  model3/studyer/score1/score_reg_i_15/CO[1]
                         net (fo=13, routed)          0.504    33.541    model3/studyer/score1/score_reg_i_15_n_2
    SLICE_X56Y67         LUT6 (Prop_lut6_I5_O)        0.329    33.870 r  model3/studyer/score1/score_reg_i_6/O
                         net (fo=1, routed)           0.444    34.315    model3/studyer/score1/score_reg_i_6_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.437ns  (logic 14.705ns (45.334%)  route 17.732ns (54.666%))
  Logic Levels:           49  (CARRY4=34 FDRE=1 LUT3=10 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[0]/C
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3/studyer/counter_reg[0]/Q
                         net (fo=33, routed)          1.260     1.716    model3/studyer/score1/counter[0]
    SLICE_X53Y60         LUT3 (Prop_lut3_I0_O)        0.153     1.869 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.558    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.327     2.885 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.885    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.286 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.286    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.400 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.734 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.039     4.773    model3/studyer/score1/score1[14]
    SLICE_X52Y70         LUT3 (Prop_lut3_I1_O)        0.303     5.076 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.317     5.393    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     5.517 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          0.973     6.490    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  model3/studyer/score1/score0__7_carry_i_8/O
                         net (fo=1, routed)           0.790     7.404    model3/studyer/score1/score0__7_carry_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.060 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.060    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.174    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.445 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.745     9.190    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X50Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.034 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.034    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.151 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.151    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.308 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.471    11.779    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    12.111 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    12.111    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.644 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.644    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.761    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.918 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.188    14.106    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.438 r  model3/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    14.438    model3/studyer/score1/score_reg_i_107_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.988 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.988    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.102    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.259 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          1.322    16.581    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    16.910 r  model3/studyer/score1/score_reg_i_84/O
                         net (fo=1, routed)           0.000    16.910    model3/studyer/score1/score_reg_i_84_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.311 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.311    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.425    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.505    19.087    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.329    19.416 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    19.416    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.966 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.966    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.080 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.080    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.237 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          0.871    21.108    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X50Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.908 r  model3/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.908    model3/studyer/score1/score_reg_i_35_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.025 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.025    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.182 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.089    23.271    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X51Y63         LUT3 (Prop_lut3_I0_O)        0.332    23.603 r  model3/studyer/score1/score_reg_i_53/O
                         net (fo=1, routed)           0.000    23.603    model3/studyer/score1/score_reg_i_53_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.153 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.153    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.310 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.110    25.419    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.748 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.748    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.281 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.281    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.398 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.398    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.555 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          1.094    27.649    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.332    27.981 r  model3/studyer/score1/score_reg_i_63/O
                         net (fo=1, routed)           0.000    27.981    model3/studyer/score1/score_reg_i_63_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.531 r  model3/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.531    model3/studyer/score1/score_reg_i_27_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.688 r  model3/studyer/score1/score_reg_i_13/CO[1]
                         net (fo=12, routed)          1.206    29.894    model3/studyer/score1/score_reg_i_13_n_2
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.329    30.223 r  model3/studyer/score1/score0__448_carry_i_26/O
                         net (fo=1, routed)           0.000    30.223    model3/studyer/score1/score0__448_carry_i_26_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.773 r  model3/studyer/score1/score0__448_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.773    model3/studyer/score1/score0__448_carry_i_16_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.887 r  model3/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.887    model3/studyer/score1/score_reg_i_30_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.044 r  model3/studyer/score1/score_reg_i_14/CO[1]
                         net (fo=12, routed)          0.614    31.658    model3/studyer/score1/score_reg_i_14_n_2
    SLICE_X56Y65         LUT6 (Prop_lut6_I5_O)        0.329    31.987 r  model3/studyer/score1/score_reg_i_5/O
                         net (fo=1, routed)           0.450    32.437    model3/studyer/score1/score_reg_i_5_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.786ns  (logic 13.555ns (44.029%)  route 17.231ns (55.971%))
  Logic Levels:           45  (CARRY4=31 FDRE=1 LUT3=9 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[0]/C
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3/studyer/counter_reg[0]/Q
                         net (fo=33, routed)          1.260     1.716    model3/studyer/score1/counter[0]
    SLICE_X53Y60         LUT3 (Prop_lut3_I0_O)        0.153     1.869 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.558    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.327     2.885 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.885    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.286 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.286    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.400 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.734 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.039     4.773    model3/studyer/score1/score1[14]
    SLICE_X52Y70         LUT3 (Prop_lut3_I1_O)        0.303     5.076 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.317     5.393    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     5.517 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          0.973     6.490    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  model3/studyer/score1/score0__7_carry_i_8/O
                         net (fo=1, routed)           0.790     7.404    model3/studyer/score1/score0__7_carry_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.060 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.060    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.174    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.445 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.745     9.190    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X50Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.034 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.034    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.151 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.151    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.308 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.471    11.779    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    12.111 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    12.111    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.644 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.644    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.761    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.918 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.188    14.106    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.438 r  model3/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    14.438    model3/studyer/score1/score_reg_i_107_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.988 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.988    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.102    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.259 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          1.322    16.581    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    16.910 r  model3/studyer/score1/score_reg_i_84/O
                         net (fo=1, routed)           0.000    16.910    model3/studyer/score1/score_reg_i_84_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.311 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.311    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.425    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.505    19.087    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.329    19.416 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    19.416    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.966 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.966    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.080 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.080    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.237 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          0.871    21.108    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X50Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.908 r  model3/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.908    model3/studyer/score1/score_reg_i_35_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.025 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.025    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.182 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.089    23.271    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X51Y63         LUT3 (Prop_lut3_I0_O)        0.332    23.603 r  model3/studyer/score1/score_reg_i_53/O
                         net (fo=1, routed)           0.000    23.603    model3/studyer/score1/score_reg_i_53_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.153 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.153    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.310 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.110    25.419    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.748 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.748    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.281 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.281    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.398 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.398    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.555 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          1.094    27.649    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.332    27.981 r  model3/studyer/score1/score_reg_i_63/O
                         net (fo=1, routed)           0.000    27.981    model3/studyer/score1/score_reg_i_63_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.531 r  model3/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.531    model3/studyer/score1/score_reg_i_27_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.688 r  model3/studyer/score1/score_reg_i_13/CO[1]
                         net (fo=12, routed)          1.182    29.870    model3/studyer/score1/score_reg_i_13_n_2
    SLICE_X56Y65         LUT6 (Prop_lut6_I5_O)        0.329    30.199 r  model3/studyer/score1/score_reg_i_4/O
                         net (fo=1, routed)           0.587    30.786    model3/studyer/score1/score_reg_i_4_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.802ns  (logic 12.519ns (43.466%)  route 16.283ns (56.534%))
  Logic Levels:           42  (CARRY4=29 FDRE=1 LUT3=8 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[0]/C
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3/studyer/counter_reg[0]/Q
                         net (fo=33, routed)          1.260     1.716    model3/studyer/score1/counter[0]
    SLICE_X53Y60         LUT3 (Prop_lut3_I0_O)        0.153     1.869 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.558    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.327     2.885 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.885    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.286 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.286    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.400 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.734 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.039     4.773    model3/studyer/score1/score1[14]
    SLICE_X52Y70         LUT3 (Prop_lut3_I1_O)        0.303     5.076 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.317     5.393    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     5.517 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          0.973     6.490    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  model3/studyer/score1/score0__7_carry_i_8/O
                         net (fo=1, routed)           0.790     7.404    model3/studyer/score1/score0__7_carry_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.060 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.060    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.174    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.445 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.745     9.190    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X50Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.034 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.034    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.151 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.151    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.308 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.471    11.779    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    12.111 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    12.111    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.644 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.644    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.761    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.918 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.188    14.106    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.438 r  model3/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    14.438    model3/studyer/score1/score_reg_i_107_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.988 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.988    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.102    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.259 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          1.322    16.581    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    16.910 r  model3/studyer/score1/score_reg_i_84/O
                         net (fo=1, routed)           0.000    16.910    model3/studyer/score1/score_reg_i_84_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.311 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.311    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.425    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.505    19.087    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.329    19.416 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    19.416    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.966 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.966    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.080 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.080    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.237 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          0.871    21.108    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X50Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.908 r  model3/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.908    model3/studyer/score1/score_reg_i_35_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.025 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.025    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.182 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.089    23.271    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X51Y63         LUT3 (Prop_lut3_I0_O)        0.332    23.603 r  model3/studyer/score1/score_reg_i_53/O
                         net (fo=1, routed)           0.000    23.603    model3/studyer/score1/score_reg_i_53_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.153 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.153    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.310 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.110    25.419    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.748 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.748    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.281 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.281    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.398 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.398    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.555 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          1.182    27.738    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X56Y65         LUT6 (Prop_lut6_I5_O)        0.332    28.070 r  model3/studyer/score1/score_reg_i_3/O
                         net (fo=1, routed)           0.733    28.802    model3/studyer/score1/score_reg_i_3_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.287ns  (logic 11.380ns (43.291%)  route 14.907ns (56.709%))
  Logic Levels:           38  (CARRY4=26 FDRE=1 LUT3=7 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[0]/C
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3/studyer/counter_reg[0]/Q
                         net (fo=33, routed)          1.260     1.716    model3/studyer/score1/counter[0]
    SLICE_X53Y60         LUT3 (Prop_lut3_I0_O)        0.153     1.869 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.558    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.327     2.885 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.885    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.286 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.286    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.400 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.734 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.039     4.773    model3/studyer/score1/score1[14]
    SLICE_X52Y70         LUT3 (Prop_lut3_I1_O)        0.303     5.076 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.317     5.393    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     5.517 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          0.973     6.490    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  model3/studyer/score1/score0__7_carry_i_8/O
                         net (fo=1, routed)           0.790     7.404    model3/studyer/score1/score0__7_carry_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.060 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.060    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.174    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.445 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.745     9.190    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X50Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.034 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.034    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.151 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.151    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.308 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.471    11.779    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    12.111 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    12.111    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.644 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.644    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.761    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.918 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.188    14.106    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.438 r  model3/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    14.438    model3/studyer/score1/score_reg_i_107_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.988 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.988    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.102    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.259 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          1.322    16.581    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    16.910 r  model3/studyer/score1/score_reg_i_84/O
                         net (fo=1, routed)           0.000    16.910    model3/studyer/score1/score_reg_i_84_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.311 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.311    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.425    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.505    19.087    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.329    19.416 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    19.416    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.966 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.966    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.080 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.080    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.237 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          0.871    21.108    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X50Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.908 r  model3/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.908    model3/studyer/score1/score_reg_i_35_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.025 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.025    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.182 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.089    23.271    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X51Y63         LUT3 (Prop_lut3_I0_O)        0.332    23.603 r  model3/studyer/score1/score_reg_i_53/O
                         net (fo=1, routed)           0.000    23.603    model3/studyer/score1/score_reg_i_53_n_0
    SLICE_X51Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.153 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.153    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.310 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          0.929    25.239    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X54Y65         LUT6 (Prop_lut6_I5_O)        0.329    25.568 r  model3/studyer/score1/score_reg_i_2/O
                         net (fo=1, routed)           0.719    26.287    model3/studyer/score1/score_reg_i_2_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.984ns  (logic 10.344ns (43.129%)  route 13.640ns (56.871%))
  Logic Levels:           35  (CARRY4=24 FDRE=1 LUT3=6 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[0]/C
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3/studyer/counter_reg[0]/Q
                         net (fo=33, routed)          1.260     1.716    model3/studyer/score1/counter[0]
    SLICE_X53Y60         LUT3 (Prop_lut3_I0_O)        0.153     1.869 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.690     2.558    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y60         LUT4 (Prop_lut4_I3_O)        0.327     2.885 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.885    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.286 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.286    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.400 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.400    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.734 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.039     4.773    model3/studyer/score1/score1[14]
    SLICE_X52Y70         LUT3 (Prop_lut3_I1_O)        0.303     5.076 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.317     5.393    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I1_O)        0.124     5.517 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          0.973     6.490    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  model3/studyer/score1/score0__7_carry_i_8/O
                         net (fo=1, routed)           0.790     7.404    model3/studyer/score1/score0__7_carry_i_8_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.060 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     8.060    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.174 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.174    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.445 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.745     9.190    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X50Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    10.034 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.034    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.151 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.151    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.308 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.471    11.779    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    12.111 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    12.111    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.644 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.644    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.761 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.761    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.918 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.188    14.106    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X49Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.438 r  model3/studyer/score1/score_reg_i_107/O
                         net (fo=1, routed)           0.000    14.438    model3/studyer/score1/score_reg_i_107_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.988 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.988    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.102 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.102    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.259 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          1.322    16.581    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.329    16.910 r  model3/studyer/score1/score_reg_i_84/O
                         net (fo=1, routed)           0.000    16.910    model3/studyer/score1/score_reg_i_84_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.311 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.311    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.425    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.582 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.505    19.087    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.329    19.416 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    19.416    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.966 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.966    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.080 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.080    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.237 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          0.871    21.108    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X50Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    21.908 r  model3/studyer/score1/score_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.908    model3/studyer/score1/score_reg_i_35_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.025 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.025    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.182 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          0.625    22.807    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X54Y65         LUT6 (Prop_lut6_I5_O)        0.332    23.139 r  model3/studyer/score1/score_reg_i_1/O
                         net (fo=1, routed)           0.845    23.984    model3/studyer/score1/score_reg_i_1_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 small_dip_switches[3]
                            (input port)
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.697ns  (logic 5.405ns (42.571%)  route 7.292ns (57.429%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  small_dip_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[3]
    V4                   IBUF (Prop_ibuf_I_O)         1.509     1.509 r  small_dip_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.572     3.081    model3/studyer/buzzer1/small_dip_switches_IBUF[3]
    SLICE_X65Y33         LUT5 (Prop_lut5_I1_O)        0.124     3.205 r  model3/studyer/buzzer1/speaker_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.110     4.315    model3/studyer/buzzer1/small_dip_switches[2]
    SLICE_X62Y49         LUT3 (Prop_lut3_I0_O)        0.124     4.439 r  model3/studyer/buzzer1/speaker_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.992     5.431    model3/studyer/buzzer1/speaker_OBUF_inst_i_2_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.555 r  model3/studyer/buzzer1/speaker_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.618     9.173    speaker_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.524    12.697 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000    12.697    speaker
    H17                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 big_dip_switches[4]
                            (input port)
  Destination:            model3/studyer/buzzer1/counter_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.327ns  (logic 3.327ns (26.989%)  route 9.000ns (73.011%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  big_dip_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    big_dip_switches[4]
    P2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  big_dip_switches_IBUF[4]_inst/O
                         net (fo=11, routed)          2.933     4.402    model3/studyer/buzzer1/big_dip_switches_IBUF[4]
    SLICE_X59Y53         LUT4 (Prop_lut4_I1_O)        0.124     4.526 r  model3/studyer/buzzer1/counter[0]_i_21/O
                         net (fo=1, routed)           0.645     5.172    model3/studyer/buzzer1/counter[0]_i_21_n_0
    SLICE_X59Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.296 r  model3/studyer/buzzer1/counter[0]_i_19/O
                         net (fo=8, routed)           1.444     6.740    model3_1/counter_reg[0]_i_3_1
    SLICE_X53Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.864 r  model3_1/counter[0]_i_15/O
                         net (fo=1, routed)           0.665     7.529    model3_1/counter[0]_i_15_n_0
    SLICE_X53Y56         LUT3 (Prop_lut3_I0_O)        0.152     7.681 r  model3_1/counter[0]_i_6__3/O
                         net (fo=22, routed)          1.187     8.867    model3_1/counter[0]_i_6__3_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I1_O)        0.326     9.193 r  model3_1/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.193    model3/studyer/buzzer1/S[1]
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.726 r  model3/studyer/buzzer1/counter2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.726    model3/studyer/buzzer1/counter2_inferred__1/i__carry_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.843 r  model3/studyer/buzzer1/counter2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.843    model3/studyer/buzzer1/counter2_inferred__1/i__carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  model3/studyer/buzzer1/counter2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.960    model3/studyer/buzzer1/counter2_inferred__1/i__carry__1_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 f  model3/studyer/buzzer1/counter2_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.112    11.190    model3_1/CO[0]
    SLICE_X53Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.314 r  model3_1/counter[0]_i_1__3/O
                         net (fo=32, routed)          1.014    12.327    model3/studyer/buzzer1/counter_reg[31]_0
    SLICE_X51Y58         FDRE                                         r  model3/studyer/buzzer1/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[5]/C
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model3/studyer/counter_reg[5]/Q
                         net (fo=22, routed)          0.082     0.223    model3/studyer/counter[5]
    SLICE_X48Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.268 r  model3/studyer/note_code[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.268    model3/studyer/note_code[6]_i_1__0_n_0
    SLICE_X48Y61         FDRE                                         r  model3/studyer/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_1/setter_check1/is_error_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_1/setter_check1/is_error_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.733%)  route 0.131ns (41.267%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE                         0.000     0.000 r  model3_1/setter_check1/is_error_reg/C
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_1/setter_check1/is_error_reg/Q
                         net (fo=3, routed)           0.131     0.272    model3_1/setter_check1/is_error
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.045     0.317 r  model3_1/setter_check1/is_error_i_1/O
                         net (fo=1, routed)           0.000     0.317    model3_1/setter_check1/is_error_i_1_n_0
    SLICE_X48Y58         FDRE                                         r  model3_1/setter_check1/is_error_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[3]/C
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/studyer/counter_reg[3]/Q
                         net (fo=28, routed)          0.133     0.274    model3/studyer/counter[3]
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.319 r  model3/studyer/note_code[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.319    model3/studyer/note_code[5]_i_1__0_n_0
    SLICE_X48Y61         FDRE                                         r  model3/studyer/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/music_speed_play_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/music_speed_play_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.486%)  route 0.155ns (45.514%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE                         0.000     0.000 r  model2/music_speed_play_reg[0]/C
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/music_speed_play_reg[0]/Q
                         net (fo=15, routed)          0.155     0.296    model2/music_speed_play_reg_n_0_[0]
    SLICE_X58Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.341 r  model2/music_speed_play[3]_i_2/O
                         net (fo=1, routed)           0.000     0.341    model2/music_speed_play[3]_i_2_n_0
    SLICE_X58Y49         FDRE                                         r  model2/music_speed_play_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player_rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.480%)  route 0.155ns (45.520%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE                         0.000     0.000 r  model2/player_rst_reg/C
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player_rst_reg/Q
                         net (fo=4, routed)           0.099     0.240    model2/player/player_rst
    SLICE_X60Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.285 r  model2/player/player_rst_i_1/O
                         net (fo=1, routed)           0.056     0.341    model2/player_n_11
    SLICE_X61Y46         FDRE                                         r  model2/player_rst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model1/buzzer1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model1/buzzer1/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE                         0.000     0.000 r  model1/buzzer1/counter_reg[2]/C
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model1/buzzer1/counter_reg[2]/Q
                         net (fo=6, routed)           0.082     0.223    model1/buzzer1/counter_reg[2]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.350 r  model1/buzzer1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.350    model1/buzzer1/counter_reg[0]_i_2_n_4
    SLICE_X62Y51         FDRE                                         r  model1/buzzer1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model1/buzzer1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model1/buzzer1/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE                         0.000     0.000 r  model1/buzzer1/counter_reg[0]/C
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model1/buzzer1/counter_reg[0]/Q
                         net (fo=5, routed)           0.089     0.230    model1/buzzer1/counter_reg[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.354 r  model1/buzzer1/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.354    model1/buzzer1/counter_reg[0]_i_2_n_6
    SLICE_X62Y51         FDRE                                         r  model1/buzzer1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model1/buzzer1/pwm_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model1/buzzer1/pwm_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE                         0.000     0.000 r  model1/buzzer1/pwm_reg/C
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model1/buzzer1/pwm_reg/Q
                         net (fo=2, routed)           0.168     0.309    model1/buzzer1/speaker1
    SLICE_X61Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  model1/buzzer1/pwm_i_1/O
                         net (fo=1, routed)           0.000     0.354    model1/buzzer1/pwm_i_1_n_0
    SLICE_X61Y54         FDRE                                         r  model1/buzzer1/pwm_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player/buzzer1/pwm_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/buzzer1/pwm_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE                         0.000     0.000 r  model2/player/buzzer1/pwm_reg/C
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player/buzzer1/pwm_reg/Q
                         net (fo=2, routed)           0.168     0.309    model2/player/buzzer1/speaker2
    SLICE_X59Y53         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  model2/player/buzzer1/pwm_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    model2/player/buzzer1/pwm_i_1__4_n_0
    SLICE_X59Y53         FDRE                                         r  model2/player/buzzer1/pwm_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/music_over_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/music_over_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE                         0.000     0.000 r  model3/studyer/music_over_reg/C
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/studyer/music_over_reg/Q
                         net (fo=3, routed)           0.168     0.309    model3/studyer/music_over
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  model3/studyer/music_over_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    model3/studyer/music_over_i_1__0_n_0
    SLICE_X51Y60         FDRE                                         r  model3/studyer/music_over_reg/D
  -------------------------------------------------------------------    -------------------





