@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode
@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG346 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\HYPERRAM_EMB\data\hpram_code_166.v":1786:34:1786:42|Read full_case directive.
@N: CG347 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\HYPERRAM_EMB\data\hpram_code_166.v":1786:44:1786:56|Read a parallel_case directive.
@N: CG364 :"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\ipcore\HYPERRAM_EMB\data\HPRAM_TOP.v":5:25:5:25|Synthesizing module HyperRAM_Memory_Interface_Top in library work.
@N|Running in 64-bit mode
@N: NF107 :"d:\gowin\gowin_v1.9.6.01beta\ide\ipcore\hyperram_emb\data\hpram_top.v":5:25:5:25|Selected library: work cell: HyperRAM_Memory_Interface_Top view verilog as top level
@N: NF107 :"d:\gowin\gowin_v1.9.6.01beta\ide\ipcore\hyperram_emb\data\hpram_top.v":5:25:5:25|Selected library: work cell: HyperRAM_Memory_Interface_Top view verilog as top level

