--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.547(F)|    1.096(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button0       |   -0.996(R)|    1.268(R)|clock_27mhz_IBUFG |   0.000|
button1       |   -0.473(R)|    0.745(R)|clock_27mhz_IBUFG |   0.000|
button2       |   -0.747(R)|    1.019(R)|clock_27mhz_IBUFG |   0.000|
button3       |   -0.799(R)|    1.071(R)|clock_27mhz_IBUFG |   0.000|
button_down   |   -0.506(R)|    0.778(R)|clock_27mhz_IBUFG |   0.000|
button_enter  |    0.099(R)|    0.173(R)|clock_27mhz_IBUFG |   0.000|
button_left   |   -0.422(R)|    0.694(R)|clock_27mhz_IBUFG |   0.000|
button_right  |    0.064(R)|    0.208(R)|clock_27mhz_IBUFG |   0.000|
button_up     |   -0.455(R)|    0.727(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    2.172(R)|    1.572(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    2.096(R)|    0.962(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    0.681(R)|    1.165(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    1.279(R)|    0.990(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    1.754(R)|    0.625(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    1.114(R)|    0.759(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    2.256(R)|    0.527(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    2.633(R)|    0.529(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -1.328(R)|    1.600(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |   -0.603(R)|    0.875(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -1.621(R)|    1.893(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -1.632(R)|    1.904(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -1.628(R)|    1.900(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|   -1.315(R)|    1.587(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -0.685(R)|    0.957(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|   -0.586(R)|    0.858(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    1.224(R)|    0.102(R)|clock_27mhz_IBUFG |   0.000|
switch<3>     |    2.506(R)|    1.692(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |    3.419(R)|   -0.955(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.592(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.875(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.697(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.301(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.321(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.876(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.702(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.044(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   13.711(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.376(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.442(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.125(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.773(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   15.644(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   13.447(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   13.783(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   14.104(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   14.526(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   14.404(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   14.428(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   15.242(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   14.083(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   12.647(R)|clock_27mhz_IBUFG |   0.000|
disp_ce_b        |    9.597(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   11.317(R)|clock_27mhz_IBUFG |   0.000|
disp_data_out    |   10.795(R)|clock_27mhz_IBUFG |   0.000|
disp_reset_b     |    9.544(R)|clock_27mhz_IBUFG |   0.000|
disp_rs          |    8.735(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   11.034(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |    9.745(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |    9.462(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |    9.427(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |    9.494(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |    9.765(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |    9.496(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |    9.826(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |   10.058(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|    9.706(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|   10.193(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|   10.154(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|    9.476(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|    9.763(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|    9.515(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|    9.862(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|   10.083(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   10.191(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   10.641(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   10.950(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   10.351(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   10.746(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|    9.365(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.307(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |    9.765(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.169(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   10.807(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   10.811(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |    9.786(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |    9.785(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |   10.424(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |   10.425(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |    9.423(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   11.323(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.486(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.492(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |    9.777(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |    9.783(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |    9.785(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   11.349(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    8.510(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    9.139(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |    8.624(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |    8.555(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |    8.500(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   14.499(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   19.106(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.756(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   18.718(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.457(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   17.452(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.255(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   16.488(R)|clock_27mhz_IBUFG |   0.000|
                 |   15.426(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   19.531(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.617(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   19.954(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.762(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   19.448(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.604(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   19.678(R)|clock_27mhz_IBUFG |   0.000|
                 |   18.142(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   14.813(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   19.846(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.997(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   18.864(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.569(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   19.600(R)|clock_27mhz_IBUFG |   0.000|
                 |   17.303(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   18.725(R)|clock_27mhz_IBUFG |   0.000|
                 |   16.276(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   15.521(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    9.546|         |   12.344|    4.709|
clock_27mhz    |    2.517|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    2.892|         |         |         |
clock_27mhz    |   21.282|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.662|
clock_27mhz    |vga_out_pixel_clock|   11.760|
---------------+-------------------+---------+


Analysis completed Tue Dec  5 15:50:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



