\hypertarget{group___u_a_r_t___interrupt__definition}{}\doxysection{U\+A\+RT Interrupt Definitions}
\label{group___u_a_r_t___interrupt__definition}\index{UART Interrupt Definitions@{UART Interrupt Definitions}}


Elements values convention\+: 0x\+Y000\+X\+X\+XX.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga5917bcb19b2dab202b8cbfa82520b93e}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE}}))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga5917bcb19b2dab202b8cbfa82520b93e}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE}}))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga5917bcb19b2dab202b8cbfa82520b93e}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE}}))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga5917bcb19b2dab202b8cbfa82520b93e}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE}}))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga5917bcb19b2dab202b8cbfa82520b93e}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE}}))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga3a8b0ee44c75493eb001e60a9876e586}{U\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE}}))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_gac9cb22110b40ab2261468436e3038524}{U\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE}}))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}{U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_gac9cb22110b40ab2261468436e3038524}{U\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Elements values convention\+: 0x\+Y000\+X\+X\+XX. 


\begin{DoxyItemize}
\item X\+X\+XX \+: Interrupt mask (16 bits) in the Y register
\item Y \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 0001\+: C\+R1 register
\item 0010\+: C\+R2 register
\item 0011\+: C\+R3 register 
\end{DoxyItemize}
\end{DoxyItemize}

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}\label{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}} 
\index{UART Interrupt Definitions@{UART Interrupt Definitions}!UART\_IT\_CTS@{UART\_IT\_CTS}}
\index{UART\_IT\_CTS@{UART\_IT\_CTS}!UART Interrupt Definitions@{UART Interrupt Definitions}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_CTS}{UART\_IT\_CTS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+C\+TS~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_gac9cb22110b40ab2261468436e3038524}{U\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+S\+IE}}))}



Definition at line 366 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}\label{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}} 
\index{UART Interrupt Definitions@{UART Interrupt Definitions}!UART\_IT\_ERR@{UART\_IT\_ERR}}
\index{UART\_IT\_ERR@{UART\_IT\_ERR}!UART Interrupt Definitions@{UART Interrupt Definitions}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_ERR}{UART\_IT\_ERR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_gac9cb22110b40ab2261468436e3038524}{U\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+E\+IE}}))}



Definition at line 367 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}\label{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}} 
\index{UART Interrupt Definitions@{UART Interrupt Definitions}!UART\_IT\_IDLE@{UART\_IT\_IDLE}}
\index{UART\_IT\_IDLE@{UART\_IT\_IDLE}!UART Interrupt Definitions@{UART Interrupt Definitions}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_IDLE}{UART\_IT\_IDLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga5917bcb19b2dab202b8cbfa82520b93e}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+I\+D\+L\+E\+IE}}))}



Definition at line 362 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}\label{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}} 
\index{UART Interrupt Definitions@{UART Interrupt Definitions}!UART\_IT\_LBD@{UART\_IT\_LBD}}
\index{UART\_IT\_LBD@{UART\_IT\_LBD}!UART Interrupt Definitions@{UART Interrupt Definitions}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_LBD}{UART\_IT\_LBD}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+L\+BD~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga3a8b0ee44c75493eb001e60a9876e586}{U\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+D\+IE}}))}



Definition at line 364 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}\label{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}} 
\index{UART Interrupt Definitions@{UART Interrupt Definitions}!UART\_IT\_PE@{UART\_IT\_PE}}
\index{UART\_IT\_PE@{UART\_IT\_PE}!UART Interrupt Definitions@{UART Interrupt Definitions}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_PE}{UART\_IT\_PE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga5917bcb19b2dab202b8cbfa82520b93e}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+P\+E\+IE}}))}



Definition at line 358 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}\label{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}} 
\index{UART Interrupt Definitions@{UART Interrupt Definitions}!UART\_IT\_RXNE@{UART\_IT\_RXNE}}
\index{UART\_IT\_RXNE@{UART\_IT\_RXNE}!UART Interrupt Definitions@{UART Interrupt Definitions}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_RXNE}{UART\_IT\_RXNE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga5917bcb19b2dab202b8cbfa82520b93e}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+X\+N\+E\+IE}}))}



Definition at line 361 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}\label{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}} 
\index{UART Interrupt Definitions@{UART Interrupt Definitions}!UART\_IT\_TC@{UART\_IT\_TC}}
\index{UART\_IT\_TC@{UART\_IT\_TC}!UART Interrupt Definitions@{UART Interrupt Definitions}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_TC}{UART\_IT\_TC}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga5917bcb19b2dab202b8cbfa82520b93e}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+C\+IE}}))}



Definition at line 360 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}\label{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}} 
\index{UART Interrupt Definitions@{UART Interrupt Definitions}!UART\_IT\_TXE@{UART\_IT\_TXE}}
\index{UART\_IT\_TXE@{UART\_IT\_TXE}!UART Interrupt Definitions@{UART Interrupt Definitions}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_TXE}{UART\_IT\_TXE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE~((uint32\+\_\+t)(\mbox{\hyperlink{group___u_a_r_t___private___constants_ga5917bcb19b2dab202b8cbfa82520b93e}{U\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+R\+E\+G\+\_\+\+I\+N\+D\+EX}} $<$$<$ 28U $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+T\+X\+E\+IE}}))}



Definition at line 359 of file stm32f4xx\+\_\+hal\+\_\+uart.\+h.

