// Seed: 2318182842
module module_0;
  wand id_2;
  supply0 id_3;
  always @(posedge 1 && {id_1{1}});
  assign module_1.id_5 = 0;
  id_4(
      .id_0(id_3 | ~(1)), .id_1(1), .id_2(id_3), .id_3(id_2), .id_4(1'd0 - id_2)
  );
  if (id_1) begin : LABEL_0
    wire id_5;
  end
endmodule
module module_1;
  wire id_2 = id_2;
  supply0 id_3;
  always @(posedge id_2);
  wire id_4;
  wand id_5;
  assign id_5 = 1;
  module_0 modCall_1 ();
  assign id_3 = 1;
endmodule
