<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: TargetSchedule.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_9d1c68ef0dc704dcdd9f5558cbff727e.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">TargetSchedule.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="TargetSchedule_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/Target/TargetSchedule.cpp - Sched Machine Model ----*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file implements a wrapper around MCSchedModel that allows the interface</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// to benefit from information currently only available in TargetInstrInfo.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/Target/TargetSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">using namespace </span>llvm;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="TargetSchedule_8cpp.html#a748a068930467bc949718bd3b13cf690">EnableSchedModel</a>(<span class="stringliteral">&quot;schedmodel&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Use TargetSchedModel for latency lookup&quot;</span>));</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="TargetSchedule_8cpp.html#a74889488d66dd687ad41c17403cda85d">EnableSchedItins</a>(<span class="stringliteral">&quot;scheditins&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Use InstrItineraryData for latency lookup&quot;</span>));</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">   30</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">TargetSchedModel::hasInstrSchedModel</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="TargetSchedule_8cpp.html#a748a068930467bc949718bd3b13cf690">EnableSchedModel</a> &amp;&amp; SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#a6dd869ee53027534ae12dfee958dbc34">hasInstrSchedModel</a>();</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;}</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">   34</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">TargetSchedModel::hasInstrItineraries</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="TargetSchedule_8cpp.html#a74889488d66dd687ad41c17403cda85d">EnableSchedItins</a> &amp;&amp; !InstrItins.<a class="code" href="classllvm_1_1InstrItineraryData.html#a714827e35583b7e5e55f8bcce441c2cb">isEmpty</a>();</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;}</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#a228b4c336376bde569f5089b29f9f9de">   38</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="TargetSchedule_8cpp.html#a228b4c336376bde569f5089b29f9f9de">gcd</a>(<span class="keywordtype">unsigned</span> Dividend, <span class="keywordtype">unsigned</span> Divisor) {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="comment">// Dividend and Divisor will be naturally swapped as needed.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keywordflow">while</span>(Divisor) {</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="keywordtype">unsigned</span> Rem = Dividend % Divisor;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    Dividend = Divisor;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    Divisor = Rem;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  };</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordflow">return</span> Dividend;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;}</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#a59ae110735f7370384bca779e21b67df">   47</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="TargetSchedule_8cpp.html#a59ae110735f7370384bca779e21b67df">lcm</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">A</a>, <span class="keywordtype">unsigned</span> B) {</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordtype">unsigned</span> LCM = (uint64_t(A) * B) / <a class="code" href="TargetSchedule_8cpp.html#a228b4c336376bde569f5089b29f9f9de">gcd</a>(A, B);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>((LCM &gt;= A &amp;&amp; LCM &gt;= B) &amp;&amp; <span class="stringliteral">&quot;LCM overflow&quot;</span>);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordflow">return</span> LCM;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a5419fb52cab4895e3fc6fc9fc5c73f91">   53</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetSchedModel.html#a5419fb52cab4895e3fc6fc9fc5c73f91">TargetSchedModel::init</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;sm,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *sti,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *tii) {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  SchedModel = sm;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  STI = sti;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  TII = tii;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a73852f47d607fc0d3fa8f41e624cca12">initInstrItins</a>(InstrItins);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">unsigned</span> NumRes = SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#a59487e9e5951e6ecc5f16defc19a29b4">getNumProcResourceKinds</a>();</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  ResourceFactors.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(NumRes);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  ResourceLCM = SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; NumRes; ++Idx) {</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordtype">unsigned</span> NumUnits = SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">getProcResource</a>(Idx)-&gt;<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">if</span> (NumUnits &gt; 0)</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      ResourceLCM = <a class="code" href="TargetSchedule_8cpp.html#a59ae110735f7370384bca779e21b67df">lcm</a>(ResourceLCM, NumUnits);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  }</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  MicroOpFactor = ResourceLCM / SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0; Idx &lt; NumRes; ++Idx) {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordtype">unsigned</span> NumUnits = SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">getProcResource</a>(Idx)-&gt;<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    ResourceFactors[Idx] = NumUnits ? (ResourceLCM / NumUnits) : 0;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  }</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a2d76514bbf06f4e7365112bfff9b207b">   76</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetSchedModel.html#a2d76514bbf06f4e7365112bfff9b207b">TargetSchedModel::getNumMicroOps</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">SC</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">hasInstrItineraries</a>()) {</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordtype">int</span> UOps = InstrItins.<a class="code" href="classllvm_1_1InstrItineraryData.html#a2b5a3ba5d3a4090be8c4cd5850d5e9dd">getNumMicroOps</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">getSchedClass</a>());</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">return</span> (UOps &gt;= 0) ? UOps : TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a51d38fbb0d2a4134718f08a8e230e447">getNumMicroOps</a>(&amp;InstrItins, MI);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  }</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>()) {</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">if</span> (!SC)</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      SC = <a class="code" href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(MI);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">if</span> (SC-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>())</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <span class="keywordflow">return</span> SC-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#af1d4835dca6874fb9e03a68097c0f2e0">NumMicroOps</a>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  }</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac596847316c2e2472695402f00a5065d">isTransient</a>() ? 0 : 1;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// The machine model may explicitly specify an invalid latency, which</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// effectively means infinite latency. Since users of the TargetSchedule API</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// don&#39;t know how to handle this, we convert it to a very large latency that is</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// easy to distinguish when debugging the DAG but won&#39;t induce overflow.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">   95</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a>(<span class="keywordtype">int</span> Cycles) {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">return</span> Cycles &gt;= 0 ? Cycles : 1000;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;}</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/// Return the MCSchedClassDesc for this instruction. Some SchedClasses require</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/// evaluation of predicates that depend on instruction operands or flags.</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span><span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">TargetSchedModel::</a></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">  102</a></span>&#160;<a class="code" href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// Get the definition&#39;s scheduling class descriptor from this machine model.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">unsigned</span> SchedClass = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">getSchedClass</a>();</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#ae32c187457de34674f839df2e6d0546b">getSchedClassDesc</a>(SchedClass);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">if</span> (!SCDesc-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>())</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">return</span> SCDesc;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span>  <span class="keywordtype">unsigned</span> NIter = 0;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span>  <span class="keywordflow">while</span> (SCDesc-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#abe81832f2d2bd1474f23e1f10b3933ed">isVariant</a>()) {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(++NIter &lt; 6 &amp;&amp; <span class="stringliteral">&quot;Variants are nested deeper than the magic number&quot;</span>);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    SchedClass = STI-&gt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a0b8556a4a9550bda032e66ba6ff2b4c3">resolveSchedClass</a>(SchedClass, MI, <span class="keyword">this</span>);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    SCDesc = SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#ae32c187457de34674f839df2e6d0546b">getSchedClassDesc</a>(SchedClass);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  }</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">return</span> SCDesc;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/// Find the def index of this operand. This index maps to the machine model and</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/// is independent of use operands. Def operands may be reordered with uses or</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/// merged with uses without affecting the def index (e.g. before/after</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/// regalloc). However, an instruction&#39;s def operands must never be reordered</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/// with respect to each other.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#a7ee47bba7fdfe2b4de0b767f6d493c26">  127</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="TargetSchedule_8cpp.html#a7ee47bba7fdfe2b4de0b767f6d493c26">findDefIdx</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> DefOperIdx) {</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordtype">unsigned</span> DefIdx = 0;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != DefOperIdx; ++i) {</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>())</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      ++DefIdx;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  }</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordflow">return</span> DefIdx;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;}</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/// Find the use index of this operand. This is independent of the instruction&#39;s</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/// def operands.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/// Note that uses are not determined by the operand&#39;s isUse property, which</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/// is simply the inverse of isDef. Here we consider any readsReg operand to be</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/// a &quot;use&quot;. The machine model allows an operand to be both a Def and Use.</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="TargetSchedule_8cpp.html#a0402c8e75bccfb666de451d465cd0ac5">  143</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="TargetSchedule_8cpp.html#a0402c8e75bccfb666de451d465cd0ac5">findUseIdx</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> UseOperIdx) {</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordtype">unsigned</span> UseIdx = 0;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != UseOperIdx; ++i) {</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a0e4e5eef3cc7c47acbb753b9d3872348">readsReg</a>())</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      ++UseIdx;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  }</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">return</span> UseIdx;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;}</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// Top-level API for clients that know the operand indices.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a62eff453556ab0541cb285741f7eec8d">  154</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetSchedModel.html#a62eff453556ab0541cb285741f7eec8d">TargetSchedModel::computeOperandLatency</a>(</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <span class="keywordtype">unsigned</span> DefOperIdx,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <span class="keywordtype">unsigned</span> UseOperIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>() &amp;&amp; !<a class="code" href="classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">hasInstrItineraries</a>())</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">return</span> TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#aa36b38c33ddb3b850076398bd09115a0">defaultDefLatency</a>(SchedModel, DefMI);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">hasInstrItineraries</a>()) {</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordtype">int</span> OperLatency = 0;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">if</span> (UseMI) {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      OperLatency = TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#adc939be170e88a125dc61b64294de450">getOperandLatency</a>(&amp;InstrItins, DefMI, DefOperIdx,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                           UseMI, UseOperIdx);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    }</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keywordtype">unsigned</span> DefClass = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">getSchedClass</a>();</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;      OperLatency = InstrItins.<a class="code" href="classllvm_1_1InstrItineraryData.html#ac7fed7cb7bb03c7ace7c3b36a1f9d108">getOperandCycle</a>(DefClass, DefOperIdx);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    }</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">if</span> (OperLatency &gt;= 0)</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;      <span class="keywordflow">return</span> OperLatency;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">// No operand latency was found.</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordtype">unsigned</span> InstrLatency = TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a3a27e8f0e761207a21fc022b7fbede93">getInstrLatency</a>(&amp;InstrItins, DefMI);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// Expected latency is the max of the stage latency and itinerary props.</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">// Rather than directly querying InstrItins stage latency, we call a TII</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">// hook to allow subtargets to specialize latency. This hook is only</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">// applicable to the InstrItins model. InstrSchedModel should model all</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">// special cases without TII hooks.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    InstrLatency = std::max(InstrLatency,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                            TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#aa36b38c33ddb3b850076398bd09115a0">defaultDefLatency</a>(SchedModel, DefMI));</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">return</span> InstrLatency;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">// hasInstrSchedModel()</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = <a class="code" href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(DefMI);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordtype">unsigned</span> DefIdx = <a class="code" href="TargetSchedule_8cpp.html#a7ee47bba7fdfe2b4de0b767f6d493c26">findDefIdx</a>(DefMI, DefOperIdx);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">if</span> (DefIdx &lt; SCDesc-&gt;NumWriteLatencyEntries) {</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">// Lookup the definition&#39;s write latency in SubtargetInfo.</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *WLEntry =</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;      STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a1cc24fb6ef6cda8f3bfbf732e1d87afe">getWriteLatencyEntry</a>(SCDesc, DefIdx);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordtype">unsigned</span> WriteID = WLEntry-&gt;<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#af0c1076bd04f01c7e09f41f87267eee1">WriteResourceID</a>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordtype">unsigned</span> Latency = <a class="code" href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a>(WLEntry-&gt;<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">Cycles</a>);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">if</span> (!UseMI)</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="keywordflow">return</span> Latency;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="comment">// Lookup the use&#39;s latency adjustment in SubtargetInfo.</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *UseDesc = <a class="code" href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(UseMI);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">if</span> (UseDesc-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#a410a7c3a0e431cb5df00a13339382a02">NumReadAdvanceEntries</a> == 0)</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="keywordflow">return</span> Latency;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordtype">unsigned</span> UseIdx = <a class="code" href="TargetSchedule_8cpp.html#a0402c8e75bccfb666de451d465cd0ac5">findUseIdx</a>(UseMI, UseOperIdx);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordtype">int</span> Advance = STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a2da484f5ef9226a8f43f4c18d04bcc1c">getReadAdvanceCycles</a>(UseDesc, UseIdx, WriteID);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">if</span> (Advance &gt; 0 &amp;&amp; (<span class="keywordtype">unsigned</span>)Advance &gt; Latency) <span class="comment">// unsigned wrap</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">return</span> Latency - Advance;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  }</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">// If DefIdx does not exist in the model (e.g. implicit defs), then return</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// unit latency (defaultDefLatency may be too conservative).</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span>  <span class="keywordflow">if</span> (SCDesc-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>() &amp;&amp; !DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(DefOperIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a40a5d6e03f5bfd15839355a7c39ab3a0">isImplicit</a>()</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      &amp;&amp; !DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[DefOperIdx].<a class="code" href="classllvm_1_1MCOperandInfo.html#a579137208bd578a8a99b0e46c5bdfb8c">isOptionalDef</a>()</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      &amp;&amp; SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#a628f04a9f0e6eb479ca0eb3decd3be9e">isComplete</a>()) {</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    std::string Err;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> ss(Err);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    ss &lt;&lt; <span class="stringliteral">&quot;DefIdx &quot;</span> &lt;&lt; DefIdx &lt;&lt; <span class="stringliteral">&quot; exceeds machine model writes for &quot;</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;       &lt;&lt; *DefMI;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="namespacellvm.html#a1f6978055dbb761b380de39070e34bd3">report_fatal_error</a>(ss.<a class="code" href="classllvm_1_1raw__string__ostream.html#ae086260f8c216554ff46dcd96e171459">str</a>());</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  }</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span>  <span class="comment">// FIXME: Automatically giving all implicit defs defaultDefLatency is</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">// undesirable. We should only do it for defs that are known to the MC</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// desc like flags. Truly implicit defs should get 1 cycle latency.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">return</span> DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac596847316c2e2472695402f00a5065d">isTransient</a>() ? 0 : TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#aa36b38c33ddb3b850076398bd09115a0">defaultDefLatency</a>(SchedModel, DefMI);</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;}</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a2d14b3a24cfd8f9e6f30ad3e41c188ab">  227</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetSchedModel.html#a16d6c2f29862a9d10dc7dc4540e9d04f">TargetSchedModel::computeInstrLatency</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>() &amp;&amp; <span class="stringliteral">&quot;Only call this function with a SchedModel&quot;</span>);</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordtype">unsigned</span> SCIdx = TII-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(Opcode).<a class="code" href="classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">getSchedClass</a>();</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#ae32c187457de34674f839df2e6d0546b">getSchedClassDesc</a>(SCIdx);</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="keywordtype">unsigned</span> Latency = 0;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">if</span> (SCDesc-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>() &amp;&amp; !SCDesc-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#abe81832f2d2bd1474f23e1f10b3933ed">isVariant</a>()) {</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> DefIdx = 0, DefEnd = SCDesc-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#aea35210856f63d251fda4c65312429f4">NumWriteLatencyEntries</a>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;         DefIdx != DefEnd; ++DefIdx) {</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <span class="comment">// Lookup the definition&#39;s write latency in SubtargetInfo.</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *WLEntry =</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;          STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a1cc24fb6ef6cda8f3bfbf732e1d87afe">getWriteLatencyEntry</a>(SCDesc, DefIdx);</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      Latency = std::max(Latency, <a class="code" href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a>(WLEntry-&gt;<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">Cycles</a>));</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    }</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">return</span> Latency;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  }</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Latency &amp;&amp; <span class="stringliteral">&quot;No MI sched latency&quot;</span>);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a16d6c2f29862a9d10dc7dc4540e9d04f">  250</a></span>&#160;<a class="code" href="classllvm_1_1TargetSchedModel.html#a16d6c2f29862a9d10dc7dc4540e9d04f">TargetSchedModel::computeInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                      <span class="keywordtype">bool</span> UseDefaultDefLatency)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">// For the itinerary model, fall back to the old subtarget hook.</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">// Allow subtargets to compute Bundle latencies outside the machine model.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">hasInstrItineraries</a>() || MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a944a1a1574cf3b42c917bd8442b5399f">isBundle</a>() ||</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      (!<a class="code" href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>() &amp;&amp; !UseDefaultDefLatency))</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">return</span> TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a3a27e8f0e761207a21fc022b7fbede93">getInstrLatency</a>(&amp;InstrItins, MI);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>()) {</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = <a class="code" href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(MI);</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">if</span> (SCDesc-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>()) {</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      <span class="keywordtype">unsigned</span> Latency = 0;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> DefIdx = 0, DefEnd = SCDesc-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#aea35210856f63d251fda4c65312429f4">NumWriteLatencyEntries</a>;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;           DefIdx != DefEnd; ++DefIdx) {</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <span class="comment">// Lookup the definition&#39;s write latency in SubtargetInfo.</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> *WLEntry =</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;          STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a1cc24fb6ef6cda8f3bfbf732e1d87afe">getWriteLatencyEntry</a>(SCDesc, DefIdx);</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        Latency = std::max(Latency, <a class="code" href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a>(WLEntry-&gt;<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">Cycles</a>));</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      }</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <span class="keywordflow">return</span> Latency;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    }</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  }</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">return</span> TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#aa36b38c33ddb3b850076398bd09115a0">defaultDefLatency</a>(SchedModel, MI);</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;}</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetSchedModel.html#a0fb79e823eb579e1ec4f4ee3867117e0">TargetSchedModel::</a></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetSchedModel.html#a0fb79e823eb579e1ec4f4ee3867117e0">  276</a></span>&#160;<a class="code" href="classllvm_1_1TargetSchedModel.html#a0fb79e823eb579e1ec4f4ee3867117e0">computeOutputLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <span class="keywordtype">unsigned</span> DefOperIdx,</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DepMI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordflow">if</span> (SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">MicroOpBufferSize</a> &lt;= 1)</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">// MicroOpBufferSize &gt; 1 indicates an out-of-order processor that can dispatch</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// WAW dependencies in the same cycle.</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="comment">// Treat predication as a data dependency for out-of-order cpus. In-order</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="comment">// cpus do not need to treat predicated writes specially.</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="comment">// TODO: The following hack exists because predication passes do not</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// correctly append imp-use operands, and readsReg() strangely returns false</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// for predicated defs.</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(DefOperIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *DefMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a03d1ce9278523503ad038c6ab9c96ccb">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a5eaf3ad86eb5e62d5c989839bc4903a5">getRegisterInfo</a>();</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">if</span> (!DepMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a4ac3057331a18b708f9c4f0ad923a3ce">readsRegister</a>(Reg, TRI) &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a2a69dd402cbc7f6282c93c32161395bc">isPredicated</a>(DepMI))</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetSchedModel.html#a16d6c2f29862a9d10dc7dc4540e9d04f">computeInstrLatency</a>(DefMI);</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="comment">// If we have a per operand scheduling model, check if this def is writing</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="comment">// an unbuffered resource. If so, it treated like an in-order cpu.</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>()) {</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SCDesc = <a class="code" href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(DefMI);</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">if</span> (SCDesc-&gt;<a class="code" href="structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>()) {</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> *PRI = STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a4e7dd8dc15ccf67fcc75abb483bbdb73">getWriteProcResBegin</a>(SCDesc),</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;             *PRE = STI-&gt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a163c41f52f3509de257e0ad81309ba3b">getWriteProcResEnd</a>(SCDesc); PRI != PRE; ++PRI) {</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <span class="keywordflow">if</span> (!SchedModel.<a class="code" href="structllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">getProcResource</a>(PRI-&gt;ProcResourceIdx)-&gt;<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>)</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;          <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      }</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    }</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;}</div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a40a5d6e03f5bfd15839355a7c39ab3a0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a40a5d6e03f5bfd15839355a7c39ab3a0">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00284">MachineOperand.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__PROC_html_aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5"><div class="ttname"><a href="namespacellvm_1_1ARM__PROC.html#aac31dd660a6f18140efdd62b351cb11bad9577456b5bb7a03b7f42a710e122ab5">llvm::ARM_PROC::A</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00098">ARMBaseInfo.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615cad8f2751cc7fcc8115bc24c7f646"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">llvm::TargetSchedModel::resolveSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * resolveSchedClass(const MachineInstr *MI) const </div><div class="ttdoc">Return the MCSchedClassDesc for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00102">TargetSchedule.cpp:102</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615a43ac2282db4e4494ee56d83e3097"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a615a43ac2282db4e4494ee56d83e3097">llvm::TargetSchedModel::hasInstrItineraries</a></div><div class="ttdeci">bool hasInstrItineraries() const </div><div class="ttdoc">Return true if this machine model includes cycle-to-cycle itinerary data. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00034">TargetSchedule.cpp:34</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_aaaca528ae14befaac95c11df31faf36b"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">llvm::MCSchedModel::MicroOpBufferSize</a></div><div class="ttdeci">unsigned MicroOpBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00156">MCSchedule.h:156</a></div></div>
<div class="ttc" id="TargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a59ae110735f7370384bca779e21b67df"><div class="ttname"><a href="TargetSchedule_8cpp.html#a59ae110735f7370384bca779e21b67df">lcm</a></div><div class="ttdeci">static unsigned lcm(unsigned A, unsigned B)</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00047">TargetSchedule.cpp:47</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_a2b5a3ba5d3a4090be8c4cd5850d5e9dd"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#a2b5a3ba5d3a4090be8c4cd5850d5e9dd">llvm::InstrItineraryData::getNumMicroOps</a></div><div class="ttdeci">int getNumMicroOps(unsigned ItinClassIndx) const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00231">MCInstrItineraries.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a4e7dd8dc15ccf67fcc75abb483bbdb73"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a4e7dd8dc15ccf67fcc75abb483bbdb73">llvm::MCSubtargetInfo::getWriteProcResBegin</a></div><div class="ttdeci">const MCWriteProcResEntry * getWriteProcResBegin(const MCSchedClassDesc *SC) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00097">MCSubtargetInfo.h:97</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ac0f11354e854441ac5fefd72d91dd8ee"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">llvm::MCSchedModel::IssueWidth</a></div><div class="ttdeci">unsigned IssueWidth</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00139">MCSchedule.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a0fb79e823eb579e1ec4f4ee3867117e0"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a0fb79e823eb579e1ec4f4ee3867117e0">llvm::TargetSchedModel::computeOutputLatency</a></div><div class="ttdeci">unsigned computeOutputLatency(const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *DepMI) const </div><div class="ttdoc">Output dependency latency of a pair of defs of the same register. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00276">TargetSchedule.cpp:276</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_af1d4835dca6874fb9e03a68097c0f2e0"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#af1d4835dca6874fb9e03a68097c0f2e0">llvm::MCSchedClassDesc::NumMicroOps</a></div><div class="ttdeci">unsigned short NumMicroOps</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00108">MCSchedule.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a5419fb52cab4895e3fc6fc9fc5c73f91"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a5419fb52cab4895e3fc6fc9fc5c73f91">llvm::TargetSchedModel::init</a></div><div class="ttdeci">void init(const MCSchedModel &amp;sm, const TargetSubtargetInfo *sti, const TargetInstrInfo *tii)</div><div class="ttdoc">Initialize the machine model for instruction scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00053">TargetSchedule.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ab41bcf3b84bd10587b266e2b08be5c71"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">llvm::MCSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned ProcResourceIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00213">MCSchedule.h:213</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a228b4c336376bde569f5089b29f9f9de"><div class="ttname"><a href="TargetSchedule_8cpp.html#a228b4c336376bde569f5089b29f9f9de">gcd</a></div><div class="ttdeci">static unsigned gcd(unsigned Dividend, unsigned Divisor)</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00038">TargetSchedule.cpp:38</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00107">CommandLine.h:107</a></div></div>
<div class="ttc" id="namespacellvm_html_a1f6978055dbb761b380de39070e34bd3"><div class="ttname"><a href="namespacellvm.html#a1f6978055dbb761b380de39070e34bd3">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(const char *reason, bool gen_crash_diag=true)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8cpp_source.html#l00061">ErrorHandling.cpp:61</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_ac7fed7cb7bb03c7ace7c3b36a1f9d108"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#ac7fed7cb7bb03c7ace7c3b36a1f9d108">llvm::InstrItineraryData::getOperandCycle</a></div><div class="ttdeci">int getOperandCycle(unsigned ItinClassIndx, unsigned OperandIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00170">MCInstrItineraries.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a03d1ce9278523503ad038c6ab9c96ccb"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a03d1ce9278523503ad038c6ab9c96ccb">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00176">MachineFunction.h:176</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a73852f47d607fc0d3fa8f41e624cca12"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a73852f47d607fc0d3fa8f41e624cca12">llvm::MCSubtargetInfo::initInstrItins</a></div><div class="ttdeci">void initInstrItins(InstrItineraryData &amp;InstrItins) const </div><div class="ttdoc">Initialize an InstrItineraryData instance. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8cpp_source.html#l00111">MCSubtargetInfo.cpp:111</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a163c41f52f3509de257e0ad81309ba3b"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a163c41f52f3509de257e0ad81309ba3b">llvm::MCSubtargetInfo::getWriteProcResEnd</a></div><div class="ttdeci">const MCWriteProcResEntry * getWriteProcResEnd(const MCSchedClassDesc *SC) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00101">MCSubtargetInfo.h:101</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a74889488d66dd687ad41c17403cda85d"><div class="ttname"><a href="TargetSchedule_8cpp.html#a74889488d66dd687ad41c17403cda85d">EnableSchedItins</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSchedItins(&quot;scheditins&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Use InstrItineraryData for latency lookup&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a2da484f5ef9226a8f43f4c18d04bcc1c"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a2da484f5ef9226a8f43f4c18d04bcc1c">llvm::MCSubtargetInfo::getReadAdvanceCycles</a></div><div class="ttdeci">int getReadAdvanceCycles(const MCSchedClassDesc *SC, unsigned UseIdx, unsigned WriteResID) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00114">MCSubtargetInfo.h:114</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a9d4d0cc34fcce4779dc4445d8265fffc"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">llvm::MCProcResourceDesc::NumUnits</a></div><div class="ttdeci">unsigned NumUnits</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00030">MCSchedule.h:30</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ac4375f281abc4b511502c46de69bb838"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">llvm::MCSchedClassDesc::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00118">MCSchedule.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a3a27e8f0e761207a21fc022b7fbede93"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a3a27e8f0e761207a21fc022b7fbede93">llvm::TargetInstrInfo::getInstrLatency</a></div><div class="ttdeci">virtual unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr *MI, unsigned *PredCost=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00792">TargetInstrInfo.cpp:792</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a410a7c3a0e431cb5df00a13339382a02"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a410a7c3a0e431cb5df00a13339382a02">llvm::MCSchedClassDesc::NumReadAdvanceEntries</a></div><div class="ttdeci">unsigned NumReadAdvanceEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00116">MCSchedule.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00052">TargetInstrInfo.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a1cabc35908985a4252812bbff35df8f9"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">llvm::MCProcResourceDesc::BufferSize</a></div><div class="ttdeci">int BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00045">MCSchedule.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a944a1a1574cf3b42c917bd8442b5399f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a944a1a1574cf3b42c917bd8442b5399f">llvm::MachineInstr::isBundle</a></div><div class="ttdeci">bool isBundle() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00779">MachineInstr.h:779</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a59487e9e5951e6ecc5f16defc19a29b4"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a59487e9e5951e6ecc5f16defc19a29b4">llvm::MCSchedModel::getNumProcResourceKinds</a></div><div class="ttdeci">unsigned getNumProcResourceKinds() const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00209">MCSchedule.h:209</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00314">CommandLine.h:314</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_aea35210856f63d251fda4c65312429f4"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#aea35210856f63d251fda4c65312429f4">llvm::MCSchedClassDesc::NumWriteLatencyEntries</a></div><div class="ttdeci">unsigned NumWriteLatencyEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00114">MCSchedule.h:114</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00055">MCSchedule.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa36b38c33ddb3b850076398bd09115a0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa36b38c33ddb3b850076398bd09115a0">llvm::TargetInstrInfo::defaultDefLatency</a></div><div class="ttdeci">unsigned defaultDefLatency(const MCSchedModel &amp;SchedModel, const MachineInstr *DefMI) const </div><div class="ttdoc">Return the default expected latency for a def based on it&#39;s opcode. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00776">TargetInstrInfo.cpp:776</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a579137208bd578a8a99b0e46c5bdfb8c"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a579137208bd578a8a99b0e46c5bdfb8c">llvm::MCOperandInfo::isOptionalDef</a></div><div class="ttdeci">bool isOptionalDef() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00088">MCInstrDesc.h:88</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00286">MachineInstr.h:286</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00101">MCSchedule.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a1cc24fb6ef6cda8f3bfbf732e1d87afe"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a1cc24fb6ef6cda8f3bfbf732e1d87afe">llvm::MCSubtargetInfo::getWriteLatencyEntry</a></div><div class="ttdeci">const MCWriteLatencyEntry * getWriteLatencyEntry(const MCSchedClassDesc *SC, unsigned DefIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00106">MCSubtargetInfo.h:106</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a6dd869ee53027534ae12dfee958dbc34"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a6dd869ee53027534ae12dfee958dbc34">llvm::MCSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Does this machine model include instruction-level scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00203">MCSchedule.h:203</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00289">CommandLine.h:289</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_ae32c187457de34674f839df2e6d0546b"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#ae32c187457de34674f839df2e6d0546b">llvm::MCSchedModel::getSchedClassDesc</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClassDesc(unsigned SchedClassIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00220">MCSchedule.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00223">TargetRegisterInfo.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1raw__string__ostream_html_ae086260f8c216554ff46dcd96e171459"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html#ae086260f8c216554ff46dcd96e171459">llvm::raw_string_ostream::str</a></div><div class="ttdeci">std::string &amp; str()</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00455">raw_ostream.h:455</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_abe81832f2d2bd1474f23e1f10b3933ed"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#abe81832f2d2bd1474f23e1f10b3933ed">llvm::MCSchedClassDesc::isVariant</a></div><div class="ttdeci">bool isVariant() const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00121">MCSchedule.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a82ca1bcea2c966addd442d7cfa49bf51"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model. ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00030">TargetSchedule.cpp:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4ac3057331a18b708f9c4f0ad923a3ce"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4ac3057331a18b708f9c4f0ad923a3ce">llvm::MachineInstr::readsRegister</a></div><div class="ttdeci">bool readsRegister(unsigned Reg, const TargetRegisterInfo *TRI=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00840">MachineInstr.h:840</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00268">PPCISelLowering.h:268</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html">llvm::MCWriteLatencyEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00069">MCSchedule.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a51d38fbb0d2a4134718f08a8e230e447"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a51d38fbb0d2a4134718f08a8e230e447">llvm::TargetInstrInfo::getNumMicroOps</a></div><div class="ttdeci">virtual unsigned getNumMicroOps(const InstrItineraryData *ItinData, const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00760">TargetInstrInfo.cpp:760</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a0b8556a4a9550bda032e66ba6ff2b4c3"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a0b8556a4a9550bda032e66ba6ff2b4c3">llvm::TargetSubtargetInfo::resolveSchedClass</a></div><div class="ttdeci">virtual unsigned resolveSchedClass(unsigned SchedClass, const MachineInstr *MI, const TargetSchedModel *SchedModel) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00093">TargetSubtargetInfo.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00279">MachineOperand.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac596847316c2e2472695402f00a5065d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac596847316c2e2472695402f00a5065d">llvm::MachineInstr::isTransient</a></div><div class="ttdeci">bool isTransient() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00808">MachineInstr.h:808</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a0402c8e75bccfb666de451d465cd0ac5"><div class="ttname"><a href="TargetSchedule_8cpp.html#a0402c8e75bccfb666de451d465cd0ac5">findUseIdx</a></div><div class="ttdeci">static unsigned findUseIdx(const MachineInstr *MI, unsigned UseOperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00143">TargetSchedule.cpp:143</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00044">TargetSubtargetInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a2d76514bbf06f4e7365112bfff9b207b"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a2d76514bbf06f4e7365112bfff9b207b">llvm::TargetSchedModel::getNumMicroOps</a></div><div class="ttdeci">unsigned getNumMicroOps(const MachineInstr *MI, const MCSchedClassDesc *SC=nullptr) const </div><div class="ttdoc">Return the number of issue slots required for this MI. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00076">TargetSchedule.cpp:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_a5f8536baa8291f170a203aebcf3c942a"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">llvm::MCWriteLatencyEntry::Cycles</a></div><div class="ttdeci">int Cycles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00070">MCSchedule.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a61ecbe20e0dc248b415cd7731d517da1"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a61ecbe20e0dc248b415cd7731d517da1">llvm::MCInstrDesc::getSchedClass</a></div><div class="ttdeci">unsigned getSchedClass() const </div><div class="ttdoc">Return the scheduling class for this instruction. The scheduling class is an index into the InstrItin...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00621">MCInstrDesc.h:621</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01128">CommandLine.h:1128</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a748a068930467bc949718bd3b13cf690"><div class="ttname"><a href="TargetSchedule_8cpp.html#a748a068930467bc949718bd3b13cf690">EnableSchedModel</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSchedModel(&quot;schedmodel&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Use TargetSchedModel for latency lookup&quot;))</div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html_a628f04a9f0e6eb479ca0eb3decd3be9e"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html#a628f04a9f0e6eb479ca0eb3decd3be9e">llvm::MCSchedModel::isComplete</a></div><div class="ttdeci">bool isComplete() const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00207">MCSchedule.h:207</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adc939be170e88a125dc61b64294de450"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adc939be170e88a125dc61b64294de450">llvm::TargetInstrInfo::getOperandLatency</a></div><div class="ttdeci">virtual int getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00728">TargetInstrInfo.cpp:728</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a62eff453556ab0541cb285741f7eec8d"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a62eff453556ab0541cb285741f7eec8d">llvm::TargetSchedModel::computeOperandLatency</a></div><div class="ttdeci">unsigned computeOperandLatency(const MachineInstr *DefMI, unsigned DefOperIdx, const MachineInstr *UseMI, unsigned UseOperIdx) const </div><div class="ttdoc">Compute operand latency based on the available machine model. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00154">TargetSchedule.cpp:154</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a16d6c2f29862a9d10dc7dc4540e9d04f"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a16d6c2f29862a9d10dc7dc4540e9d04f">llvm::TargetSchedModel::computeInstrLatency</a></div><div class="ttdeci">unsigned computeInstrLatency(const MachineInstr *MI, bool UseDefaultDefLatency=true) const </div><div class="ttdoc">Compute the instruction latency based on the available machine model. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00250">TargetSchedule.cpp:250</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00440">raw_ostream.h:440</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_af0c1076bd04f01c7e09f41f87267eee1"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#af0c1076bd04f01c7e09f41f87267eee1">llvm::MCWriteLatencyEntry::WriteResourceID</a></div><div class="ttdeci">unsigned WriteResourceID</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00071">MCSchedule.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00152">MCInstrDesc.h:152</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a2a69dd402cbc7f6282c93c32161395bc"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2a69dd402cbc7f6282c93c32161395bc">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00885">TargetInstrInfo.h:885</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a5eaf3ad86eb5e62d5c989839bc4903a5"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a5eaf3ad86eb5e62d5c989839bc4903a5">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00080">TargetSubtargetInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a0e4e5eef3cc7c47acbb753b9d3872348"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a0e4e5eef3cc7c47acbb753b9d3872348">llvm::MachineOperand::readsReg</a></div><div class="ttdeci">bool readsReg() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00331">MachineOperand.h:331</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a7ee47bba7fdfe2b4de0b767f6d493c26"><div class="ttname"><a href="TargetSchedule_8cpp.html#a7ee47bba7fdfe2b4de0b767f6d493c26">findDefIdx</a></div><div class="ttdeci">static unsigned findDefIdx(const MachineInstr *MI, unsigned DefOperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00127">TargetSchedule.cpp:127</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00136">MCSchedule.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html_a714827e35583b7e5e55f8bcce441c2cb"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html#a714827e35583b7e5e55f8bcce441c2cb">llvm::InstrItineraryData::isEmpty</a></div><div class="ttdeci">bool isEmpty() const </div><div class="ttdoc">Returns true if there are no itineraries. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00129">MCInstrItineraries.h:129</a></div></div>
<div class="ttc" id="TargetSchedule_8cpp_html_a53077df79c9287854b0082944955b854"><div class="ttname"><a href="TargetSchedule_8cpp.html#a53077df79c9287854b0082944955b854">capLatency</a></div><div class="ttdeci">static unsigned capLatency(int Cycles)</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00095">TargetSchedule.cpp:95</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ad0b3d8447f88377b62d9c019f3c4e118"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">llvm::SmallVectorImpl::resize</a></div><div class="ttdeci">void resize(size_type N)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00415">SmallVector.h:415</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:57:43 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
