
---------- Begin Simulation Statistics ----------
host_inst_rate                                 239184                       # Simulator instruction rate (inst/s)
host_mem_usage                                 397156                       # Number of bytes of host memory used
host_seconds                                    83.62                       # Real time elapsed on the host
host_tick_rate                              243702835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000004                       # Number of instructions simulated
sim_seconds                                  0.020378                       # Number of seconds simulated
sim_ticks                                 20377938500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2952091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 41326.125099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 28252.006205                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2786239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     6854020500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.056181                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               165852                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            113639                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1475122000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52213                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 50601.764426                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 46712.589923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1067464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    9346449500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147509                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              184706                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           106445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   3655774000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78261                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42901.007896                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  51.227497                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           45342                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1945217500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4204261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 46213.379812                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39325.045603                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3853703                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     16200470000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.083382                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                350558                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             220084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   5130896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.990779                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1014.557940                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4204261                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 46213.379812                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39325.045603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3853703                       # number of overall hits
system.cpu.dcache.overall_miss_latency    16200470000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.083382                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               350558                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            220084                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   5130896000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77276                       # number of replacements
system.cpu.dcache.sampled_refs                  78300                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1014.557940                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  4011113                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500384449000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77243                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12871113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        61700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 58922.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12871063                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3085000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2651500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               279805.717391                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12871113                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        61700                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 58922.222222                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12871063                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3085000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2651500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.079201                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.551109                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12871113                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        61700                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 58922.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12871063                       # number of overall hits
system.cpu.icache.overall_miss_latency        3085000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2651500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.551109                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12871063                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 30088.114740                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1873616993                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 62271                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     28971.362229                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        24796                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency             37431000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.049525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       1292                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    1242                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency         2017500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.001917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    50                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52258                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       47866.327356                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40079.121428                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          28779                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1123853500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.449290                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        23479                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      7452                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         642308000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.306671                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   16026                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    62895.501505                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 47319.264754                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3281447000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52173                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2468788000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52173                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77243                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77243                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.008315                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78346                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        46880.808203                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40079.963921                       # average overall mshr miss latency
system.l2.demand_hits                           53575                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1161284500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.316174                       # miss rate for demand accesses
system.l2.demand_misses                         24771                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       8694                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          644325500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.205192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    16076                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.000815                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.453763                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                     13.349131                       # Average occupied blocks per context
system.l2.occ_blocks::1                   7434.453113                       # Average occupied blocks per context
system.l2.overall_accesses                      78346                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       46880.808203                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  32138.339605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          53575                       # number of overall hits
system.l2.overall_miss_latency             1161284500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.316174                       # miss rate for overall accesses
system.l2.overall_misses                        24771                       # number of overall misses
system.l2.overall_mshr_hits                      8694                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2517942493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.000013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   78347                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.461676                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         28749                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        18448                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       107569                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            69529                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        19591                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          69134                       # number of replacements
system.l2.sampled_refs                          77329                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7447.802244                       # Cycle average of tags in use
system.l2.total_refs                              643                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69051                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 28493804                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1292497                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2484875                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       164844                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2167497                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2952821                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         297797                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       525587                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11086222                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.919443                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.022069                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8071668     72.81%     72.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       946234      8.54%     81.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       714687      6.45%     87.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       283811      2.56%     90.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       246503      2.22%     92.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        92284      0.83%     93.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       124152      1.12%     94.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        81296      0.73%     95.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       525587      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11086222                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193153                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212344                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       164833                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193153                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      5097922                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.226225                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.226225                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1382666                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           12                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       477472                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21176694                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5926752                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3754191                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1002758                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        22612                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3025974                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3024366                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1608                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2341002                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2339828                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1174                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        684972                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            684538                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             434                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2952821                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2870785                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6764079                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        53910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             21747078                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        547533                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.240806                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2870785                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1590294                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.773498                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12088980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.798918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.933625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8195694     67.79%     67.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         206179      1.71%     69.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         215272      1.78%     71.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         598375      4.95%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         451765      3.74%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         252844      2.09%     82.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         477628      3.95%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         151602      1.25%     87.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1539621     12.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12088980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                173271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1811748                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              287749                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.016459                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3101269                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           684972                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9374664                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11807115                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.680857                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6382808                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.962883                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11819607                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       186452                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        614418                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2584150                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1923309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       808144                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     15297419                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2416297                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       381670                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12464073                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       142396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1002758                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       149964                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       629860                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       252313                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1003883                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       176038                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        42760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       143692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.815511                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.815511                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      5047170     39.29%     39.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35126      0.27%     39.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2333999     18.17%     57.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       261842      2.04%     59.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106489      0.83%     60.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1472696     11.46%     72.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       353404      2.75%     74.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35119      0.27%     75.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2512410     19.56%     94.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       687490      5.35%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12845745                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       452803                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.035249                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        15563      3.44%      3.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         8593      1.90%      5.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp           15      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      5.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       252066     55.67%     61.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       112760     24.90%     85.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        62980     13.91%     99.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          826      0.18%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12088980                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.062600                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.547785                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6754747     55.88%     55.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1821197     15.06%     70.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1521554     12.59%     83.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       867062      7.17%     90.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       598906      4.95%     95.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       274870      2.27%     97.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       163674      1.35%     99.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        67524      0.56%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        19446      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12088980                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.047585                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         15009670                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12845745                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      5009488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72932                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      4616974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2870793                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2870785                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       584003                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       159995                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2584150                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       808144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               12262251                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1049488                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       163976                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6106382                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       121078                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1947                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     31084225                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     20568663                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16719583                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3618944                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1002758                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       311407                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8706613                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       791954                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 13568                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
