<stg><name>kernel3</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %hist) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %weight) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %index) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel3_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i11 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %icmp_ln5 = icmp eq i11 %i_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %i = add i11 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln5, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln6 = zext i11 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %index_addr = getelementptr [1024 x i32]* %index, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="index_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
:3  %index_load = load i32* %index_addr, align 4

]]></Node>
<StgValue><ssdm name="index_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weight_addr = getelementptr [1024 x float]* %weight, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
:8  %weight_load = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="10">
<![CDATA[
:3  %index_load = load i32* %index_addr, align 4

]]></Node>
<StgValue><ssdm name="index_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext_ln6 = sext i32 %index_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln6"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %hist_addr = getelementptr [1024 x float]* %hist, i64 0, i64 %sext_ln6

]]></Node>
<StgValue><ssdm name="hist_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
:6  %hist_load = load float* %hist_addr, align 4

]]></Node>
<StgValue><ssdm name="hist_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="10">
<![CDATA[
:8  %weight_load = load float* %weight_addr, align 4

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="10">
<![CDATA[
:6  %hist_load = load float* %hist_addr, align 4

]]></Node>
<StgValue><ssdm name="hist_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp = fadd float %hist_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp = fadd float %hist_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp = fadd float %hist_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="35" st_id="8" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp = fadd float %hist_load, %weight_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:10  store float %tmp, float* %hist_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="hist" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="hist"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="weight" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="index" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="index"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="54" from="hist" to="specbitsmap_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="56" from="weight" to="specbitsmap_ln0" fromId="50" toId="11">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="52" toId="12">
</dataflow>
<dataflow id="58" from="index" to="specbitsmap_ln0" fromId="51" toId="12">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="59" toId="13">
</dataflow>
<dataflow id="62" from="kernel3_str" to="spectopmodule_ln0" fromId="61" toId="13">
</dataflow>
<dataflow id="64" from="StgValue_63" to="i_0" fromId="63" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="br_ln5" to="i_0" fromId="14" toId="15">
</dataflow>
<dataflow id="66" from="i" to="i_0" fromId="18" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="67" from="br_ln5" to="i_0" fromId="38" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="68" from="i_0" to="icmp_ln5" fromId="15" toId="16">
</dataflow>
<dataflow id="70" from="StgValue_69" to="icmp_ln5" fromId="69" toId="16">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="71" toId="17">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty" fromId="73" toId="17">
</dataflow>
<dataflow id="75" from="StgValue_73" to="empty" fromId="73" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_73" to="empty" fromId="73" toId="17">
</dataflow>
<dataflow id="77" from="i_0" to="i" fromId="15" toId="18">
</dataflow>
<dataflow id="79" from="StgValue_78" to="i" fromId="78" toId="18">
</dataflow>
<dataflow id="80" from="icmp_ln5" to="br_ln5" fromId="16" toId="19">
</dataflow>
<dataflow id="81" from="i_0" to="zext_ln6" fromId="15" toId="20">
</dataflow>
<dataflow id="82" from="index" to="index_addr" fromId="51" toId="21">
</dataflow>
<dataflow id="84" from="StgValue_83" to="index_addr" fromId="83" toId="21">
</dataflow>
<dataflow id="85" from="zext_ln6" to="index_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="86" from="index_addr" to="index_load" fromId="21" toId="22">
</dataflow>
<dataflow id="87" from="weight" to="weight_addr" fromId="50" toId="23">
</dataflow>
<dataflow id="88" from="StgValue_83" to="weight_addr" fromId="83" toId="23">
</dataflow>
<dataflow id="89" from="zext_ln6" to="weight_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="90" from="weight_addr" to="weight_load" fromId="23" toId="24">
</dataflow>
<dataflow id="91" from="index_addr" to="index_load" fromId="21" toId="26">
</dataflow>
<dataflow id="92" from="index_load" to="sext_ln6" fromId="26" toId="27">
</dataflow>
<dataflow id="93" from="hist" to="hist_addr" fromId="49" toId="28">
</dataflow>
<dataflow id="94" from="StgValue_83" to="hist_addr" fromId="83" toId="28">
</dataflow>
<dataflow id="95" from="sext_ln6" to="hist_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="96" from="hist_addr" to="hist_load" fromId="28" toId="29">
</dataflow>
<dataflow id="97" from="weight_addr" to="weight_load" fromId="23" toId="30">
</dataflow>
<dataflow id="98" from="hist_addr" to="hist_load" fromId="28" toId="31">
</dataflow>
<dataflow id="99" from="hist_load" to="tmp" fromId="31" toId="32">
</dataflow>
<dataflow id="100" from="weight_load" to="tmp" fromId="30" toId="32">
</dataflow>
<dataflow id="101" from="hist_load" to="tmp" fromId="31" toId="33">
</dataflow>
<dataflow id="102" from="weight_load" to="tmp" fromId="30" toId="33">
</dataflow>
<dataflow id="103" from="hist_load" to="tmp" fromId="31" toId="34">
</dataflow>
<dataflow id="104" from="weight_load" to="tmp" fromId="30" toId="34">
</dataflow>
<dataflow id="105" from="hist_load" to="tmp" fromId="31" toId="35">
</dataflow>
<dataflow id="106" from="weight_load" to="tmp" fromId="30" toId="35">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="107" toId="36">
</dataflow>
<dataflow id="110" from="p_str" to="specloopname_ln5" fromId="109" toId="36">
</dataflow>
<dataflow id="111" from="tmp" to="store_ln6" fromId="35" toId="37">
</dataflow>
<dataflow id="112" from="hist_addr" to="store_ln6" fromId="28" toId="37">
</dataflow>
<dataflow id="113" from="icmp_ln5" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
