// Seed: 431727965
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input wor id_3,
    output tri1 id_4
);
  assign module_1.id_1 = 0;
  assign id_4 = (id_2);
  logic [1 : 1] id_6 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd44
) (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input wor id_3,
    output tri1 id_4,
    input wor _id_5,
    output tri0 id_6,
    output supply1 id_7,
    input wor id_8,
    output wor id_9,
    input supply1 id_10,
    output wire id_11,
    input tri1 id_12
);
  module_0 modCall_1 (
      id_10,
      id_3,
      id_8,
      id_8,
      id_6
  );
  wire [id_5 : 1] id_14;
endmodule
