# ğŸŒŸ RISC-V SoC Tapeout â€“ Week-0: Digital VLSI SoC Design, Planning and Tools Installation  

---

## ğŸ“˜ Overview  

This week marks the **initiation of the journey into Digital VLSI System-on-Chip (SoC) design**.  
The primary focus is on:  

ğŸ—ï¸ **Setting up essential open-source EDA tools**

ğŸ“š **Understanding the foundational design flow concepts**

ğŸ”— **Preparing a systematic environment for the tapeout journey**  

---

## ğŸ¯ Objectives  

- ğŸ§© **Conceptual Understanding**: Grasp the principles of **Digital VLSI SoC design** and its end-to-end flow.  
- ğŸ› ï¸ **Toolchain Setup**: Install and configure the **open-source EDA toolchain** required for RTL â†’ GDSII.  
- ğŸ”’ **Version Control**: Initialize and manage **GitHub repositories** for structured project documentation.  

---

## ğŸ§  Conceptual Framework  

### ğŸ›ï¸ Design Philosophy  

The core philosophy of this program is to maintain **functional equivalence across all design stages**:  

> O0 = O1 = O2 = O3 = O4  

This ensures that **chip functionality remains consistent** from the high-level specification down to **final silicon implementation**.  

---

## ğŸ“Š Processor Compilation Stages  

| ğŸ”¢ Stage | ğŸ“– Description                                | ğŸ“‚ Key Artifact                      |
| -------- | --------------------------------------------- | ------------------------------------ |
| **O0**   | High-level C application code                 | Executable C model specification     |
| **O1**   | Chip behavior modeled in C                    | Reference model for RTL design       |
| **O2**   | RTL hardware description in Verilog           | Synthesizable RTL code               |
| **O3**   | Processor + peripherals integrated            | Complete SoC design                  |
| **O4**   | RTL2GDS flow â†’ DRC/LVS checks â†’ Tapeout       | Silicon-ready chip                   |

---

## ğŸ”„ Design Flow  

1. ğŸ–¥ï¸ **Chip Modeling (C)** â†’ Define chip behavior in **C language** as a golden reference.  
2. ğŸ§¾ **RTL Design (Verilog)** â†’ Convert C model to synthesizable **RTL Verilog** and partition into **processor & peripherals**.  
3. âš™ï¸ **ASIC Synthesis** â†’ Translate RTL into **gate-level netlist** with Yosys, integrating standard cells, macros, and IPs.  
4. ğŸ“ **Physical Design (RTL-to-GDS)** â†’ Perform floorplanning, placement, clock-tree synthesis, and routing to generate **GDSII layout**.  
5. âœ… **Tape-Out** â†’ Run **DRC/LVS checks** to ensure design correctness before sending GDSII to foundry.  
6. ğŸ­ **Tape-In** â†’ Silicon wafer fabrication, die cutting, and packaging into **final chips**.  

---

## ğŸ› ï¸ Toolchain Installation  

**System Requirements**  
ğŸ’» **OS**: Ubuntu 20.04+ (âœ… I used Ubuntu 22.04)  

ğŸ§® **Minimum Specs**: 6 GB RAM, 50 GB HDD, 4 vCPUs  

### ğŸ“¦ Installed Tools  

âš¡ **Yosys** â†’ RTL synthesis engine for logic synthesis.  

ğŸ§‘â€ğŸ’» **Icarus Verilog** â†’ Simulator for RTL + testbenches.  

ğŸ“Š **GTKWave** â†’ Waveform viewer for simulation outputs.  

ğŸ”Œ **Ngspice** â†’ SPICE-level circuit & mixed-signal simulation.  

ğŸ–Œï¸ **Magic** â†’ Layout editor & Design Rule Check (DRC) / LVS.  

ğŸš€ **OpenLane** â†’ Complete RTL-to-GDSII ASIC design automation flow.  

---

## âœ… Summary of Installed Tools  

| ğŸ› ï¸ Tool          | ğŸ“– Description                                | ğŸ“Œ Status       |
| ---------------- | --------------------------------------------- | --------------- |
| **Yosys**        | RTL synthesis for digital circuits            | âœ”ï¸ Installed    |
| **Icarus Verilog** | RTL simulation + testbench execution        | âœ”ï¸ Installed    |
| **GTKWave**      | Waveform visualization of test results        | âœ”ï¸ Installed    |
| **Ngspice**      | SPICE-based analog & mixed-signal simulation  | âœ”ï¸ Installed    |
| **Magic**        | VLSI layout editor + DRC/LVS checks           | âœ”ï¸ Installed    |
| **OpenLane**     | RTL-to-GDSII automated flow                   | âœ”ï¸ Installed    |

---

## ğŸŒ Achievements in Week-0  

âš¡ Installed and verified all **open-source EDA tools**.  

ğŸ§ª Ran **sample RTL simulations** and verified outputs in GTKWave.  

ğŸ” Successfully synthesized small RTL designs with Yosys.  

ğŸ“‚ Organized repositories for **Week-0, Week-1, and main tapeout journey**.  

ğŸ“Œ Understood the **importance of version control, environment setup, and path variables**.  

---

## ğŸ™Œ Acknowledgements  

ğŸ‘¨â€ğŸ« **Kunal Ghosh** â€“ VSD SoC Program Mentor  

ğŸ§‘â€ğŸ¤â€ğŸ§‘ **Open-source EDA Community** â€“ Tool contributors & maintainers  

ğŸŒ **RISC-V & Efabless Ecosystem** â€“ Enabling open tapeout programs  

---

## ğŸ”— Repository Links  

ğŸ‘‰ **Week-0 Repo**: [Week-0_RISC-V_SoC_TapeOut](https://github.com/CHITTESH-S/Week-0_RISC-V_SoC_TapeOut)  
ğŸ‘‰ **Week-1 Repo**: [Week-1_RISC-V_SoC_TapeOut](https://github.com/CHITTESH-S/Week-1_RISC-V_SoC_TapeOut)  
ğŸ‘‰ **Main Repo**: [RISC-V_SoC_TapeOut_VSD](https://github.com/CHITTESH-S/RISC-V_SoC_TapeOut_VSD)  

---

ğŸ‘¨â€ğŸ’» **Contributor**: [Chittesh S](https://github.com/CHITTESH-S)  

---
