// Seed: 620482383
module module_0 ();
  always @(*);
  module_2();
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_0();
endmodule
module module_2 ();
  assign id_1 = id_1;
  initial begin
    $display;
    id_1 <= id_1;
    $display(id_1, id_1 & id_1 & 1 & {1, 1}, id_1, id_1, (id_1));
  end
endmodule
module module_3 (
    input tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    output wor id_3,
    input wor id_4,
    output uwire id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wire id_9,
    input tri1 id_10,
    input wire id_11,
    output uwire id_12,
    input tri0 id_13,
    output supply1 id_14
);
endmodule
module module_4 (
    output uwire id_0,
    input tri0 id_1,
    output wand id_2,
    output tri id_3,
    input tri1 id_4
    , id_21,
    output supply0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    output wor id_9
    , id_22,
    input wor id_10,
    output supply0 id_11,
    input tri1 id_12,
    output supply1 id_13,
    output wand id_14,
    input tri1 id_15,
    output wire id_16,
    output wor id_17,
    input wire id_18,
    input uwire id_19
);
  wire id_23;
  id_24 :
  assert property (@(posedge 1) 1)
  else id_17 = id_10;
  module_3(
      id_7,
      id_18,
      id_15,
      id_13,
      id_12,
      id_16,
      id_18,
      id_14,
      id_8,
      id_15,
      id_18,
      id_12,
      id_6,
      id_19,
      id_6
  );
  assign id_16 = id_19;
  assign id_6  = id_8;
endmodule
