# fpga-design-with-vivado-and-verilog
A refresher repo for myself to go over vivado and verilog
