# Synopsys Constraint Checker, version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu May 16 10:13:14 2019


##### DESIGN INFO #######################################################

Top View:                "TOP_CNT"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                   Ending                     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
TOP_CNT|CLK_TOP            TOP_CNT|CLK_TOP            |     1000.000         |     No paths         |     No paths         |     No paths                         
TOP_CNT|CLK_TOP            M1|CNT_C_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
TOP_CNT|CLK_TOP            M2|CNT_C_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
M1|CNT_C_derived_clock     TOP_CNT|CLK_TOP            |     1000.000         |     No paths         |     No paths         |     No paths                         
M1|CNT_C_derived_clock     M1|CNT_C_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
M2|CNT_C_derived_clock     TOP_CNT|CLK_TOP            |     1000.000         |     No paths         |     No paths         |     No paths                         
M2|CNT_C_derived_clock     M2|CNT_C_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:Enable_TOP
p:Pernasa_TOP
p:RST_TOP


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
