
---------- Begin Simulation Statistics ----------
final_tick                               926051889615500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27026                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829324                       # Number of bytes of host memory used
host_op_rate                                    45470                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   370.02                       # Real time elapsed on the host
host_tick_rate                               33204404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012286                       # Number of seconds simulated
sim_ticks                                 12286333000                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       257118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        517035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5283200                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       586391                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6451506                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3030687                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5283200                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2252513                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6475647                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               4                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       276010                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16802362                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12630942                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       586391                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1006585                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     21254346                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     21324919                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.788983                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.983739                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     16925124     79.37%     79.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1228477      5.76%     85.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       803401      3.77%     88.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       510132      2.39%     91.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       262241      1.23%     92.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       314419      1.47%     93.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       136200      0.64%     94.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       138340      0.65%     95.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1006585      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     21324919                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.457265                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.457265                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12600334                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       45336810                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4059102                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6621320                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         588210                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        701156                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3431603                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370611                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1075113                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3304                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6475647                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4933640                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              18743367                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        171294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30996699                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1176420                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.263531                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5238550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3030691                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.261431                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     24570127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.051400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.125724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         15598502     63.49%     63.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           731987      2.98%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           927991      3.78%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1008986      4.11%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           522853      2.13%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           450976      1.84%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1035677      4.22%     82.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           117356      0.48%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4175799     17.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     24570127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18425                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18652                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       661671                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3759487                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.343514                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5246707                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1073970                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3295072                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4207244                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        65633                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1572978                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     38079364                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4172737                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1296666                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      33013702                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          18035                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           145                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         588210                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         25623                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       160280                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       133589                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1587                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2885                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2335864                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       998893                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         2885                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       457478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       204193                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          31055409                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              31650936                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.727225                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          22584271                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.288056                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               31785875                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         43168395                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26783166                       # number of integer regfile writes
system.switch_cpus.ipc                       0.406957                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.406957                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       128394      0.37%      0.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      28677700     83.58%     83.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13800      0.04%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4352146     12.68%     96.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1100475      3.21%     99.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19378      0.06%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18479      0.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       34310372                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38489                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76366                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36884                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49540                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              510407                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014876                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          387564     75.93%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     75.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         121840     23.87%     99.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           371      0.07%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          609      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           23      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34653896                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     93777376                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     31614052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     59286701                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           38079364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          34310372                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     21254338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       152468                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     21149282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     24570127                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.396426                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.106015                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     15056116     61.28%     61.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1390646      5.66%     66.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1797822      7.32%     74.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1659991      6.76%     81.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1658956      6.75%     87.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1261738      5.14%     92.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       998637      4.06%     96.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       561995      2.29%     99.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       184226      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     24570127                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.396283                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4933640                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       531082                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       608082                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4207244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1572978                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13799333                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 24572646                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12011041                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         217651                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4516125                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             10                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        397808                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     104465833                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       42670691                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     52697311                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6701357                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            266                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         588210                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        753389                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         31853556                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22975                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     59999434                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2409372                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             58397674                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            79424647                       # The number of ROB writes
system.switch_cpus.timesIdled                      24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       247725                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       593914                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         247725                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             259910                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9428                       # Transaction distribution
system.membus.trans_dist::CleanEvict           247690                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        259913                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       776949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       776949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 776949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17237888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17237888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17237888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            259917                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  259917    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              259917                       # Request fanout histogram
system.membus.reqLayer2.occupancy           607260500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1402857500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  12286333000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            296938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25234                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          538727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            53                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       296888                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20047808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20051200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          267544                       # Total snoops (count)
system.tol2bus.snoopTraffic                    603392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           565041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.438420                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.496194                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 317316     56.16%     56.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 247725     43.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             565041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          312761000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446158500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             76500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        37580                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37580                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        37580                       # number of overall hits
system.l2.overall_hits::total                   37580                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       259862                       # number of demand (read+write) misses
system.l2.demand_misses::total                 259917                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       259862                       # number of overall misses
system.l2.overall_misses::total                259917                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4335500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  23618203500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23622539000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4335500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  23618203500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23622539000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297442                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297497                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297442                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297497                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.873656                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.873679                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.873656                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.873679                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85009.803922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90887.484511                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90884.932498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85009.803922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90887.484511                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90884.932498                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9428                       # number of writebacks
system.l2.writebacks::total                      9428                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       259862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            259913                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       259862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           259913                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3825500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  21019613500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21023439000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3825500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  21019613500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21023439000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.873656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.873666                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.873656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.873666                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75009.803922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80887.599957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80886.446619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75009.803922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80887.599957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80886.446619                       # average overall mshr miss latency
system.l2.replacements                         267544                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        15806                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15806                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        15806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15806                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       237299                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        237299                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          552                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   552                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       292500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        292500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.007194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.007194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        73125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        73125                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       252500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       252500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.007194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.007194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        63125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        63125                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4335500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4335500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85009.803922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81801.886792                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75009.803922                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75009.803922                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        37028                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37028                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       259858                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          259860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  23617911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23617911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       296886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        296888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.875279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.875280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90887.757929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90887.058416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       259858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       259858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21019361000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21019361000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.875279                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.875273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80887.873377                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80887.873377                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2037.552026                       # Cycle average of tags in use
system.l2.tags.total_refs                      340170                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    267544                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.271454                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     248.149852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.020587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.194607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.792904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1788.394076                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.121167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.873239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994898                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          757                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          942                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5020904                       # Number of tag accesses
system.l2.tags.data_accesses                  5020904                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16631168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16634688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       603392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          603392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       259862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              259917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         9428                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9428                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             10418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             10418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       265661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1353631551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1353918049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        10418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       265661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           276079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49110829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49110829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49110829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            10418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            10418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       265661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1353631551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1403028878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      9017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    257641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000411076250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          552                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          552                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              495553                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8441                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      259913                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9428                       # Number of write requests accepted
system.mem_ctrls.readBursts                    259913                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9428                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2221                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   411                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              484                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5490107250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1288460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10321832250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21304.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40054.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   130001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7430                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                259913                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9428                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   89003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   56781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       129231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.026774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.392969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.623766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        85537     66.19%     66.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25289     19.57%     85.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8173      6.32%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4651      3.60%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2824      2.19%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1475      1.14%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          737      0.57%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          263      0.20%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          282      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       129231                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     465.922101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    421.703438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    258.584159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            65     11.78%     11.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          314     56.88%     68.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          122     22.10%     90.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           44      7.97%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.91%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           552                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.278986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.264900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.698762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              472     85.51%     85.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      1.99%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               64     11.59%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           552                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16492288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  142144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  575104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16634432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               603392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1342.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1353.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12286229500                       # Total gap between requests
system.mem_ctrls.avgGap                      45615.89                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16489024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       575104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 265661.039791124000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1342062273.584803581238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 46808433.403196871281                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       259862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         9428                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1725750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10320106500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 296949811000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33838.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     39713.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31496585.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            454782300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            241692165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           908714940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           25223040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     969287280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5280724530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        270998880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8151423135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.454518                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    659263750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    410020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11217039250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            468041280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            248739480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           931205940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           21683880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     969287280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5256210540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        291643200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8186811600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        666.334829                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    713060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    410020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11163243000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    12286323000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4933553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4933562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4933553                       # number of overall hits
system.cpu.icache.overall_hits::total         4933562                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           87                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             89                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           87                       # number of overall misses
system.cpu.icache.overall_misses::total            89                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6817500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6817500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6817500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6817500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4933640                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4933651                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4933640                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4933651                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 78362.068966                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76601.123596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 78362.068966                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76601.123596                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4412500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4412500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4412500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4412500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86519.607843                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86519.607843                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86519.607843                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86519.607843                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4933553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4933562                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           87                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            89                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6817500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6817500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4933640                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4933651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 78362.068966                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76601.123596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4412500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4412500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86519.607843                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86519.607843                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000675                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000027                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000648                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9867355                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9867355                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3353999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3353999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3353999                       # number of overall hits
system.cpu.dcache.overall_hits::total         3353999                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       419969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         419971                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       419969                       # number of overall misses
system.cpu.dcache.overall_misses::total        419971                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  29857513999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29857513999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  29857513999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29857513999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3773968                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3773970                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3773968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3773970                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.111280                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.111281                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.111280                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.111281                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 71094.566501                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71094.227932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 71094.566501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71094.227932                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7768279                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3248                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            169583                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              58                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.808123                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           56                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15806                       # number of writebacks
system.cpu.dcache.writebacks::total             15806                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       122527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       122527                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       122527                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       122527                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297442                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297442                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  24465825999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24465825999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  24465825999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24465825999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.078814                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.078814                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.078814                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078814                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82254.106680                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82254.106680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82254.106680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82254.106680                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296417                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2779912                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2779912                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       419412                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        419414                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  29849986500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  29849986500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3199324                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3199326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.131094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.131094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 71171.035879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71170.696496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       122526                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       122526                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       296886                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       296886                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  24458858000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24458858000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.092796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.092796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82384.679641                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82384.679641                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7527499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7527499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13514.360862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13514.360862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      6967999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6967999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12532.372302                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12532.372302                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926051889615500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013540                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3643356                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296417                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.291319                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013540                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          631                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7845381                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7845381                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926124878244500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32767                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829460                       # Number of bytes of host memory used
host_op_rate                                    53194                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1220.74                       # Real time elapsed on the host
host_tick_rate                               59790636                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64935291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072989                       # Number of seconds simulated
sim_ticks                                 72988629000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       926238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1852497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     14411232                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1596020                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     16052349                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      7083702                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14411232                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7327530                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        16124503                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               4                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       926597                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          46839819                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33996562                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1596020                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701003                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2448764                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     53537683                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110279                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    137620265                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.349587                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.314466                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    123453030     89.71%     89.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4270084      3.10%     92.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3093536      2.25%     95.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1702388      1.24%     96.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1229667      0.89%     97.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       757277      0.55%     97.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       407839      0.30%     98.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       257680      0.19%     98.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2448764      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    137620265                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982690                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505971     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110279                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.865908                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.865908                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     117448504                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      123264695                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8651903                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15804055                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1601366                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2470964                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8995103                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518604                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3378375                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469625                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            16124503                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10738579                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             132705092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        390169                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               86999694                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3202732                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.110459                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11670334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      7083706                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.595981                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    145976792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.940832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.395015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        122962360     84.23%     84.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1822950      1.25%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1726971      1.18%     86.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1957301      1.34%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1397661      0.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1085055      0.74%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2231597      1.53%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           557880      0.38%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12235017      8.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    145976792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23196                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23161                       # number of floating regfile writes
system.switch_cpus.idleCycles                     466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1942908                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8887419                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.579048                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13368220                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3376700                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7702338                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11516003                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       209665                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4918274                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    101647833                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9991520                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3657045                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      84527812                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          23020                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11038153                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1601366                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11127781                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       237041                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       445574                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        12206                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8469                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5976905                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3007836                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         8469                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1401499                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       541409                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          87029939                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              82029063                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.679069                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          59099316                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.561930                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               82506323                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        116169232                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        69466223                       # number of integer regfile writes
system.switch_cpus.ipc                       0.205511                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.205511                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       829115      0.94%      0.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73212373     83.02%     83.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47162      0.05%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10541128     11.95%     95.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3507628      3.98%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24196      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23251      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       88184853                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48338                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95827                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        46198                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        60690                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1131298                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012829                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          976602     86.33%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         153142     13.54%     99.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           663      0.06%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          701      0.06%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          190      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       88438698                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    323771861                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     81982865                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    155132277                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          101647824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          88184853                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     53537586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       389888                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     61049046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    145976792                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.604102                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.564527                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    121228591     83.05%     83.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4472308      3.06%     86.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4810242      3.30%     89.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3634375      2.49%     91.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3553547      2.43%     94.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3518601      2.41%     96.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2563603      1.76%     98.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1564075      1.07%     99.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       631450      0.43%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    145976792                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.604100                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10738580                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1204144                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1124517                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11516003                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4918274                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        33591472                       # number of misc regfile reads
system.switch_cpus.numCycles                145977258                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        35107226                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106123                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         313397                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         10054966                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           2153                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        628933                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     288135710                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      115568581                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    144984025                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16447401                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       81268872                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1601366                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      82765833                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         82877953                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        29336                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    170323157                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8830240                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            236819463                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           211747362                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       897825                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002539                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         897825                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  72988629000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             470144                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       477827                       # Transaction distribution
system.membus.trans_dist::CleanEvict           448410                       # Transaction distribution
system.membus.trans_dist::ReadExReq            456119                       # Transaction distribution
system.membus.trans_dist::ReadExResp           456119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        470141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2778760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2778760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2778760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     89861760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     89861760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                89861760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            926260                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  926260    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              926260                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4067986000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5122422250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  72988629000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  72988629000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  72988629000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  72988629000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516699                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       991995                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1399918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484575                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484575                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516690                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3003801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3003813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96987904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96988288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1390645                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30580928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2391916                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.375358                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.484215                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1494090     62.46%     62.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 897826     37.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2391916                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1515437500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1501902000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  72988629000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        75011                       # number of demand (read+write) hits
system.l2.demand_hits::total                    75011                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        75011                       # number of overall hits
system.l2.overall_hits::total                   75011                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       926254                       # number of demand (read+write) misses
system.l2.demand_misses::total                 926260                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       926254                       # number of overall misses
system.l2.overall_misses::total                926260                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  90643412500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      90644163500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       751000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  90643412500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     90644163500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001265                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001271                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001265                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001271                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.925084                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.925084                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.925084                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.925084                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 125166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97860.211670                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97860.388552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 125166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97860.211670                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97860.388552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              477827                       # number of writebacks
system.l2.writebacks::total                    477827                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       926254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            926260                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       926254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           926260                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  81380842500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  81381533500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  81380842500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  81381533500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.925084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.925084                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.925084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.925084                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 115166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87860.179281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87860.356163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 115166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87860.179281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87860.356163                       # average overall mshr miss latency
system.l2.replacements                        1390645                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       514168                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           514168                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       514168                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       514168                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       433417                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        433417                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        28456                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28456                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       456119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              456119                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  45503507500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45503507500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484575                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.941276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.941276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99762.359165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99762.359165                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       456119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         456119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  40942317500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40942317500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.941276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.941276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89762.359165                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89762.359165                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       751000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       751000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 125166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 125166.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 115166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 115166.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        46555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       470135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          470135                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  45139905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  45139905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.909898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.909898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96014.772353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96014.772353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       470135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       470135                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  40438525000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  40438525000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.909898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.909898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86014.708541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86014.708541                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  72988629000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     1585567                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1392693                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.138490                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     709.615171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.001468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1338.383361                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.346492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.653508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17410957                       # Number of tag accesses
system.l2.tags.data_accesses                 17410957                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  72988629000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     59280256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           59280640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30580928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30580928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       926254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              926260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       477827                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             477827                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         5261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    812184813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             812190074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         5261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             5261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      418982086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            418982086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      418982086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         5261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    812184813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1231172160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    477406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    923488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000440351500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29580                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29580                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2205379                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             448224                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      926260                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     477827                       # Number of write requests accepted
system.mem_ctrls.readBursts                    926260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   477827                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2766                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   421                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             56601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             56463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             57555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             57014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             61078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             59756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             57341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             55521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            57605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            56930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            56859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            57475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            56845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            29352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29536                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25723256750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4617470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             43038769250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27854.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46604.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   179418                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   93179                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 19.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                926260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               477827                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  609585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  178424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   96338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   39146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1128304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     79.466243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.146375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    62.618203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       979387     86.80%     86.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       126868     11.24%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9772      0.87%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5260      0.47%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3177      0.28%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1760      0.16%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          890      0.08%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          443      0.04%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          747      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1128304                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.227721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.511679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     75.595560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          28240     95.47%     95.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           50      0.17%     95.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          215      0.73%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          345      1.17%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          268      0.91%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          127      0.43%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          112      0.38%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           45      0.15%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           41      0.14%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           44      0.15%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           18      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           17      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           12      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           14      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           12      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29580                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.139486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.131632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.524219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27340     92.43%     92.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              742      2.51%     94.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1123      3.80%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              364      1.23%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29580                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               59103616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  177024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30553984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                59280640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30580928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       809.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       418.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    812.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    418.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   72988311500                       # Total gap between requests
system.mem_ctrls.avgGap                      51982.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     59103232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30553984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5261.093477999155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 809759448.968413949013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 418612932.159610807896                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       926254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       477827                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       443750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  43038325500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1797448012250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     73958.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46464.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3761712.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    19.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3966755520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2108380560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3248228760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1225603800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5761635360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32497183140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        661584480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        49469371620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        677.768199                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1444346000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2437240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  69107043000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4089327900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2173533120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3345518400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1266455520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5761635360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32537062050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        628002240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        49801534590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        682.319085                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1356049500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2437240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69195339500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    85274952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926124878244500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     15672124                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15672133                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     15672124                       # number of overall hits
system.cpu.icache.overall_hits::total        15672133                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           95                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           95                       # number of overall misses
system.cpu.icache.overall_misses::total            97                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7745500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7745500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7745500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7745500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     15672219                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15672230                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     15672219                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15672230                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 81531.578947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79850.515464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 81531.578947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79850.515464                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           38                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5172500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5172500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5172500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90745.614035                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90745.614035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90745.614035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90745.614035                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     15672124                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15672133                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           95                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7745500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7745500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     15672219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15672230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 81531.578947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79850.515464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5172500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90745.614035                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90745.614035                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926124878244500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.005193                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15672192                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          265630.372881                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000184                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.005008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31344519                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31344519                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926124878244500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926124878244500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926124878244500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926124878244500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926124878244500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926124878244500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926124878244500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12405620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12405620                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12405620                       # number of overall hits
system.cpu.dcache.overall_hits::total        12405620                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1688427                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1688429                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1688427                       # number of overall misses
system.cpu.dcache.overall_misses::total       1688429                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 136124698996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 136124698996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 136124698996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 136124698996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     14094047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14094049                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     14094047                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14094049                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.119797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.119797                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.119797                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.119797                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80622.199832                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80622.104332                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80622.199832                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80622.104332                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     20727222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6338                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            423540                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             108                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.938051                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.685185                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       529974                       # number of writebacks
system.cpu.dcache.writebacks::total            529974                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       389720                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       389720                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       389720                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       389720                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1298707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1298707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1298707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1298707                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 117634078996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 117634078996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 117634078996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 117634078996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.092146                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.092146                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.092146                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.092146                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90577.843190                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90577.843190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90577.843190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90577.843190                       # average overall mshr miss latency
system.cpu.dcache.replacements                1297685                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10405025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10405025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1203293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1203295                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  88883820000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  88883820000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11608318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11608320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.103658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.103658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73867.146240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73867.023465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       389717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       389717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813576                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  70878351500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  70878351500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.070086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87119.521102                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87119.521102                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  47240878996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47240878996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485729                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 97376.970066                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97376.970066                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  46755727496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46755727496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 96377.529979                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96377.529979                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926124878244500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.094242                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13704329                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1298709                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.552271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.094241                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          717                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29486807                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29486807                       # Number of data accesses

---------- End Simulation Statistics   ----------
