Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 22:09:49 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.407    -5615.010                   4028                19926        0.129        0.000                      0                19926        3.500        0.000                       0                  7436  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk               -1.407    -5615.010                   4028                19926        0.129        0.000                      0                19926        3.500        0.000                       0                  7436  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :         4028  Failing Endpoints,  Worst Slack       -1.407ns,  Total Violation    -5615.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 expmod/square_block/modulus_block/subtrahend_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/square_block/modulus_block/intermediate_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        11.256ns  (logic 6.788ns (60.306%)  route 4.468ns (39.694%))
  Logic Levels:           43  (CARRY4=38 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=7435, unplaced)      0.584     2.920    expmod/square_block/modulus_block/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/square_block/modulus_block/subtrahend_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 f  expmod/square_block/modulus_block/subtrahend_reg[4]/Q
                         net (fo=109, unplaced)       0.843     4.219    expmod/square_block/modulus_block/subtrahend_reg[4]_0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.514 r  expmod/square_block/modulus_block/intermediate[31][11]_i_102/O
                         net (fo=2, unplaced)         0.650     5.164    expmod/square_block/modulus_block/intermediate[31][11]_i_102_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.671 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3891/CO[3]
                         net (fo=1, unplaced)         0.000     5.671    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3891_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.785 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3890/CO[3]
                         net (fo=1, unplaced)         0.000     5.785    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3890_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.899 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3648/CO[3]
                         net (fo=1, unplaced)         0.000     5.899    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3648_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.013 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3647/CO[3]
                         net (fo=1, unplaced)         0.000     6.013    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3647_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.127 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3403/CO[3]
                         net (fo=1, unplaced)         0.000     6.127    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3403_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.241 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3402/CO[3]
                         net (fo=1, unplaced)         0.000     6.241    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3402_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.355 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3158/CO[3]
                         net (fo=1, unplaced)         0.000     6.355    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3158_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.469 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3157/CO[3]
                         net (fo=1, unplaced)         0.000     6.469    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_3157_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.583 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2913/CO[3]
                         net (fo=1, unplaced)         0.000     6.583    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2913_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.697 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2912/CO[3]
                         net (fo=1, unplaced)         0.000     6.697    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2912_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.811 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2668/CO[3]
                         net (fo=1, unplaced)         0.000     6.811    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2668_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2667/CO[3]
                         net (fo=1, unplaced)         0.000     6.925    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2667_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.039 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2423/CO[3]
                         net (fo=1, unplaced)         0.000     7.039    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2423_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2422/CO[3]
                         net (fo=1, unplaced)         0.000     7.153    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2422_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2178/CO[3]
                         net (fo=1, unplaced)         0.000     7.267    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2178_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2177/CO[3]
                         net (fo=1, unplaced)         0.000     7.381    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_2177_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1933/CO[3]
                         net (fo=1, unplaced)         0.000     7.495    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1933_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1932/CO[3]
                         net (fo=1, unplaced)         0.000     7.609    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1932_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.723 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1688/CO[3]
                         net (fo=1, unplaced)         0.000     7.723    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1688_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.837 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1687/CO[3]
                         net (fo=1, unplaced)         0.000     7.837    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1687_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.951 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1443/CO[3]
                         net (fo=1, unplaced)         0.000     7.951    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1443_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.065 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1442/CO[3]
                         net (fo=1, unplaced)         0.000     8.065    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1442_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.179 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1198/CO[3]
                         net (fo=1, unplaced)         0.000     8.179    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1198_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.293 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1197/CO[3]
                         net (fo=1, unplaced)         0.000     8.293    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_1197_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.407 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_957/CO[3]
                         net (fo=1, unplaced)         0.000     8.407    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_957_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.521 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_956/CO[3]
                         net (fo=1, unplaced)         0.000     8.521    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_956_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.635 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_743/CO[3]
                         net (fo=1, unplaced)         0.000     8.635    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_743_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.749 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_742/CO[3]
                         net (fo=1, unplaced)         0.000     8.749    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_742_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.863 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_569/CO[3]
                         net (fo=1, unplaced)         0.000     8.863    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_569_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_568/CO[3]
                         net (fo=1, unplaced)         0.000     8.977    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_568_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.091 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_460/CO[3]
                         net (fo=1, unplaced)         0.000     9.091    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_460_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.205 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_459/CO[3]
                         net (fo=1, unplaced)         0.000     9.205    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_459_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.319 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_336/CO[3]
                         net (fo=1, unplaced)         0.000     9.319    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_336_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.433 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_335/CO[3]
                         net (fo=1, unplaced)         0.000     9.433    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_335_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.547 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_241/CO[3]
                         net (fo=1, unplaced)         0.000     9.547    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_241_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.661 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     9.661    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_240_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.990 f  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_98/O[3]
                         net (fo=1, unplaced)         0.618    10.608    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_98_n_4
                         LUT2 (Prop_lut2_I1_O)        0.307    10.915 r  expmod/square_block/modulus_block/intermediate[31][3]_i_32/O
                         net (fo=1, unplaced)         0.000    10.915    expmod/square_block/modulus_block/intermediate[31][3]_i_32_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.447 r  expmod/square_block/modulus_block/intermediate_reg[31][3]_i_9/CO[3]
                         net (fo=129, unplaced)       1.006    12.453    expmod/square_block/modulus_block/intermediate_reg[31][3]_i_9_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124    12.577 r  expmod/square_block/modulus_block/intermediate[31][0]_i_7/O
                         net (fo=1, unplaced)         0.902    13.479    expmod/square_block/modulus_block/intermediate[31][0]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    13.603 r  expmod/square_block/modulus_block/intermediate[31][0]_i_3/O
                         net (fo=1, unplaced)         0.449    14.052    expmod/square_block/modulus_block/intermediate[31][0]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    14.176 r  expmod/square_block/modulus_block/intermediate[31][0]_i_1__0/O
                         net (fo=31, unplaced)        0.000    14.176    expmod/square_block/modulus_block/intermediate[31][0]_i_1__0_n_0
                         FDRE                                         r  expmod/square_block/modulus_block/intermediate_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=7435, unplaced)      0.439    12.660    expmod/square_block/modulus_block/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/square_block/modulus_block/intermediate_reg[10][0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    expmod/square_block/modulus_block/intermediate_reg[10][0]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -14.176    
  -------------------------------------------------------------------
                         slack                                 -1.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 expmod/multiplier/result_1_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/multiplier/result_1_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=7435, unplaced)      0.114     0.686    expmod/multiplier/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/multiplier/result_1_reg[63]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  expmod/multiplier/result_1_reg[63]/Q
                         net (fo=2, unplaced)         0.130     0.957    expmod/multiplier/result_1_reg[63]
                         LUT2 (Prop_lut2_I1_O)        0.045     1.002 r  expmod/multiplier/result_1[60]_i_5__0/O
                         net (fo=1, unplaced)         0.000     1.002    expmod/multiplier/result_1[60]_i_5__0_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.065 r  expmod/multiplier/result_1_reg[60]_i_1__0/O[3]
                         net (fo=1, unplaced)         0.000     1.065    expmod/multiplier/result_1_reg[60]_i_1__0_n_4
                         FDRE                                         r  expmod/multiplier/result_1_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=7435, unplaced)      0.259     1.039    expmod/multiplier/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/multiplier/result_1_reg[63]/C
                         clock pessimism             -0.208     0.831    
                         FDRE (Hold_fdre_C_D)         0.105     0.936    expmod/multiplier/result_1_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500                uart_rx_buf0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500                uart_rx_buf0_reg/C



