-timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBED.v -define GATE -debug -v /Si2_RAID-1/Lib/CIC/CBDK018_TSMC_Artisan/CIC/Verilog/tsmc18_neg.v -f file_list.f   -incdir /usr/synopsys/dw/sim_ver/ -nontcglitch


