// Seed: 771620643
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wire id_3
    , id_25,
    input wand id_4,
    input wire id_5,
    input tri0 id_6,
    input wand id_7,
    input uwire id_8,
    output wire id_9,
    output wor id_10,
    input supply1 id_11,
    output wor id_12,
    input tri1 id_13,
    input tri1 id_14,
    input supply0 id_15,
    input tri1 id_16,
    input wor id_17,
    input tri1 id_18,
    input tri0 id_19,
    input wand id_20,
    output tri0 id_21,
    input tri id_22,
    input wire id_23
);
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output supply1 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input uwire id_5,
    output supply0 id_6,
    output tri id_7,
    input uwire id_8,
    input supply0 id_9,
    output supply1 id_10,
    input tri id_11,
    input uwire id_12,
    output tri1 id_13,
    input wor id_14,
    output wire id_15,
    input wand id_16
);
  assign id_13 = id_12;
  wire id_18;
  wire id_19;
  assign id_4 = 1'b0;
  id_20(
      .id_0(1), .id_1(), .id_2(1), .id_3(1'd0), .id_4(1)
  ); module_0(
      id_5,
      id_1,
      id_6,
      id_9,
      id_1,
      id_14,
      id_12,
      id_9,
      id_9,
      id_15,
      id_6,
      id_5,
      id_10,
      id_12,
      id_16,
      id_8,
      id_9,
      id_12,
      id_5,
      id_14,
      id_1,
      id_13,
      id_12,
      id_12
  ); id_21(
      .id_0(id_10)
  );
  wire id_22;
  genvar id_23;
endmodule
