{:input (genetic.crossover/dumb-crossover 1194597237 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_8_9_11, \\wire:missing_1 , wire2_19, wire3_18, wire4_17, \\wire:missing_edge , \\wire24_:missing_33_35 );\n  wire \\:missing_edge ;\n  input wire0_8_9_11;\n  wire wire0_8_9_11;\n  wire wire12_17;\n  wire \\wire12_:missing_13 ;\n  wire \\wire12_:missing_37 ;\n  wire wire14;\n  wire wire19_1;\n  wire \\wire1_:missing_10_11 ;\n  wire wire20;\n  input \\wire24_:missing_33_35 ;\n  wire \\wire24_:missing_33_35 ;\n  wire \\wire26_:missing_44_46 ;\n  wire wire28_36_48;\n  wire \\wire28_:missing ;\n  output wire2_19;\n  wire wire2_19;\n  wire wire30_38;\n  wire wire31_38;\n  wire \\wire31_:missing ;\n  wire wire32_1_47;\n  wire wire34_36;\n  wire \\wire38_:missing_40 ;\n  wire wire39_13;\n  wire wire39_18;\n  wire wire39_23;\n  wire wire39_34;\n  wire wire39_36;\n  wire wire39_8_9_10;\n  wire \\wire39_:missing_21_22 ;\n  wire \\wire39_:missing_33 ;\n  output wire3_18;\n  wire wire3_18;\n  wire wire42_47;\n  wire wire43;\n  wire wire44;\n  wire wire45_48;\n  output wire4_17;\n  wire wire4_17;\n  wire \\wire5_15_20_:missing ;\n  wire wire6_11;\n  wire \\wire6_:missing ;\n  wire wire7_1;\n  wire wire7_16;\n  wire \\wire8_:missing ;\n  input \\wire:missing_1 ;\n  wire \\wire:missing_1 ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_9 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> wire6_11;\n  assign \\wire:missing_edge  = 2'hx >> \\wire39_:missing_21_22 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire39_:missing_21_22 ;\n  assign \\wire28_:missing  = 2'h1 >> wire28_36_48;\n  assign wire7_16 = 2'h1 >> wire7_1;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign wire30_38 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_38;\n  assign \\wire:missing_edge  = 2'h1 >> wire32_1_47;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire24_:missing_33_35 , \\wire39_:missing_33  };\n  assign wire34_36 = 4'h8 >> { \\wire:missing_edge , wire39_34 };\n  assign \\wire:missing_35  = 4'h8 >> { \\wire24_:missing_33_35 , \\wire:missing_edge  };\n  assign wire28_36_48 = 4'h8 >> { wire39_36, wire34_36 };\n  assign \\wire12_:missing_37  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire31_38 = 4'h6 >> { wire30_38, \\wire38_:missing_40  };\n  assign \\wire8_:missing  = 4'h6 >> { wire0_8_9_11, wire39_8_9_10 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire26_:missing_44_46 ;\n  assign \\wire:missing_9  = 4'h8 >> { wire0_8_9_11, wire39_8_9_10 };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire1_:missing_10_11 , wire39_8_9_10 };\n  assign wire6_11 = 4'h8 >> { \\wire1_:missing_10_11 , wire0_8_9_11 };\n  assign wire12_17 = 4'h4 >> { \\wire12_:missing_37 , \\wire12_:missing_13  };\n  assign \\wire5_15_20_:missing  = 1'h0;\n  assign \\wire26_:missing_44_46  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire45_48 = wire28_36_48;\n  assign wire42_47 = wire32_1_47;\n  assign \\wire:missing_edge  = wire45_48;\n  assign wire44 = \\wire26_:missing_44_46 ;\n  assign wire43 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire42_47;\n  assign \\wire:missing_41  = \\wire:missing_edge ;\n  assign \\wire38_:missing_40  = \\wire:missing_edge ;\n  assign \\wire39_:missing_21_22  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire39_23;\n  assign wire20 = \\wire5_15_20_:missing ;\n  assign wire2_19 = wire19_1;\n  assign wire3_18 = wire39_18;\n  assign wire4_17 = wire12_17;\n  assign \\wire:missing_16  = wire7_16;\n  assign \\wire:missing_edge  = \\wire5_15_20_:missing ;\n  assign wire14 = \\wire:missing_edge ;\n  assign \\wire12_:missing_13  = wire39_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:3.1-101.10\" *)\nmodule postsynth(wire0_8_9_11, \\wire:missing_1 , wire2_19, wire3_18, wire4_17, \\wire:missing_edge , \\wire24_:missing_33_35 );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:5.9-5.21\" *)\n  input wire0_8_9_11;\n  wire wire0_8_9_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:7.8-7.17\" *)\n  wire wire12_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:8.8-8.27\" *)\n  wire \\wire12_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:9.8-9.27\" *)\n  wire \\wire12_:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:10.8-10.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:11.8-11.16\" *)\n  wire wire19_1;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:13.8-13.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:14.9-14.31\" *)\n  input \\wire24_:missing_33_35 ;\n  wire \\wire24_:missing_33_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:16.8-16.30\" *)\n  wire \\wire26_:missing_44_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:17.8-17.20\" *)\n  wire wire28_36_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:18.8-18.24\" *)\n  wire \\wire28_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:19.10-19.18\" *)\n  output wire2_19;\n  wire wire2_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:21.8-21.17\" *)\n  wire wire30_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:22.8-22.17\" *)\n  wire wire31_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:23.8-23.24\" *)\n  wire \\wire31_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:24.8-24.19\" *)\n  wire wire32_1_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:26.8-26.27\" *)\n  wire \\wire38_:missing_40 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:27.8-27.17\" *)\n  wire wire39_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:28.8-28.17\" *)\n  wire wire39_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:29.8-29.17\" *)\n  wire wire39_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:33.8-33.30\" *)\n  wire \\wire39_:missing_21_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:35.10-35.18\" *)\n  output wire3_18;\n  wire wire3_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:37.8-37.17\" *)\n  wire wire42_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:38.8-38.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:39.8-39.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:40.8-40.17\" *)\n  wire wire45_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:41.10-41.18\" *)\n  output wire4_17;\n  wire wire4_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:43.8-43.29\" *)\n  wire \\wire5_15_20_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:49.9-49.24\" *)\n  input \\wire:missing_1 ;\n  wire \\wire:missing_1 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:54.8-54.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C17ABF52.v:56.9-56.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_17 = 1'hx;\n  assign \\wire12_:missing_13  = 1'hx;\n  assign \\wire12_:missing_37  = 1'h0;\n  assign wire14 = 1'h0;\n  assign wire19_1 = 1'hx;\n  assign wire20 = 1'h0;\n  assign \\wire26_:missing_44_46  = 1'h1;\n  assign wire28_36_48 = 1'h0;\n  assign \\wire28_:missing  = 1'h1;\n  assign wire2_19 = 1'hx;\n  assign wire30_38 = 1'h1;\n  assign wire31_38 = 1'h1;\n  assign \\wire31_:missing  = 1'h0;\n  assign wire32_1_47 = 1'h0;\n  assign \\wire38_:missing_40  = 1'h0;\n  assign wire39_13 = 1'hx;\n  assign wire39_18 = 1'hx;\n  assign wire39_23 = 1'h0;\n  assign \\wire39_:missing_21_22  = 1'h0;\n  assign wire3_18 = 1'hx;\n  assign wire42_47 = 1'h0;\n  assign wire43 = 1'h0;\n  assign wire44 = 1'h1;\n  assign wire45_48 = 1'h0;\n  assign wire4_17 = 1'hx;\n  assign \\wire5_15_20_:missing  = 1'h0;\n  assign \\wire:missing_41  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:25:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno/src/top.v'.\nSBY  2:25:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] Copy '/tmp/fuzzmount2DDF5D8C/C17ABF52.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno/src/C17ABF52.v'.\nSBY  2:25:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] Copy '/tmp/fuzzmount2DDF5D8C/C17ABF52.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno/src/C17ABF52.post.v'.\nSBY  2:25:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] engine_0: abc pdr\nSBY  2:25:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] base: Warning: Wire presynth.\\wire3_18 is used but has no driver.\nSBY  2:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] base: Warning: Wire presynth.\\wire2_19 is used but has no driver.\nSBY  2:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] base: Warning: Wire presynth.\\wire12_:missing_13 is used but has no driver.\nSBY  2:25:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] base: finished (returncode=0)\nSBY  2:25:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:25:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] aig: Warning: Wire presynth.\\wire3_18 is used but has no driver.\nSBY  2:25:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] aig: Warning: Wire presynth.\\wire2_19 is used but has no driver.\nSBY  2:25:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] aig: Warning: Wire presynth.\\wire12_:missing_13 is used but has no driver.\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] aig: finished (returncode=0)\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] engine_0: Warning: The network has no constraints.\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] engine_0: finished (returncode=0)\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] engine_0: Status returned by engine: FAIL\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno'.\nSBY  2:25:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg35d4pno] DONE (FAIL, rc=2)\n", :err ""}}}