Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  4 16:52:53 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.388      -90.272                     86                 2779        0.044        0.000                      0                 2779        3.750        0.000                       0                  1299  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.388      -90.272                     86                 2779        0.044        0.000                      0                 2779        3.750        0.000                       0                  1299  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           86  Failing Endpoints,  Worst Slack       -6.388ns,  Total Violation      -90.272ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.388ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.401ns  (logic 8.903ns (54.284%)  route 7.498ns (45.716%))
  Logic Levels:           30  (CARRY4=19 LUT2=1 LUT3=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.564     5.085    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/Q
                         net (fo=12, routed)          0.891     6.433    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]_repN
    SLICE_X13Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.557 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=3, routed)           0.168     6.725    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.849 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.856     7.705    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_16
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.829 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.829    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_1[1]
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.362 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.362    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.616 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.806     9.421    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.367     9.788 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.788    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.320 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.320    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.650    11.127    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.329    11.456 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58/O
                         net (fo=1, routed)           0.000    11.456    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.989 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.989    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.106 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.106    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.263 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.714    12.978    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.781 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.781    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.898    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.055 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.617    14.672    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.332    15.004 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    15.004    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.554 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.554    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.668 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.668    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.825 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.643    16.468    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X14Y18         LUT3 (Prop_lut3_I0_O)        0.329    16.797 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.797    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.330 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.330    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.447 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.447    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.604 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.614    18.218    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.550 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9/O
                         net (fo=1, routed)           0.000    18.550    u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.100 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.100    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.214    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.371 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2/CO[1]
                         net (fo=7, routed)           0.356    19.727    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2_n_2
    SLICE_X14Y22         LUT2 (Prop_lut2_I1_O)        0.329    20.056 f  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5/O
                         net (fo=7, routed)           0.518    20.574    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.124    20.698 r  u_GP_calculator/U_APB_Intf/PRDATA[5]_i_4/O
                         net (fo=1, routed)           0.664    21.362    u_GP_calculator/U_APB_Intf/PRDATA[5]_i_4_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.486 r  u_GP_calculator/U_APB_Intf/PRDATA[5]_i_1__3/O
                         net (fo=1, routed)           0.000    21.486    u_GP_calculator/U_APB_Intf/p_0_in[5]
    SLICE_X12Y20         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.439    14.780    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[5]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.079    15.098    u_GP_calculator/U_APB_Intf/PRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -21.486    
  -------------------------------------------------------------------
                         slack                                 -6.388    

Slack (VIOLATED) :        -6.255ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.216ns  (logic 8.635ns (53.249%)  route 7.581ns (46.751%))
  Logic Levels:           28  (CARRY4=17 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.564     5.085    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/Q
                         net (fo=12, routed)          0.891     6.433    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]_repN
    SLICE_X13Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.557 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=3, routed)           0.168     6.725    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.849 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.856     7.705    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_16
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.829 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.829    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_1[1]
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.362 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.362    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.616 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.806     9.421    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.367     9.788 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.788    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.320 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.320    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.650    11.127    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.329    11.456 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58/O
                         net (fo=1, routed)           0.000    11.456    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.989 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.989    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.106 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.106    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.263 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.714    12.978    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.781 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.781    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.898    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.055 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.617    14.672    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.332    15.004 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    15.004    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.554 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.554    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.668 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.668    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.825 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.643    16.468    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X14Y18         LUT3 (Prop_lut3_I0_O)        0.329    16.797 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.797    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.330 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.330    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.447 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.447    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.604 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.614    18.218    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.550 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9/O
                         net (fo=1, routed)           0.000    18.550    u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.130 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5/O[2]
                         net (fo=3, routed)           0.605    19.736    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5_n_5
    SLICE_X14Y21         LUT6 (Prop_lut6_I3_O)        0.302    20.038 f  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_2/O
                         net (fo=3, routed)           0.428    20.466    u_GP_calculator/U_APB_Intf/PRDATA[3]_i_2_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.590 r  u_GP_calculator/U_APB_Intf/PRDATA[5]_i_2/O
                         net (fo=3, routed)           0.588    21.178    u_GP_calculator/U_APB_Intf/PRDATA[5]_i_2_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    21.302 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    21.302    u_GP_calculator/U_APB_Intf/p_0_in[6]
    SLICE_X15Y21         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.438    14.779    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X15Y21         FDRE (Setup_fdre_C_D)        0.029    15.047    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -21.302    
  -------------------------------------------------------------------
                         slack                                 -6.255    

Slack (VIOLATED) :        -6.251ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.214ns  (logic 8.635ns (53.255%)  route 7.579ns (46.745%))
  Logic Levels:           28  (CARRY4=17 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.564     5.085    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/Q
                         net (fo=12, routed)          0.891     6.433    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]_repN
    SLICE_X13Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.557 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=3, routed)           0.168     6.725    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.849 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.856     7.705    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_16
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.829 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.829    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_1[1]
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.362 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.362    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.616 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.806     9.421    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.367     9.788 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.788    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.320 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.320    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.650    11.127    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.329    11.456 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58/O
                         net (fo=1, routed)           0.000    11.456    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.989 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.989    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.106 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.106    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.263 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.714    12.978    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.781 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.781    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.898    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.055 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.617    14.672    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.332    15.004 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    15.004    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.554 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.554    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.668 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.668    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.825 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.643    16.468    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X14Y18         LUT3 (Prop_lut3_I0_O)        0.329    16.797 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.797    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.330 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.330    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.447 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.447    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.604 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.614    18.218    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.550 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9/O
                         net (fo=1, routed)           0.000    18.550    u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.130 f  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5/O[2]
                         net (fo=3, routed)           0.605    19.736    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5_n_5
    SLICE_X14Y21         LUT6 (Prop_lut6_I3_O)        0.302    20.038 f  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_2/O
                         net (fo=3, routed)           0.428    20.466    u_GP_calculator/U_APB_Intf/PRDATA[3]_i_2_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    20.590 r  u_GP_calculator/U_APB_Intf/PRDATA[5]_i_2/O
                         net (fo=3, routed)           0.586    21.176    u_GP_calculator/U_APB_Intf/PRDATA[5]_i_2_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    21.300 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_1__3_comp/O
                         net (fo=1, routed)           0.000    21.300    u_GP_calculator/U_APB_Intf/p_0_in[7]
    SLICE_X15Y21         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.438    14.779    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X15Y21         FDRE (Setup_fdre_C_D)        0.031    15.049    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -21.300    
  -------------------------------------------------------------------
                         slack                                 -6.251    

Slack (VIOLATED) :        -6.111ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.119ns  (logic 8.804ns (54.618%)  route 7.315ns (45.382%))
  Logic Levels:           27  (CARRY4=17 LUT3=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.564     5.085    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/Q
                         net (fo=12, routed)          0.889     6.431    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]_repN
    SLICE_X13Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.555 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_replica/O
                         net (fo=23, routed)          0.692     7.246    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0_repN
    SLICE_X15Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.370 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_4/O
                         net (fo=2, routed)           0.544     7.915    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_0[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.441 r  u_GP_calculator/U_calculator/RESULT0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.441    u_GP_calculator/U_calculator/RESULT0__0_carry__0_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.712 r  u_GP_calculator/U_calculator/RESULT0__0_carry__1/CO[0]
                         net (fo=12, routed)          0.743     9.455    u_GP_calculator/U_calculator/slv_reg2_reg[7]_0[0]
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.373     9.828 r  u_GP_calculator/U_calculator/PRDATA[4]_i_18/O
                         net (fo=1, routed)           0.000     9.828    u_GP_calculator/U_calculator/PRDATA[4]_i_18_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.361 r  u_GP_calculator/U_calculator/PRDATA_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.361    u_GP_calculator/U_calculator/PRDATA_reg[4]_i_7_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.518 r  u_GP_calculator/U_calculator/PRDATA_reg[5]_i_7/CO[1]
                         net (fo=12, routed)          0.808    11.326    u_GP_calculator/U_APB_Intf/PRDATA_reg[5]_0[1]
    SLICE_X8Y15          LUT3 (Prop_lut3_I0_O)        0.332    11.658 r  u_GP_calculator/U_APB_Intf/PRDATA[4]_i_22/O
                         net (fo=1, routed)           0.000    11.658    u_GP_calculator/U_APB_Intf/PRDATA[4]_i_22_n_0
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.191 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.191    u_GP_calculator/U_APB_Intf/PRDATA_reg[4]_i_10_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.308 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.308    u_GP_calculator/U_APB_Intf/PRDATA_reg[4]_i_6_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.465 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[4]_i_3/CO[1]
                         net (fo=12, routed)          0.638    13.103    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_7[0]
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.332    13.435 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_29/O
                         net (fo=1, routed)           0.000    13.435    u_GP_calculator/U_APB_Intf/PRDATA[2]_i_29_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.968 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.968    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_15_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.085 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_11_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.242 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[3]_i_5/CO[1]
                         net (fo=12, routed)          0.643    14.886    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_9[0]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.332    15.218 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_26/O
                         net (fo=1, routed)           0.000    15.218    u_GP_calculator/U_APB_Intf/PRDATA[2]_i_26_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.768 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.768    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_14_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.882 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.882    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_10_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.039 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_6/CO[1]
                         net (fo=12, routed)          0.804    16.843    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_11[0]
    SLICE_X10Y19         LUT3 (Prop_lut3_I0_O)        0.329    17.172 r  u_GP_calculator/U_APB_Intf/PRDATA[1]_i_15/O
                         net (fo=1, routed)           0.000    17.172    u_GP_calculator/U_APB_Intf/PRDATA[1]_i_15_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.705 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.705    u_GP_calculator/U_APB_Intf/PRDATA_reg[1]_i_8_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.028 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[1]_i_5/O[1]
                         net (fo=2, routed)           0.809    18.837    u_GP_calculator/U_APB_Intf/PRDATA_reg[1]_i_5_n_6
    SLICE_X11Y21         LUT3 (Prop_lut3_I2_O)        0.306    19.143 r  u_GP_calculator/U_APB_Intf/PRDATA[0]_i_11/O
                         net (fo=1, routed)           0.000    19.143    u_GP_calculator/U_APB_Intf/PRDATA[0]_i_11_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.693 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.693    u_GP_calculator/U_APB_Intf/PRDATA_reg[0]_i_6_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.964 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[0]_i_5/CO[0]
                         net (fo=1, routed)           0.298    20.261    u_GP_calculator/U_APB_Intf/data1[0]
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.373    20.634 r  u_GP_calculator/U_APB_Intf/PRDATA[0]_i_3/O
                         net (fo=1, routed)           0.446    21.080    u_GP_calculator/U_APB_Intf/PRDATA[0]_i_3_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124    21.204 r  u_GP_calculator/U_APB_Intf/PRDATA[0]_i_1__3/O
                         net (fo=1, routed)           0.000    21.204    u_GP_calculator/U_APB_Intf/p_0_in[0]
    SLICE_X12Y23         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.435    14.776    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[0]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.079    15.094    u_GP_calculator/U_APB_Intf/PRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -21.204    
  -------------------------------------------------------------------
                         slack                                 -6.111    

Slack (VIOLATED) :        -6.054ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.017ns  (logic 8.635ns (53.911%)  route 7.382ns (46.089%))
  Logic Levels:           28  (CARRY4=17 LUT3=5 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.564     5.085    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/Q
                         net (fo=12, routed)          0.891     6.433    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]_repN
    SLICE_X13Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.557 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=3, routed)           0.168     6.725    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.849 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.856     7.705    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_16
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.829 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.829    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_1[1]
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.362 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.362    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.616 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.806     9.421    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.367     9.788 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.788    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.320 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.320    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.650    11.127    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.329    11.456 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58/O
                         net (fo=1, routed)           0.000    11.456    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.989 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.989    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.106 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.106    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.263 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.714    12.978    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.781 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.781    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.898    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.055 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.617    14.672    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.332    15.004 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    15.004    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.554 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.554    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.668 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.668    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.825 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.643    16.468    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X14Y18         LUT3 (Prop_lut3_I0_O)        0.329    16.797 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.797    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.330 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.330    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.447 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.447    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.604 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.614    18.218    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.550 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9/O
                         net (fo=1, routed)           0.000    18.550    u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.130 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5/O[2]
                         net (fo=3, routed)           0.605    19.736    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5_n_5
    SLICE_X14Y21         LUT6 (Prop_lut6_I3_O)        0.302    20.038 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_2/O
                         net (fo=3, routed)           0.663    20.700    u_GP_calculator/U_APB_Intf/PRDATA[3]_i_2_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124    20.824 r  u_GP_calculator/U_APB_Intf/PRDATA[4]_i_2/O
                         net (fo=1, routed)           0.154    20.978    u_GP_calculator/U_APB_Intf/PRDATA[4]_i_2_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I2_O)        0.124    21.102 r  u_GP_calculator/U_APB_Intf/PRDATA[4]_i_1__3/O
                         net (fo=1, routed)           0.000    21.102    u_GP_calculator/U_APB_Intf/p_0_in[4]
    SLICE_X15Y19         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.439    14.780    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[4]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X15Y19         FDRE (Setup_fdre_C_D)        0.029    15.048    u_GP_calculator/U_APB_Intf/PRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -21.102    
  -------------------------------------------------------------------
                         slack                                 -6.054    

Slack (VIOLATED) :        -5.975ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.989ns  (logic 8.903ns (55.680%)  route 7.086ns (44.320%))
  Logic Levels:           30  (CARRY4=19 LUT2=1 LUT3=5 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.564     5.085    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/Q
                         net (fo=12, routed)          0.891     6.433    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]_repN
    SLICE_X13Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.557 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=3, routed)           0.168     6.725    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.849 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.856     7.705    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_16
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.829 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.829    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_1[1]
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.362 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.362    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.616 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.806     9.421    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.367     9.788 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.788    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.320 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.320    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.650    11.127    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.329    11.456 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58/O
                         net (fo=1, routed)           0.000    11.456    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.989 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.989    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.106 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.106    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.263 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.714    12.978    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.781 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.781    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.898    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.055 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.617    14.672    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.332    15.004 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    15.004    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.554 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.554    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.668 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.668    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.825 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.643    16.468    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X14Y18         LUT3 (Prop_lut3_I0_O)        0.329    16.797 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.797    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.330 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.330    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.447 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.447    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.604 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.614    18.218    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.550 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9/O
                         net (fo=1, routed)           0.000    18.550    u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.100 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.100    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.214    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.371 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2/CO[1]
                         net (fo=7, routed)           0.356    19.727    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2_n_2
    SLICE_X14Y22         LUT2 (Prop_lut2_I1_O)        0.329    20.056 f  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5/O
                         net (fo=7, routed)           0.465    20.521    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.124    20.645 r  u_GP_calculator/U_APB_Intf/PRDATA[1]_i_2/O
                         net (fo=1, routed)           0.306    20.951    u_GP_calculator/U_APB_Intf/PRDATA[1]_i_2_n_0
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.124    21.075 r  u_GP_calculator/U_APB_Intf/PRDATA[1]_i_1__3/O
                         net (fo=1, routed)           0.000    21.075    u_GP_calculator/U_APB_Intf/p_0_in[1]
    SLICE_X12Y20         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.439    14.780    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.081    15.100    u_GP_calculator/U_APB_Intf/PRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -21.075    
  -------------------------------------------------------------------
                         slack                                 -5.975    

Slack (VIOLATED) :        -5.850ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.862ns  (logic 8.779ns (55.344%)  route 7.083ns (44.656%))
  Logic Levels:           29  (CARRY4=19 LUT2=1 LUT3=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.564     5.085    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/Q
                         net (fo=12, routed)          0.891     6.433    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]_repN
    SLICE_X13Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.557 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=3, routed)           0.168     6.725    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.849 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.856     7.705    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_16
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.829 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.829    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_1[1]
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.362 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.362    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.616 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.806     9.421    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.367     9.788 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.788    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.320 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.320    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.650    11.127    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.329    11.456 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58/O
                         net (fo=1, routed)           0.000    11.456    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.989 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.989    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.106 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.106    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.263 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.714    12.978    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.781 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.781    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.898    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.055 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.617    14.672    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.332    15.004 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    15.004    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.554 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.554    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.668 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.668    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.825 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.643    16.468    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X14Y18         LUT3 (Prop_lut3_I0_O)        0.329    16.797 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.797    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.330 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.330    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.447 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.447    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.604 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.614    18.218    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.550 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9/O
                         net (fo=1, routed)           0.000    18.550    u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.100 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.100    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.214    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.371 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2/CO[1]
                         net (fo=7, routed)           0.356    19.727    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2_n_2
    SLICE_X14Y22         LUT2 (Prop_lut2_I1_O)        0.329    20.056 f  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5/O
                         net (fo=7, routed)           0.768    20.824    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_5_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I5_O)        0.124    20.948 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_1__3/O
                         net (fo=1, routed)           0.000    20.948    u_GP_calculator/U_APB_Intf/p_0_in[2]
    SLICE_X12Y20         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.439    14.780    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.079    15.098    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -20.948    
  -------------------------------------------------------------------
                         slack                                 -5.850    

Slack (VIOLATED) :        -5.840ns  (required time - arrival time)
  Source:                 u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.806ns  (logic 8.779ns (55.542%)  route 7.027ns (44.458%))
  Logic Levels:           29  (CARRY4=19 LUT3=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.564     5.085    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  u_GP_calculator/U_APB_Intf/slv_reg2_reg[6]_replica/Q
                         net (fo=12, routed)          0.891     6.433    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_15[5]_repN
    SLICE_X13Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.557 f  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9/O
                         net (fo=3, routed)           0.168     6.725    u_GP_calculator/U_APB_Intf/RESULT0_carry_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I1_O)        0.124     6.849 r  u_GP_calculator/U_APB_Intf/RESULT0_carry_i_1/O
                         net (fo=13, routed)          0.856     7.705    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_16
    SLICE_X14Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.829 r  u_GP_calculator/U_APB_Intf/RESULT0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.829    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_1[1]
    SLICE_X14Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.362 r  u_GP_calculator/U_calculator/RESULT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.362    u_GP_calculator/U_calculator/RESULT0_carry__0_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.616 r  u_GP_calculator/U_calculator/RESULT0_carry__1/CO[0]
                         net (fo=11, routed)          0.806     9.421    u_GP_calculator/U_calculator/slv_reg2_reg[7][0]
    SLICE_X13Y15         LUT3 (Prop_lut3_I1_O)        0.367     9.788 r  u_GP_calculator/U_calculator/PRDATA[7]_i_64/O
                         net (fo=1, routed)           0.000     9.788    u_GP_calculator/U_calculator/PRDATA[7]_i_64_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.320 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    10.320    u_GP_calculator/U_calculator/PRDATA_reg[7]_i_48_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.477 r  u_GP_calculator/U_calculator/PRDATA_reg[7]_i_47/CO[1]
                         net (fo=11, routed)          0.650    11.127    u_GP_calculator/U_APB_Intf/DI[1]
    SLICE_X12Y14         LUT3 (Prop_lut3_I0_O)        0.329    11.456 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58/O
                         net (fo=1, routed)           0.000    11.456    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_58_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.989 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.989    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_39_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.106 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    12.106    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_36_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.263 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_35/CO[1]
                         net (fo=11, routed)          0.714    12.978    u_GP_calculator/U_APB_Intf/CO[0]
    SLICE_X12Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    13.781 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.781    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_27_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.898    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_24_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.055 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_23/CO[1]
                         net (fo=11, routed)          0.617    14.672    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_1[0]
    SLICE_X13Y17         LUT3 (Prop_lut3_I0_O)        0.332    15.004 r  u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34/O
                         net (fo=1, routed)           0.000    15.004    u_GP_calculator/U_APB_Intf/PRDATA[7]_i_34_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.554 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.554    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_17_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.668 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.668    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_14_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.825 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.643    16.468    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_3[0]
    SLICE_X14Y18         LUT3 (Prop_lut3_I0_O)        0.329    16.797 r  u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14/O
                         net (fo=1, routed)           0.000    16.797    u_GP_calculator/U_APB_Intf/PRDATA[6]_i_14_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.330 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.330    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_7_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.447 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.447    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_7_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.604 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_6/CO[1]
                         net (fo=11, routed)          0.614    18.218    u_GP_calculator/U_APB_Intf/slv_reg2_reg[7]_5[0]
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.332    18.550 r  u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9/O
                         net (fo=1, routed)           0.000    18.550    u_GP_calculator/U_APB_Intf/PRDATA[2]_i_9_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.100 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.100    u_GP_calculator/U_APB_Intf/PRDATA_reg[2]_i_5_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.214    u_GP_calculator/U_APB_Intf/PRDATA_reg[6]_i_4_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.371 r  u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2/CO[1]
                         net (fo=7, routed)           0.623    19.994    u_GP_calculator/U_APB_Intf/PRDATA_reg[7]_i_2_n_2
    SLICE_X14Y21         LUT6 (Prop_lut6_I1_O)        0.329    20.323 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_3/O
                         net (fo=1, routed)           0.444    20.767    u_GP_calculator/U_APB_Intf/PRDATA[3]_i_3_n_0
    SLICE_X15Y19         LUT6 (Prop_lut6_I5_O)        0.124    20.891 r  u_GP_calculator/U_APB_Intf/PRDATA[3]_i_1__3/O
                         net (fo=1, routed)           0.000    20.891    u_GP_calculator/U_APB_Intf/p_0_in[3]
    SLICE_X15Y19         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.439    14.780    u_GP_calculator/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  u_GP_calculator/U_APB_Intf/PRDATA_reg[3]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X15Y19         FDRE (Setup_fdre_C_D)        0.032    15.051    u_GP_calculator/U_APB_Intf/PRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -20.891    
  -------------------------------------------------------------------
                         slack                                 -5.840    

Slack (VIOLATED) :        -1.834ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.787ns  (logic 5.499ns (46.651%)  route 6.288ns (53.349%))
  Logic Levels:           15  (CARRY4=7 LUT3=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.630     5.151    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/Q
                         net (fo=15, routed)          0.995     6.565    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[3]
    SLICE_X6Y14          LUT3 (Prop_lut3_I0_O)        0.328     6.893 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_1/O
                         net (fo=2, routed)           0.679     7.573    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_1_n_0
    SLICE_X6Y14          LUT4 (Prop_lut4_I3_O)        0.331     7.904 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.904    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_5_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.280 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.603 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/O[1]
                         net (fo=3, routed)           0.652     9.255    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_6
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.335     9.590 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1/O
                         net (fo=2, routed)           0.690    10.280    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1_n_0
    SLICE_X7Y15          LUT4 (Prop_lut4_I3_O)        0.327    10.607 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.607    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.008 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/O[3]
                         net (fo=17, routed)          0.799    12.120    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_4
    SLICE_X3Y17          LUT3 (Prop_lut3_I1_O)        0.306    12.426 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_4/O
                         net (fo=1, routed)           0.480    12.905    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_4_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.431 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.431    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.670 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[2]
                         net (fo=3, routed)           0.792    14.462    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_5
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.302    14.764 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.764    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.300 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=8, routed)           0.608    15.908    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.313    16.221 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2/O
                         net (fo=4, routed)           0.594    16.815    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124    16.939 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[4]_i_1/O
                         net (fo=1, routed)           0.000    16.939    u_GP_HCSR04/u_HCSR04_buffer/D[4]
    SLICE_X3Y19          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.508    14.849    u_GP_HCSR04/u_HCSR04_buffer/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.031    15.105    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -16.939    
  -------------------------------------------------------------------
                         slack                                 -1.834    

Slack (VIOLATED) :        -1.681ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 5.499ns (47.274%)  route 6.133ns (52.726%))
  Logic Levels:           15  (CARRY4=7 LUT3=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.630     5.151    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[3]/Q
                         net (fo=15, routed)          0.995     6.565    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[3]
    SLICE_X6Y14          LUT3 (Prop_lut3_I0_O)        0.328     6.893 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_1/O
                         net (fo=2, routed)           0.679     7.573    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_1_n_0
    SLICE_X6Y14          LUT4 (Prop_lut4_I3_O)        0.331     7.904 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.904    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_i_5_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.280 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.280    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.603 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/O[1]
                         net (fo=3, routed)           0.652     9.255    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_6
    SLICE_X7Y15          LUT3 (Prop_lut3_I0_O)        0.335     9.590 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1/O
                         net (fo=2, routed)           0.690    10.280    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_1_n_0
    SLICE_X7Y15          LUT4 (Prop_lut4_I3_O)        0.327    10.607 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.607    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_i_3_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.008 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.008    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__0_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.321 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/O[3]
                         net (fo=17, routed)          0.799    12.120    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_4
    SLICE_X3Y17          LUT3 (Prop_lut3_I1_O)        0.306    12.426 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_4/O
                         net (fo=1, routed)           0.480    12.905    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_4_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.431 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.431    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.670 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[2]
                         net (fo=3, routed)           0.792    14.462    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_5
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.302    14.764 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.764    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_i_6_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    15.300 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=8, routed)           0.608    15.908    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X1Y19          LUT3 (Prop_lut3_I0_O)        0.313    16.221 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2/O
                         net (fo=4, routed)           0.438    16.660    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_2_n_0
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.124    16.784 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[3]_i_1/O
                         net (fo=1, routed)           0.000    16.784    u_GP_HCSR04/u_HCSR04_buffer/D[3]
    SLICE_X3Y19          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        1.508    14.849    u_GP_HCSR04/u_HCSR04_buffer/clk_IBUF_BUFG
    SLICE_X3Y19          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y19          FDCE (Setup_fdce_C_D)        0.029    15.103    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -16.784    
  -------------------------------------------------------------------
                         slack                                 -1.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.758%)  route 0.229ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.560     1.443    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_APB_Master/temp_wdata_reg_reg[15]/Q
                         net (fo=14, routed)          0.229     1.836    U_RAM/D[15]
    RAMB36_X0Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.866     1.994    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.792    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.760%)  route 0.270ns (62.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.553     1.436    U_APB_Master/clk_IBUF_BUFG
    SLICE_X12Y25         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  U_APB_Master/temp_wdata_reg_reg[10]/Q
                         net (fo=14, routed)          0.270     1.870    U_RAM/D[10]
    RAMB36_X0Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.866     1.994    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.812    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.586     1.469    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.270     1.880    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.586     1.469    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.270     1.880    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.586     1.469    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.270     1.880    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.586     1.469    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.270     1.880    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.586     1.469    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.270     1.880    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.586     1.469    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.270     1.880    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.792    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.586     1.469    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.270     1.880    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y20          RAMS32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y20          RAMS32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.792    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.300%)  route 0.270ns (65.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.586     1.469    u_GP_UART/u_inputBuffer/u_fifo_CU/clk_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[1]/Q
                         net (fo=19, routed)          0.270     1.880    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y20          RAMS32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1298, routed)        0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y20          RAMS32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.792    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X14Y23   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y23   U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y23   U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y26   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y32    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y29    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y32    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y32    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[24]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y20    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y20    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y20    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y20    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y20    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y20    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y20    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y18    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y18    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y18    u_GP_UART/u_outputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y29   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y31   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK



