Verilator Tree Dump (format 0x3900) from <e26124> to <e26131>
     NETLIST 0x557508e8deb0 <e1> {a0}  $root [1ps/1ps]
    1: MODULE 0x557508ea4070 <e10177> {c1}  TOP  L1 [P] [1ps]
    1:2: VAR 0x557508f449b0 <e10181> {c24} @dt=0x557508edf4e0@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508eee1f0 <e10198> {c27} @dt=0x557508edf4e0@(G/w1)  B0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508ef2400 <e10204> {c28} @dt=0x557508edf4e0@(G/w1)  B1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508ef0d50 <e10210> {c29} @dt=0x557508edf4e0@(G/w1)  B2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f458d0 <e10216> {c30} @dt=0x557508edf4e0@(G/w1)  B3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f45c60 <e10222> {c31} @dt=0x557508edf4e0@(G/w1)  A0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f45ff0 <e10228> {c32} @dt=0x557508edf4e0@(G/w1)  A1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f46380 <e10234> {c33} @dt=0x557508edf4e0@(G/w1)  A2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f46710 <e10240> {c34} @dt=0x557508edf4e0@(G/w1)  A3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f46aa0 <e10246> {c35} @dt=0x557508edf4e0@(G/w1)  P4 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f46e30 <e10252> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f4ad20 <e10258> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f4b0b0 <e10264> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f4b7d0 <e10276> {c40} @dt=0x557508edf4e0@(G/w1)  P1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f4bb60 <e10282> {c41} @dt=0x557508edf4e0@(G/w1)  P2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f4bef0 <e10288> {c42} @dt=0x557508edf4e0@(G/w1)  P3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f4c280 <e10294> {c43} @dt=0x557508edf4e0@(G/w1)  CNTVCON2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f4c610 <e10300> {c44} @dt=0x557508edf4e0@(G/w1)  CNTVCO2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508f4c9a0 <e10306> {c45} @dt=0x557508edf4e0@(G/w1)  READY [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2: VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2: VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2: VAR 0x557508ef28f0 <e8973> {c49} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN3 [VSTATIC]  VAR
    1:2: VAR 0x557508ee0d40 <e8974> {c50} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN2 [VSTATIC]  VAR
    1:2: VAR 0x557508ee22f0 <e8975> {c51} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN1 [VSTATIC]  VAR
    1:2: VAR 0x557508f4cd30 <e8976> {c52} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN0 [VSTATIC]  VAR
    1:2: VAR 0x557508f4cea0 <e8977> {c53} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN3 [VSTATIC]  VAR
    1:2: VAR 0x557508f4d010 <e8978> {c54} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN2 [VSTATIC]  VAR
    1:2: VAR 0x557508f77c20 <e8979> {c55} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN1 [VSTATIC]  VAR
    1:2: VAR 0x557508f77d90 <e8980> {c56} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN0 [VSTATIC]  VAR
    1:2: VAR 0x557508f77f00 <e8981> {c57} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX3 [VSTATIC]  VAR
    1:2: VAR 0x557508ea0430 <e8982> {c58} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX2 [VSTATIC]  VAR
    1:2: VAR 0x557508ea05a0 <e8983> {c59} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX1 [VSTATIC]  VAR
    1:2: VAR 0x557508ea0710 <e8984> {c60} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX0 [VSTATIC]  VAR
    1:2: VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2: VAR 0x557508eb9b60 <e9006> {c82} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG2VX [VSTATIC]  WIRE
    1:2: VAR 0x557508eb9e40 <e9008> {c84} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD3N [VSTATIC]  WIRE
    1:2: VAR 0x557508f40640 <e9010> {c86} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD0N [VSTATIC]  WIRE
    1:2: VAR 0x557508f40c00 <e9014> {c90} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVCON1 [VSTATIC]  WIRE
    1:2: VAR 0x557508f42d10 <e9037> {c113} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG4VX [VSTATIC]  WIRE
    1:2: VAR 0x557508f435b0 <e9043> {c119} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG3VX [VSTATIC]  WIRE
    1:2: VAR 0x557508f71910 <e9059> {c135} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG3VD [VSTATIC]  WIRE
    1:2: VAR 0x557508f71d60 <e9062> {c138} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD2N [VSTATIC]  WIRE
    1:2: VAR 0x557508f721b0 <e9065> {c141} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG5VX [VSTATIC]  WIRE
    1:2: VAR 0x557508f72490 <e9067> {c143} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG1VCN [VSTATIC]  WIRE
    1:2: VAR 0x557508f72bc0 <e9072> {c148} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG1VZ1 [VSTATIC]  WIRE
    1:2: VAR 0x557508f72d30 <e9073> {c149} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD1 [VSTATIC]  WIRE
    1:2: VAR 0x557508f732f0 <e9077> {c153} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG3VCN [VSTATIC]  WIRE
    1:2: VAR 0x557508f73460 <e9078> {c154} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD1N [VSTATIC]  WIRE
    1:2: VAR 0x557508f73740 <e9080> {c156} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD [VSTATIC]  WIRE
    1:2: VAR 0x557508f74fb0 <e9097> {c173} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG4VCN [VSTATIC]  WIRE
    1:2: VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2: VAR 0x557508f76990 <e9115> {c191} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG2VCN [VSTATIC]  WIRE
    1:2: VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2: TOPSCOPE 0x557508edff20 <e13339> {c1}
    1:2:2: SCOPE 0x557508f469a0 <e15657> {c1}  TOP
    1:2: VAR 0x557508ec9b80 <e20980> {c24} @dt=0x557508edf4e0@(G/w1)  __Vclklast__TOP__blif_clk_net MODULETEMP
    1:2: VAR 0x557508f3fba0 <e21017> {c25} @dt=0x557508edf4e0@(G/w1)  __Vclklast__TOP__blif_reset_net MODULETEMP
    1:2: CFUNC 0x557508ea09f0 <e21563> {c267}  _sequent__TOP__1 [STATICU]
    1:2:3: COMMENT 0x557508f2bc60 <e20856> {c265}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f10f30 <e21705> {c267} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ee8db0 <e21717> {c267} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ef1240 <e21713> {c267} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f11030 <e21714> {c267} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f11650 <e21700> {c267} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508ee65b0 <e23440> {c266} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ec15f0 <e23435> {c266} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f79ba0 <e21702> {c373} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508eef240 <e23449> {c373} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f65980 <e23444> {c373} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG5VX [RV] <- VAR 0x557508f721b0 <e9065> {c141} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG5VX [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508ec06a0 <e21704> {c267} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX3 [LV] => VAR 0x557508f77f00 <e8981> {c57} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX3 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508f338c0 <e20864> {c225}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f32210 <e21735> {c227} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ef7ca0 <e21748> {c227} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ee6000 <e21744> {c227} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f32830 <e21745> {c227} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f33540 <e21719> {c227} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508eecdb0 <e23458> {c226} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f3d980 <e23453> {c226} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: OR 0x557508ebce10 <e21732> {c296} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508ef2260 <e23467> {c379} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f7edb0 <e23462> {c379} @dt=0x557508f1fc20@(G/wu32/1)  START [RV] <- VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: AND 0x557508f8ecb0 <e21731> {c320} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1: NOT 0x557508f8ed70 <e21725> {c320} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: AND 0x557508f8ee30 <e21724> {c310} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1: CCAST 0x557508f1db40 <e23476> {c310} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:1: VARREF 0x557508f6cd80 <e23471> {c310} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2: NOT 0x557508f8eef0 <e21723> {c395} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1: CCAST 0x557508f243b0 <e23485> {c395} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:1: VARREF 0x557508f8efb0 <e23480> {c395} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG4VCN [RV] <- VAR 0x557508f74fb0 <e9097> {c173} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG4VCN [VSTATIC]  WIRE
    1:2:3:1:2:2:2:2: NOT 0x557508f8f0d0 <e21730> {c320} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1: AND 0x557508f8f190 <e21729> {c380} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1:1: NOT 0x557508f8f250 <e21727> {c360} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1:1:1: CCAST 0x557508ebea90 <e23494> {c360} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:2:1:1:1:1: VARREF 0x557508f8f310 <e23489> {c360} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:2:1:2: CCAST 0x557508ebf9e0 <e23503> {c380} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:2:1:2:1: VARREF 0x557508f8f430 <e23498> {c380} @dt=0x557508f1fc20@(G/wu32/1)  P7 [RV] <- VAR 0x557508f4b0b0 <e10264> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508ef1370 <e21734> {c227} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN3 [LV] => VAR 0x557508ef28f0 <e8973> {c49} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN3 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508ee0a70 <e20872> {c270}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f10e30 <e21755> {c272} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f30420 <e21768> {c272} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ee4a50 <e21764> {c272} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f0ec20 <e21765> {c272} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f0f930 <e21750> {c272} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508eba440 <e23512> {c271} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ec1f20 <e23507> {c271} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f53530 <e21752> {c327} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508ebafd0 <e23521> {c327} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508ed7e20 <e23516> {c327} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG4VX [RV] <- VAR 0x557508f42d10 <e9037> {c113} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG4VX [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508f520c0 <e21754> {c272} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX2 [LV] => VAR 0x557508ea0430 <e8982> {c58} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX2 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508efe510 <e20880> {c255}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f18510 <e21793> {c257} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ee7ed0 <e21806> {c257} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ee34a0 <e21802> {c257} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f194a0 <e21803> {c257} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f196a0 <e21770> {c257} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508edf300 <e23530> {c256} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ebccf0 <e23525> {c256} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: AND 0x557508f7e510 <e21790> {c295} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: NOT 0x557508f7e5d0 <e21785> {c295} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: AND 0x557508f7e690 <e21784> {c413} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NOT 0x557508f7e750 <e21772> {c343} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CCAST 0x557508ebf0b0 <e23539> {c343} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1: VARREF 0x557508ec76e0 <e23534> {c343} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2: NOT 0x557508f7e810 <e21783> {c419} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: AND 0x557508f8d0f0 <e21782> {c319} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1: NOT 0x557508f8d1b0 <e21776> {c319} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1:1: AND 0x557508f8d270 <e21775> {c397} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1:1:1: CCAST 0x557508ebf3c0 <e23548> {c397} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1:1:1:1: VARREF 0x557508f7e210 <e23543> {c397} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [RV] <- VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2:1:1:1:2: CCAST 0x557508ebf6d0 <e23557> {c397} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1:1:2:1: VARREF 0x557508f8d330 <e23552> {c397} @dt=0x557508f1fc20@(G/wu32/1)  B1 [RV] <- VAR 0x557508ef2400 <e10204> {c28} @dt=0x557508edf4e0@(G/w1)  B1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:2:1:2: NOT 0x557508f8d450 <e21781> {c319} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1: AND 0x557508f8d510 <e21780> {c408} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1:1: NOT 0x557508f8d5d0 <e21778> {c427} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1:1:1: CCAST 0x557508f366f0 <e23566> {c427} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:2:1:1:1:1: VARREF 0x557508f8d690 <e23561> {c427} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [RV] <- VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2:1:2:1:2: CCAST 0x557508f25a60 <e23575> {c408} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:2:1:2:1: VARREF 0x557508f8d7b0 <e23570> {c408} @dt=0x557508f1fc20@(G/wu32/1)  P1 [RV] <- VAR 0x557508f4b7d0 <e10276> {c40} @dt=0x557508edf4e0@(G/w1)  P1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: NOT 0x557508f7e9f0 <e21789> {c295} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1: AND 0x557508f7eab0 <e21788> {c390} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: CCAST 0x557508f22c00 <e23584> {c390} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1: VARREF 0x557508f7eb70 <e23579> {c390} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:2: CCAST 0x557508f24a50 <e23593> {c390} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:2:1: VARREF 0x557508f7ec90 <e23588> {c390} @dt=0x557508f1fc20@(G/wu32/1)  P2 [RV] <- VAR 0x557508f4bb60 <e10282> {c41} @dt=0x557508edf4e0@(G/w1)  P2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f60f40 <e21792> {c257} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN1 [LV] => VAR 0x557508f77c20 <e8979> {c55} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN1 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508f06750 <e20888> {c250}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f1e580 <e21831> {c252} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f12220 <e21844> {c252} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ee1ef0 <e21840> {c252} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f1fae0 <e21841> {c252} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f20c20 <e21808> {c252} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f3ee50 <e23602> {c251} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ebc3c0 <e23597> {c251} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: AND 0x557508f89df0 <e21828> {c312} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: NOT 0x557508f89eb0 <e21823> {c312} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: AND 0x557508f89f70 <e21822> {c342} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NOT 0x557508f8a030 <e21810> {c343} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CCAST 0x557508f007d0 <e23611> {c343} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1: VARREF 0x557508ecebe0 <e23606> {c343} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2: NOT 0x557508f8a0f0 <e21821> {c443} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: AND 0x557508f8a1b0 <e21820> {c298} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1: NOT 0x557508f8a270 <e21814> {c298} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1:1: AND 0x557508f8a330 <e21813> {c401} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1:1:1: CCAST 0x557508ef5420 <e23620> {c401} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1:1:1:1: VARREF 0x557508f8a3f0 <e23615> {c401} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [RV] <- VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2:1:1:1:2: CCAST 0x557508ec0000 <e23629> {c401} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1:1:2:1: VARREF 0x557508f8a510 <e23624> {c401} @dt=0x557508f1fc20@(G/wu32/1)  B2 [RV] <- VAR 0x557508ef0d50 <e10210> {c29} @dt=0x557508edf4e0@(G/w1)  B2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:2:1:2: NOT 0x557508f8a630 <e21819> {c298} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1: AND 0x557508f8a6f0 <e21818> {c356} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1:1: NOT 0x557508f8a7b0 <e21816> {c427} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1:1:1: CCAST 0x557508ee4b80 <e23638> {c427} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:2:1:1:1:1: VARREF 0x557508f8a870 <e23633> {c427} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [RV] <- VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2:1:2:1:2: CCAST 0x557508f0dec0 <e23647> {c356} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:2:1:2:1: VARREF 0x557508f8a990 <e23642> {c356} @dt=0x557508f1fc20@(G/wu32/1)  P2 [RV] <- VAR 0x557508f4bb60 <e10282> {c41} @dt=0x557508edf4e0@(G/w1)  P2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: NOT 0x557508f8aab0 <e21827> {c312} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1: AND 0x557508f8ab70 <e21826> {c414} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: CCAST 0x557508f090c0 <e23656> {c414} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1: VARREF 0x557508f8ac30 <e23651> {c414} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:2: CCAST 0x557508ee3e80 <e23665> {c414} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:2:1: VARREF 0x557508f8ad50 <e23660> {c414} @dt=0x557508f1fc20@(G/wu32/1)  P3 [RV] <- VAR 0x557508f4bef0 <e10288> {c42} @dt=0x557508edf4e0@(G/w1)  P3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508e9d740 <e21830> {c252} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN2 [LV] => VAR 0x557508f4d010 <e8978> {c54} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN2 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508f2cc90 <e20896> {c230}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f31820 <e21880> {c232} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f3c2c0 <e21893> {c232} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ee0940 <e21889> {c232} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f2dfe0 <e21890> {c232} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f2e0e0 <e21846> {c232} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f25f40 <e23674> {c231} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f11430 <e23669> {c231} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: OR 0x557508ec0de0 <e21877> {c439} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f357e0 <e23683> {c379} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508fa5040 <e23678> {c379} @dt=0x557508f1fc20@(G/wu32/1)  START [RV] <- VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: AND 0x557508fa5160 <e21876> {c287} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1: NOT 0x557508fa5220 <e21870> {c287} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: AND 0x557508fa52e0 <e21869> {c337} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1: CCAST 0x557508f241a0 <e23692> {c337} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:1: VARREF 0x557508fa53a0 <e23687> {c337} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2: NOT 0x557508fa54c0 <e21868> {c382} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1: AND 0x557508fa5580 <e21867> {c301} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1: NOT 0x557508fa5640 <e21856> {c301} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1: AND 0x557508fa5700 <e21855> {c433} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1: AND 0x557508fa57c0 <e21853> {c433} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:1: NOT 0x557508fa5880 <e21850> {c292} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:1:1: CCAST 0x557508f21a80 <e23701> {c292} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:1:1:1: VARREF 0x557508fa5940 <e23696> {c292} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG3VCN [RV] <- VAR 0x557508f732f0 <e9077> {c153} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG3VCN [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:2: NOT 0x557508fa5a60 <e21852> {c348} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:2:1: CCAST 0x557508f4b6f0 <e23710> {c348} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:2:1:1: VARREF 0x557508fa5b20 <e23705> {c348} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD3N [RV] <- VAR 0x557508eb9e40 <e9008> {c84} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD3N [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:1:1:2: CCAST 0x557508f17560 <e23719> {c433} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:1:1:2:1: VARREF 0x557508fa5c40 <e23714> {c433} @dt=0x557508f1fc20@(G/wu32/1)  P7 [RV] <- VAR 0x557508f4b0b0 <e10264> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2:1:1:2:1:2: NOT 0x557508fa5d60 <e21866> {c301} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1: AND 0x557508fa5e20 <e21865> {c300} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1: OR 0x557508fa5ee0 <e21863> {c359} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1: OR 0x557508fa5fa0 <e21861> {c359} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:1: NOT 0x557508fa6060 <e21858> {c292} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:1:1: CCAST 0x557508f21600 <e23728> {c292} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:1:1:1: VARREF 0x557508fa6120 <e23723> {c292} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG3VCN [RV] <- VAR 0x557508f732f0 <e9077> {c153} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG3VCN [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:2: NOT 0x557508fa6240 <e21860> {c348} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:2:1: CCAST 0x557508f1c240 <e23737> {c348} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:2:1:1: VARREF 0x557508fa6300 <e23732> {c348} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD3N [RV] <- VAR 0x557508eb9e40 <e9008> {c84} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD3N [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:2: CCAST 0x557508eac300 <e23746> {c359} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:2:1: VARREF 0x557508fa6420 <e23741> {c359} @dt=0x557508f1fc20@(G/wu32/1)  P7 [RV] <- VAR 0x557508f4b0b0 <e10264> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2:1:1:2:1:2:1:2: CCAST 0x557508efc6a0 <e23755> {c300} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:2:1: VARREF 0x557508fa6540 <e23750> {c300} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG4VCN [RV] <- VAR 0x557508f74fb0 <e9097> {c173} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG4VCN [VSTATIC]  WIRE
    1:2:3:1:2:2:2:2: NOT 0x557508fa6660 <e21875> {c287} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1: AND 0x557508fa6720 <e21874> {c418} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1:1: NOT 0x557508fa67e0 <e21872> {c360} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1:1:1: CCAST 0x557508f22040 <e23764> {c360} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:2:1:1:1:1: VARREF 0x557508fa68a0 <e23759> {c360} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:2:1:2: CCAST 0x557508eafe70 <e23773> {c418} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:2:1:2:1: VARREF 0x557508fa69c0 <e23768> {c418} @dt=0x557508f1fc20@(G/wu32/1)  P6 [RV] <- VAR 0x557508f4ad20 <e10258> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f45dd0 <e21879> {c232} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN2 [LV] => VAR 0x557508ee0d40 <e8974> {c50} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN2 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508e9e3a0 <e20904> {c275}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f10b20 <e21900> {c277} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f224c0 <e21913> {c277} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508edf1d0 <e21909> {c277} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f0eb20 <e21910> {c277} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f0afc0 <e21895> {c277} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508eba8e0 <e23782> {c276} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ec28e0 <e23777> {c276} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f66230 <e21897> {c440} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f17350 <e23791> {c440} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f662f0 <e23786> {c440} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG3VX [RV] <- VAR 0x557508f435b0 <e9043> {c119} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG3VX [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508ec0160 <e21899> {c277} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX1 [LV] => VAR 0x557508ea05a0 <e8983> {c59} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX1 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508effc10 <e20912> {c235}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f31200 <e21949> {c237} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508eed590 <e21962> {c237} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ec10f0 <e21958> {c237} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f2d000 <e21959> {c237} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f285a0 <e21915> {c237} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f075b0 <e23800> {c236} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f4b220 <e23795> {c236} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: OR 0x557508f9b0d0 <e21946> {c355} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508ebeda0 <e23809> {c379} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f6cf60 <e23804> {c379} @dt=0x557508f1fc20@(G/wu32/1)  START [RV] <- VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: AND 0x557508f9b190 <e21945> {c305} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1: NOT 0x557508f9b250 <e21939> {c305} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: AND 0x557508f9b310 <e21938> {c406} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1: CCAST 0x557508ebfcf0 <e23818> {c406} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:1: VARREF 0x557508f9b3d0 <e23813> {c406} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2: NOT 0x557508f9b4f0 <e21937> {c429} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1: AND 0x557508f286e0 <e21936> {c412} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1: NOT 0x557508f051e0 <e21925> {c412} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1: AND 0x557508f148b0 <e21924> {c403} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1: AND 0x557508efe2d0 <e21922> {c403} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:1: NOT 0x557508efbcf0 <e21919> {c371} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:1:1: CCAST 0x557508f28a60 <e23827> {c371} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:1:1:1: VARREF 0x557508f87990 <e23822> {c371} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG2VCN [RV] <- VAR 0x557508f76990 <e9115> {c191} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG2VCN [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:2: NOT 0x557508efe9c0 <e21921> {c372} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:2:1: CCAST 0x557508f49110 <e23836> {c372} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:2:1:1: VARREF 0x557508f4e390 <e23831> {c372} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD2N [RV] <- VAR 0x557508f71d60 <e9062> {c138} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD2N [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:1:1:2: CCAST 0x557508f2d380 <e23845> {c403} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:1:1:2:1: VARREF 0x557508f27740 <e23840> {c403} @dt=0x557508f1fc20@(G/wu32/1)  P6 [RV] <- VAR 0x557508f4ad20 <e10258> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2:1:1:2:1:2: NOT 0x557508f3f7d0 <e21935> {c412} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1: AND 0x557508f03070 <e21934> {c339} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1: OR 0x557508f27d60 <e21932> {c420} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1: OR 0x557508f27e20 <e21930> {c420} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:1: NOT 0x557508f4f7b0 <e21927> {c371} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:1:1: CCAST 0x557508f20e60 <e23854> {c371} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:1:1:1: VARREF 0x557508f512a0 <e23849> {c371} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG2VCN [RV] <- VAR 0x557508f76990 <e9115> {c191} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG2VCN [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:2: NOT 0x557508f4f870 <e21929> {c372} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:2:1: CCAST 0x557508eb09d0 <e23863> {c372} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:2:1:1: VARREF 0x557508f47660 <e23858> {c372} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD2N [RV] <- VAR 0x557508f71d60 <e9062> {c138} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD2N [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:2: CCAST 0x557508f39cc0 <e23872> {c420} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:2:1: VARREF 0x557508ec12e0 <e23867> {c420} @dt=0x557508f1fc20@(G/wu32/1)  P6 [RV] <- VAR 0x557508f4ad20 <e10258> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2:1:1:2:1:2:1:2: CCAST 0x557508eeb530 <e23881> {c339} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:2:1: VARREF 0x557508ebb780 <e23876> {c339} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG3VCN [RV] <- VAR 0x557508f732f0 <e9077> {c153} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG3VCN [VSTATIC]  WIRE
    1:2:3:1:2:2:2:2: NOT 0x557508f9b6d0 <e21944> {c305} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1: AND 0x557508f9b790 <e21943> {c289} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1:1: NOT 0x557508f9b850 <e21941> {c360} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1:1:1: CCAST 0x557508eba690 <e23890> {c360} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:2:1:1:1:1: VARREF 0x557508f9b910 <e23885> {c360} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:2:1:2: CCAST 0x557508eaf250 <e23899> {c289} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:2:1:2:1: VARREF 0x557508f9ba30 <e23894> {c289} @dt=0x557508f1fc20@(G/wu32/1)  P5 [RV] <- VAR 0x557508f46e30 <e10252> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508edd920 <e21948> {c237} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN1 [LV] => VAR 0x557508ee22f0 <e8975> {c51} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN1 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508eef640 <e20920> {c280}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f0d0d0 <e21969> {c282} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f14d90 <e21982> {c282} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ece000 <e21978> {c282} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f0e230 <e21979> {c282} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f0a9a0 <e21964> {c282} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f1cba0 <e23908> {c281} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ec32a0 <e23903> {c281} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508ec1710 <e21966> {c376} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508ebab30 <e23917> {c376} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f58fe0 <e23912> {c376} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG2VX [RV] <- VAR 0x557508eb9b60 <e9006> {c82} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG2VX [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508f9c7c0 <e21968> {c282} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX0 [LV] => VAR 0x557508ea0710 <e8984> {c60} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX0 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508ee7420 <e20928> {c210}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f32f20 <e21988> {c212} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f2fa30 <e21986> {c212} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: NOT 0x557508f22e20 <e21984> {c212} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x557508f13a10 <e23926> {c211} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x557508f15740 <e23921> {c211} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x557508ee5370 <e23935> {c214} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x557508f17950 <e23930> {c214} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG3VD [RV] <- VAR 0x557508f71910 <e9059> {c135} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG3VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508ee7170 <e21987> {c212} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [LV] => VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508f06e40 <e20936> {c245}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f255a0 <e22021> {c247} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f16fd0 <e22034> {c247} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ed0d80 <e22030> {c247} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f25bc0 <e22031> {c247} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f268d0 <e21990> {c247} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508ef6200 <e23944> {c246} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ebba90 <e23939> {c246} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: AND 0x557508ea01a0 <e22018> {c428} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: NOT 0x557508ea0260 <e22005> {c428} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: AND 0x557508ea0320 <e22004> {c402} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NOT 0x557508f70b80 <e21992> {c343} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CCAST 0x557508f20500 <e23953> {c343} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1: VARREF 0x557508f68270 <e23948> {c343} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2: NOT 0x557508f70c40 <e22003> {c354} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: AND 0x557508f70d00 <e22002> {c358} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1: NOT 0x557508f70dc0 <e21996> {c358} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1:1: AND 0x557508f70e80 <e21995> {c331} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1:1:1: CCAST 0x557508f307a0 <e23962> {c331} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1:1:1:1: VARREF 0x557508f70f40 <e23957> {c331} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [RV] <- VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2:1:1:1:2: CCAST 0x557508f3cc60 <e23971> {c331} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1:1:2:1: VARREF 0x557508f71060 <e23966> {c331} @dt=0x557508f1fc20@(G/wu32/1)  B3 [RV] <- VAR 0x557508f458d0 <e10216> {c30} @dt=0x557508edf4e0@(G/w1)  B3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:2:1:2: NOT 0x557508f71180 <e22001> {c358} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1: AND 0x557508fa2f40 <e22000> {c405} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1:1: NOT 0x557508fa3000 <e21998> {c427} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1:1:1: CCAST 0x557508f35cc0 <e23980> {c427} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:2:1:1:1:1: VARREF 0x557508fa30c0 <e23975> {c427} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [RV] <- VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2:1:2:1:2: CCAST 0x557508f29630 <e23989> {c405} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:2:1:2:1: VARREF 0x557508fa31e0 <e23984> {c405} @dt=0x557508f1fc20@(G/wu32/1)  P3 [RV] <- VAR 0x557508f4bef0 <e10288> {c42} @dt=0x557508edf4e0@(G/w1)  P3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: NOT 0x557508fa3300 <e22017> {c428} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1: AND 0x557508fa33c0 <e22016> {c352} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: CCAST 0x557508ef7530 <e23998> {c352} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1: VARREF 0x557508fa3480 <e23993> {c352} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:2: NOT 0x557508fa35a0 <e22015> {c288} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:2:1: OR 0x557508fa3660 <e22014> {c338} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:2:1:1: NOT 0x557508fa3720 <e22011> {c338} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:2:1:1:1: OR 0x557508fa37e0 <e22010> {c323} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:2:1:1:1:1: NOT 0x557508fa38a0 <e22008> {c409} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:2:1:1:1:1:1: CCAST 0x557508f17830 <e24007> {c409} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:2:1:1:1:1:1:1: VARREF 0x557508fa3960 <e24002> {c409} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD0N [RV] <- VAR 0x557508f40640 <e9010> {c86} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD0N [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:2:1:1:1:2: CCAST 0x557508f0c670 <e24016> {c323} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:2:1:1:1:2:1: VARREF 0x557508fa3a80 <e24011> {c323} @dt=0x557508f1fc20@(G/wu32/1)  P4 [RV] <- VAR 0x557508f46aa0 <e10246> {c35} @dt=0x557508edf4e0@(G/w1)  P4 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2:1:2:1:2: NOT 0x557508fa3ba0 <e22013> {c338} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:2:1:2:1: CCAST 0x557508f6f030 <e24025> {c338} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:2:1:2:1:1: VARREF 0x557508fa3c60 <e24020> {c338} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG1VCN [RV] <- VAR 0x557508f72490 <e9067> {c143} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG1VCN [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508f456b0 <e22020> {c247} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN3 [LV] => VAR 0x557508f4cea0 <e8977> {c53} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN3 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508ee2020 <e20944> {c215}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f3ef70 <e22040> {c217} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f16ed0 <e22038> {c217} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: NOT 0x557508f30b10 <e22036> {c217} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x557508ee9540 <e24034> {c216} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x557508f1f460 <e24029> {c216} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x557508ef5670 <e24043> {c219} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x557508f20300 <e24038> {c219} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG2VD [RV] <- VAR 0x557508f73740 <e9080> {c156} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508ebebf0 <e22039> {c217} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [LV] => VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508ec1a20 <e20952> {c220}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f38930 <e22049> {c222} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f39840 <e22047> {c222} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: NOT 0x557508f39940 <e22042> {c222} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x557508ef3850 <e24052> {c221} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x557508f29960 <e24047> {c221} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: AND 0x557508ebc4e0 <e22046> {c314} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508ef3540 <e24061> {c417} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f8ae70 <e24056> {c417} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG1VZ1 [RV] <- VAR 0x557508f72bc0 <e9072> {c148} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG1VZ1 [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x557508f8af90 <e22045> {c314} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508ef5d60 <e24070> {c314} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f8b050 <e24065> {c314} @dt=0x557508f1fc20@(G/wu32/1)  START [RV] <- VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508ebf520 <e22048> {c222} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [LV] => VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508f1d580 <e20960> {c240}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f2b8e0 <e22085> {c242} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f19cc0 <e22098> {c242} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ecf6c0 <e22094> {c242} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f2c910 <e22095> {c242} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f27960 <e22051> {c242} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508ef8070 <e24079> {c241} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f4c3f0 <e24074> {c241} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: OR 0x557508f47780 <e22082> {c424} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508ef7d60 <e24088> {c379} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f9b5b0 <e24083> {c379} @dt=0x557508f1fc20@(G/wu32/1)  START [RV] <- VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: AND 0x557508ec1400 <e22081> {c353} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1: NOT 0x557508ebb8a0 <e22075> {c353} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: AND 0x557508ebc0b0 <e22074> {c399} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:1: CCAST 0x557508ef8ae0 <e24097> {c399} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1:1: VARREF 0x557508ebc170 <e24092> {c399} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2: NOT 0x557508ebc9e0 <e22073> {c363} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1: AND 0x557508ebcaa0 <e22072> {c285} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1: NOT 0x557508ec09b0 <e22061> {c285} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1: AND 0x557508ec0a70 <e22060> {c321} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1: AND 0x557508f712c0 <e22058> {c321} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:1: NOT 0x557508f71380 <e22055> {c316} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:1:1: CCAST 0x557508efb0a0 <e24106> {c316} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:1:1:1: VARREF 0x557508ec25a0 <e24101> {c316} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG1VCN [RV] <- VAR 0x557508f72490 <e9067> {c143} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG1VCN [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:2: NOT 0x557508ec26c0 <e22057> {c346} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:2:1: CCAST 0x557508f01c30 <e24115> {c346} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:1:1:1:2:1:1: VARREF 0x557508ec1c10 <e24110> {c346} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD1N [RV] <- VAR 0x557508f73460 <e9078> {c154} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD1N [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:1:1:2: CCAST 0x557508f03da0 <e24124> {c321} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:1:1:2:1: VARREF 0x557508ea4d40 <e24119> {c321} @dt=0x557508f1fc20@(G/wu32/1)  P5 [RV] <- VAR 0x557508f46e30 <e10252> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2:1:1:2:1:2: NOT 0x557508ea4e60 <e22071> {c285} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1: AND 0x557508ec1d30 <e22070> {c351} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1: OR 0x557508f7b340 <e22068> {c423} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1: OR 0x557508f7b400 <e22066> {c423} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:1: NOT 0x557508f70900 <e22063> {c316} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:1:1: CCAST 0x557508f03a10 <e24133> {c316} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:1:1:1: VARREF 0x557508f709c0 <e24128> {c316} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG1VCN [RV] <- VAR 0x557508f72490 <e9067> {c143} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG1VCN [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:2: NOT 0x557508f9d2a0 <e22065> {c346} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:2:1: CCAST 0x557508f033f0 <e24142> {c346} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:1:2:1:1: VARREF 0x557508f9d360 <e24137> {c346} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD1N [RV] <- VAR 0x557508f73460 <e9078> {c154} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD1N [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:2: CCAST 0x557508f02e10 <e24151> {c423} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:1:2:1: VARREF 0x557508f9cfa0 <e24146> {c423} @dt=0x557508f1fc20@(G/wu32/1)  P5 [RV] <- VAR 0x557508f46e30 <e10252> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2:1:1:2:1:2:1:2: CCAST 0x557508f02620 <e24160> {c351} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:2:1:2:1:2:1: VARREF 0x557508f9d0c0 <e24155> {c351} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG2VCN [RV] <- VAR 0x557508f76990 <e9115> {c191} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG2VCN [VSTATIC]  WIRE
    1:2:3:1:2:2:2:2: NOT 0x557508f518e0 <e22080> {c353} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1: AND 0x557508f519a0 <e22079> {c357} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1:1: NOT 0x557508f51a60 <e22077> {c360} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:2:1:1:1: CCAST 0x557508f02310 <e24169> {c360} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:2:1:1:1:1: VARREF 0x557508f6fab0 <e24164> {c360} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:2:1:2: CCAST 0x557508f04b70 <e24178> {c357} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:2:1:2:1: VARREF 0x557508f6fbd0 <e24173> {c357} @dt=0x557508f1fc20@(G/wu32/1)  P4 [RV] <- VAR 0x557508f46aa0 <e10246> {c35} @dt=0x557508edf4e0@(G/w1)  P4 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f46160 <e22084> {c242} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN0 [LV] => VAR 0x557508f4cd30 <e8976> {c52} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN0 [VSTATIC]  VAR
    1:2:3: COMMENT 0x557508f0cd60 <e20968> {c260}  ALWAYS
    1:2:3: ASSIGNDLY 0x557508f12fa0 <e22123> {c262} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f28bc0 <e22136> {c262} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ecbf80 <e22132> {c262} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f13c80 <e22133> {c262} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f13d80 <e22100> {c262} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f07e60 <e24187> {c261} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ec0cc0 <e24182> {c261} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: AND 0x557508fa3fc0 <e22120> {c430} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: NOT 0x557508fa4080 <e22115> {c430} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: AND 0x557508fa4140 <e22114> {c318} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: NOT 0x557508fa4200 <e22102> {c343} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1:1: CCAST 0x557508f069a0 <e24196> {c343} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1:1: VARREF 0x557508f69c90 <e24191> {c343} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2: NOT 0x557508fa42c0 <e22113> {c332} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1: AND 0x557508fa4380 <e22112> {c369} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1: NOT 0x557508fa4440 <e22106> {c369} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1:1: AND 0x557508fa4500 <e22105> {c304} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:1:1:1: CCAST 0x557508f15250 <e24205> {c304} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1:1:1:1: VARREF 0x557508fa45c0 <e24200> {c304} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [RV] <- VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2:1:1:1:2: CCAST 0x557508f2a8e0 <e24214> {c304} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:1:1:2:1: VARREF 0x557508fa46e0 <e24209> {c304} @dt=0x557508f1fc20@(G/wu32/1)  B0 [RV] <- VAR 0x557508eee1f0 <e10198> {c27} @dt=0x557508edf4e0@(G/w1)  B0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:1:1:2:1:2: NOT 0x557508fa4800 <e22111> {c369} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1: AND 0x557508fa48c0 <e22110> {c444} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1:1: NOT 0x557508fa4980 <e22108> {c427} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:2:1:2:1:1:1: CCAST 0x557508f310e0 <e24223> {c427} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:2:1:1:1:1: VARREF 0x557508fa4a40 <e24218> {c427} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [RV] <- VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3:1:2:2:1:1:2:1:2:1:2: CCAST 0x557508f3df00 <e24232> {c444} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:2:1:2:1:2:1: VARREF 0x557508fa4b60 <e24227> {c444} @dt=0x557508f1fc20@(G/wu32/1)  P0 [RV] <- VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: NOT 0x557508fa4c80 <e22119> {c430} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1: AND 0x557508fa4d40 <e22118> {c438} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:2:1:1: CCAST 0x557508ebad80 <e24241> {c438} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:1:1: VARREF 0x557508fa4e00 <e24236> {c438} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [RV] <- VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3:1:2:2:2:1:2: CCAST 0x557508e9d120 <e24250> {c438} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:2:1:2:1: VARREF 0x557508fa4f20 <e24245> {c438} @dt=0x557508f1fc20@(G/wu32/1)  P1 [RV] <- VAR 0x557508f4b7d0 <e10276> {c40} @dt=0x557508edf4e0@(G/w1)  P1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f1f290 <e22122> {c262} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN0 [LV] => VAR 0x557508f77d90 <e8980> {c56} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN0 [VSTATIC]  VAR
    1:2:3: ASSIGNW 0x557508f54820 <e22140> {c374} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f2e7d0 <e22153> {c374} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ec7800 <e22149> {c374} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508f548e0 <e22150> {c374} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508ebe7c0 <e24259> {c374} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f549a0 <e24254> {c374} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN3 [RV] <- VAR 0x557508ef28f0 <e8973> {c49} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN3 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f54ac0 <e22139> {c374} @dt=0x557508f1fc20@(G/wu32/1)  P7 [LV] => VAR 0x557508f4b0b0 <e10264> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508eec250 <e22157> {c309} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f34930 <e22170> {c309} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ec2040 <e22166> {c309} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508eec5a0 <e22167> {c309} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f0bf80 <e24268> {c309} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508ecd860 <e24263> {c309} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN1 [RV] <- VAR 0x557508f77c20 <e8979> {c55} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN1 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ecd980 <e22156> {c309} @dt=0x557508f1fc20@(G/wu32/1)  P1 [LV] => VAR 0x557508f4b7d0 <e10276> {c40} @dt=0x557508edf4e0@(G/w1)  P1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508f47210 <e22174> {c364} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f0c9e0 <e22187> {c364} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508eced00 <e22183> {c364} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508f472d0 <e22184> {c364} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f48f90 <e24277> {c364} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f47390 <e24272> {c364} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN2 [RV] <- VAR 0x557508f4d010 <e8978> {c54} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f474b0 <e22173> {c364} @dt=0x557508f1fc20@(G/wu32/1)  P2 [LV] => VAR 0x557508f4bb60 <e10282> {c41} @dt=0x557508edf4e0@(G/w1)  P2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508f59ac0 <e22191> {c388} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ee5e70 <e22204> {c388} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ebbbb0 <e22200> {c388} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508f59b80 <e22201> {c388} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f49b70 <e24286> {c388} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f59c40 <e24281> {c388} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN2 [RV] <- VAR 0x557508ee0d40 <e8974> {c50} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f59d60 <e22190> {c388} @dt=0x557508f1fc20@(G/wu32/1)  P6 [LV] => VAR 0x557508f4ad20 <e10258> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508ef4980 <e22208> {c299} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508eae9d0 <e22221> {c299} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ec3700 <e22217> {c299} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508ef4a80 <e22218> {c299} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f2e460 <e24295> {c299} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508ec90e0 <e24290> {c299} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN1 [RV] <- VAR 0x557508ee22f0 <e8975> {c51} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN1 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ec9200 <e22207> {c299} @dt=0x557508f1fc20@(G/wu32/1)  P5 [LV] => VAR 0x557508f46e30 <e10252> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508eff890 <e22225> {c293} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508edeb00 <e22238> {c293} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ec33c0 <e22234> {c293} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508efff80 <e22235> {c293} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508edb6c0 <e24304> {c293} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508ec69e0 <e24299> {c293} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN3 [RV] <- VAR 0x557508f4cea0 <e8977> {c53} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN3 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ec6b00 <e22224> {c293} @dt=0x557508f1fc20@(G/wu32/1)  P3 [LV] => VAR 0x557508f4bef0 <e10288> {c42} @dt=0x557508edf4e0@(G/w1)  P3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508f5adb0 <e22247> {c392} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f32bb0 <e22260> {c392} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ed7f40 <e22256> {c392} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508f5ae70 <e22257> {c392} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f5af30 <e22240> {c392} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f4b5b0 <e24313> {c392} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f5aff0 <e24308> {c392} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x557508f5b110 <e22244> {c392} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508fa0900 <e22243> {c416} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x557508f355a0 <e24322> {c415} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x557508ecdee0 <e24317> {c415} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: CCAST 0x557508f0b720 <e24331> {c410} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508fa09c0 <e24326> {c410} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f5b320 <e22246> {c392} @dt=0x557508f1fc20@(G/wu32/1)  CNTVCON2 [LV] => VAR 0x557508f4c280 <e10294> {c43} @dt=0x557508edf4e0@(G/w1)  CNTVCON2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508ee3b60 <e22267> {c317} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508efc140 <e22280> {c317} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508eccfc0 <e22276> {c317} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508ee4030 <e22277> {c317} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508ee4380 <e22262> {c317} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f31960 <e24340> {c317} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ed0c60 <e24335> {c317} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x557508f5c310 <e22264> {c391} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f0bd40 <e24349> {c391} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f5c3d0 <e24344> {c391} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ed0fa0 <e22266> {c317} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVCON1 [LV] => VAR 0x557508f40c00 <e9014> {c90} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVCON1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508ef71b0 <e22290> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f33ad0 <e22303> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ec07c0 <e22299> {c297} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508ef78a0 <e22300> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: AND 0x557508ef8190 <e22285> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x557508ef8290 <e22282> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508ee7020 <e24358> {c297} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508ec83e0 <e24353> {c297} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:1:2:1:2: NOT 0x557508ef95f0 <e22284> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:2:1: CCAST 0x557508eedc90 <e24367> {c297} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1: VARREF 0x557508ec8500 <e24362> {c297} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x557508ef99c0 <e22287> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f28d00 <e24376> {c297} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508ec8720 <e24371> {c297} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ec8840 <e22289> {c297} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [LV] => VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f65e10 <e22312> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508e9bd40 <e22325> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ec2a00 <e22321> {c421} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508f65ed0 <e22322> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: OR 0x557508f65f90 <e22307> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x557508f66050 <e22305> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508ee9b80 <e24385> {c421} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508f66110 <e24380> {c421} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:1:2:1:2: CCAST 0x557508f246d0 <e24394> {c437} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x557508f641d0 <e24389> {c437} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x557508f66410 <e22309> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508ee85d0 <e24403> {c421} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f664d0 <e24398> {c421} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f665f0 <e22311> {c421} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [LV] => VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f57180 <e22329> {c381} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f15ef0 <e22342> {c381} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ed3b00 <e22338> {c381} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508f57240 <e22339> {c381} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508ef41d0 <e24412> {c381} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f57300 <e24407> {c381} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN0 [RV] <- VAR 0x557508f4cd30 <e8976> {c52} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f57420 <e22328> {c381} @dt=0x557508f1fc20@(G/wu32/1)  P4 [LV] => VAR 0x557508f46aa0 <e10246> {c35} @dt=0x557508edf4e0@(G/w1)  P4 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508f58900 <e22346> {c385} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f195a0 <e22359> {c385} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ec5780 <e22355> {c385} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508f589c0 <e22356> {c385} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508ee8340 <e24421> {c385} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f58a80 <e24416> {c385} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN0 [RV] <- VAR 0x557508f77d90 <e8980> {c56} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f58ba0 <e22345> {c385} @dt=0x557508f1fc20@(G/wu32/1)  P0 [LV] => VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508f5d8c0 <e22365> {c400} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f5d980 <e22363> {c400} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CCAST 0x557508eca120 <e24430> {c425} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x557508f6b3d0 <e24425> {c425} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:1:2: NOT 0x557508f5dc50 <e22362> {c400} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f48200 <e24439> {c400} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f5dd10 <e24434> {c400} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVCON1 [RV] <- VAR 0x557508f40c00 <e9014> {c90} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVCON1 [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508f5de60 <e22364> {c400} @dt=0x557508f1fc20@(G/wu32/1)  CNTVCO2 [LV] => VAR 0x557508f4c610 <e10300> {c44} @dt=0x557508edf4e0@(G/w1)  CNTVCO2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508f6d700 <e22369> {c441} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508efac10 <e22382> {c441} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f59580 <e22378> {c441} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508f6d7c0 <e22379> {c441} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f4c510 <e24448> {c441} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f6d880 <e24443> {c441} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [RV] <- VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508f6d9a0 <e22368> {c441} @dt=0x557508f1fc20@(G/wu32/1)  READY [LV] => VAR 0x557508f4c9a0 <e10306> {c45} @dt=0x557508edf4e0@(G/w1)  READY [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508ee8140 <e22389> {c311} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f2ab00 <e22402> {c311} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f5b1d0 <e22398> {c311} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508ee8490 <e22399> {c311} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f5f4a0 <e22384> {c311} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508ed5530 <e24457> {c311} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ece220 <e24452> {c311} @dt=0x557508f1fc20@(G/wu32/1)  P0 [RV] <- VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508ee9220 <e22386> {c311} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508e9fd60 <e24466> {c311} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508ece340 <e24461> {c311} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX3 [RV] <- VAR 0x557508f77f00 <e8981> {c57} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX3 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ece560 <e22388> {c311} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD3N [LV] => VAR 0x557508eb9e40 <e9008> {c84} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD3N [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f52690 <e22409> {c365} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ef1010 <e22422> {c365} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ed8e60 <e22418> {c365} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508ebcfc0 <e22419> {c365} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508ebd080 <e22404> {c365} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508eda330 <e24475> {c365} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ebd140 <e24470> {c365} @dt=0x557508f1fc20@(G/wu32/1)  P0 [RV] <- VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508ebd260 <e22406> {c365} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f4b340 <e24484> {c365} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508ebd320 <e24479> {c365} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX2 [RV] <- VAR 0x557508ea0430 <e8982> {c58} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ebd440 <e22408> {c365} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD2N [LV] => VAR 0x557508f71d60 <e9062> {c138} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD2N [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f581e0 <e22429> {c384} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f2a110 <e22442> {c384} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f68480 <e22438> {c384} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508f582a0 <e22439> {c384} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f58360 <e22424> {c384} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f16d90 <e24493> {c384} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f58420 <e24488> {c384} @dt=0x557508f1fc20@(G/wu32/1)  P0 [RV] <- VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f58540 <e22426> {c384} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508edcd70 <e24502> {c384} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f58600 <e24497> {c384} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX1 [RV] <- VAR 0x557508ea05a0 <e8983> {c59} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX1 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f58720 <e22428> {c384} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD1N [LV] => VAR 0x557508f73460 <e9078> {c154} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD1N [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f4a530 <e22449> {c313} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f11d40 <e22462> {c313} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f51790 <e22458> {c313} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508ee5110 <e22459> {c313} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508ee55e0 <e22444> {c313} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f1de40 <e24511> {c313} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ecf260 <e24506> {c313} @dt=0x557508f1fc20@(G/wu32/1)  P0 [RV] <- VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508ee5930 <e22446> {c313} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508ecd670 <e24520> {c313} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508ecf380 <e24515> {c313} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX0 [RV] <- VAR 0x557508ea0710 <e8984> {c60} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ecf5a0 <e22448> {c313} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD0N [LV] => VAR 0x557508f40640 <e9010> {c86} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD0N [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f55850 <e22468> {c377} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f1c100 <e22481> {c377} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ed94e0 <e22477> {c377} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508f55910 <e22478> {c377} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f559d0 <e22464> {c377} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f4c8a0 <e24529> {c377} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f55a90 <e24524> {c377} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:1:2:2: CCAST 0x557508eda670 <e24538> {c411} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x557508f79c60 <e24533> {c411} @dt=0x557508f1fc20@(G/wu32/1)  READY [RV] <- VAR 0x557508f4c9a0 <e10306> {c45} @dt=0x557508edf4e0@(G/w1)  READY [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f55de0 <e22467> {c377} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG1VZ1 [LV] => VAR 0x557508f72bc0 <e9072> {c148} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG1VZ1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f6db40 <e22488> {c442} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508eefa20 <e22501> {c442} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ed9b60 <e22497> {c442} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f6dc00 <e22498> {c442} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f6dcc0 <e22483> {c442} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508e9b4b0 <e24547> {c442} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f6dd80 <e24542> {c442} @dt=0x557508f1fc20@(G/wu32/1)  READY [RV] <- VAR 0x557508f4c9a0 <e10306> {c45} @dt=0x557508edf4e0@(G/w1)  READY [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f6dea0 <e22485> {c442} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f3fec0 <e24556> {c442} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f6df60 <e24551> {c442} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508f6e080 <e22487> {c442} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [LV] => VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f55ff0 <e22507> {c378} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f560b0 <e22505> {c378} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: NOT 0x557508f56170 <e22503> {c378} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x557508e9fbe0 <e24565> {c378} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x557508f56230 <e24560> {c378} @dt=0x557508f1fc20@(G/wu32/1)  READY [RV] <- VAR 0x557508f4c9a0 <e10306> {c45} @dt=0x557508edf4e0@(G/w1)  READY [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x557508f05850 <e24574> {c410} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x557508f55c90 <e24569> {c410} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f56560 <e22506> {c378} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG2VD1 [LV] => VAR 0x557508f72d30 <e9073> {c149} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f533b0 <e22513> {c370} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f077c0 <e22526> {c370} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f48e10 <e22522> {c370} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508f53470 <e22523> {c370} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f6f550 <e24583> {c409} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508ed39e0 <e24578> {c409} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD0N [RV] <- VAR 0x557508f40640 <e9010> {c86} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD0N [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x557508f53710 <e22510> {c370} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f48bd0 <e24592> {c370} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f537d0 <e24587> {c370} @dt=0x557508f1fc20@(G/wu32/1)  P4 [RV] <- VAR 0x557508f46aa0 <e10246> {c35} @dt=0x557508edf4e0@(G/w1)  P4 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f538f0 <e22512> {c370} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG1VCN [LV] => VAR 0x557508f72490 <e9067> {c143} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG1VCN [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f68030 <e22542> {c426} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f04340 <e22555> {c426} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f48730 <e22551> {c426} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f680f0 <e22552> {c426} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f681b0 <e22534> {c426} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508ec2f60 <e22533> {c434} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x557508ec3020 <e22528> {c316} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: CCAST 0x557508f137d0 <e24601> {c316} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1: VARREF 0x557508f4c780 <e24596> {c316} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG1VCN [RV] <- VAR 0x557508f72490 <e9067> {c143} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG1VCN [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: OR 0x557508ec30e0 <e22532> {c324} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: NOT 0x557508e9fea0 <e22530> {c346} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1: CCAST 0x557508f18be0 <e24610> {c346} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1:1: VARREF 0x557508e9ff60 <e24605> {c346} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD1N [RV] <- VAR 0x557508f73460 <e9078> {c154} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD1N [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2:2: CCAST 0x557508f08d40 <e24619> {c324} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:2:1: VARREF 0x557508ea0080 <e24614> {c324} @dt=0x557508f1fc20@(G/wu32/1)  P5 [RV] <- VAR 0x557508f46e30 <e10252> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f683c0 <e22539> {c426} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508f7dd30 <e22538> {c294} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508f7ddf0 <e22536> {c346} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508f0aae0 <e24628> {c346} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508ebe5b0 <e24623> {c346} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD1N [RV] <- VAR 0x557508f73460 <e9078> {c154} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD1N [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508f0dc80 <e24637> {c294} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f7deb0 <e24632> {c294} @dt=0x557508f1fc20@(G/wu32/1)  P5 [RV] <- VAR 0x557508f46e30 <e10252> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f685d0 <e22541> {c426} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG2VCN [LV] => VAR 0x557508f76990 <e9115> {c191} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG2VCN [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f57a30 <e22571> {c383} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f1c000 <e22584> {c383} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f485b0 <e22580> {c383} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f57af0 <e22581> {c383} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f57bb0 <e22563> {c383} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508edbd00 <e22562> {c344} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x557508f93990 <e22557> {c371} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: CCAST 0x557508f36a50 <e24646> {c371} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1: VARREF 0x557508f93a50 <e24641> {c371} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG2VCN [RV] <- VAR 0x557508f76990 <e9115> {c191} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG2VCN [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: OR 0x557508f93b70 <e22561> {c398} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: NOT 0x557508f93c30 <e22559> {c372} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1: CCAST 0x557508f0f380 <e24655> {c372} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1:1: VARREF 0x557508f93cf0 <e24650> {c372} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD2N [RV] <- VAR 0x557508f71d60 <e9062> {c138} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD2N [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2:2: CCAST 0x557508f2ba20 <e24664> {c398} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:2:1: VARREF 0x557508f93e10 <e24659> {c398} @dt=0x557508f1fc20@(G/wu32/1)  P6 [RV] <- VAR 0x557508f4ad20 <e10258> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f57dc0 <e22568> {c383} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508f9e620 <e22567> {c366} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508f9e6e0 <e22565> {c372} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508ef51e0 <e24673> {c372} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508f51d60 <e24668> {c372} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD2N [RV] <- VAR 0x557508f71d60 <e9062> {c138} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD2N [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508f2ac40 <e24682> {c366} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f9e7a0 <e24677> {c366} @dt=0x557508f1fc20@(G/wu32/1)  P6 [RV] <- VAR 0x557508f4ad20 <e10258> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f57fd0 <e22570> {c383} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG3VCN [LV] => VAR 0x557508f732f0 <e9077> {c153} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG3VCN [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f60d00 <e22600> {c407} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f12360 <e22613> {c407} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ebf210 <e22609> {c407} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f60dc0 <e22610> {c407} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f60e80 <e22592> {c407} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508fa1b60 <e22591> {c404} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x557508fa1c20 <e22586> {c292} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: CCAST 0x557508f3c400 <e24691> {c292} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1: VARREF 0x557508f629e0 <e24686> {c292} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG3VCN [RV] <- VAR 0x557508f732f0 <e9077> {c153} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG3VCN [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: OR 0x557508fa1ce0 <e22590> {c303} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: NOT 0x557508fa1da0 <e22588> {c348} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1: CCAST 0x557508f26a10 <e24700> {c348} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1:1: VARREF 0x557508fa1e60 <e24695> {c348} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD3N [RV] <- VAR 0x557508eb9e40 <e9008> {c84} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD3N [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2:2: CCAST 0x557508ef4bc0 <e24709> {c303} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:2:1: VARREF 0x557508fa1f80 <e24704> {c303} @dt=0x557508f1fc20@(G/wu32/1)  P7 [RV] <- VAR 0x557508f4b0b0 <e10264> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f61090 <e22597> {c407} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508f8f550 <e22596> {c322} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508f8f610 <e22594> {c348} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508f18170 <e24718> {c348} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508f7eed0 <e24713> {c348} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD3N [RV] <- VAR 0x557508eb9e40 <e9008> {c84} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD3N [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508f10090 <e24727> {c322} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f8f6d0 <e24722> {c322} @dt=0x557508f1fc20@(G/wu32/1)  P7 [RV] <- VAR 0x557508f4b0b0 <e10264> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f612a0 <e22599> {c407} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG4VCN [LV] => VAR 0x557508f74fb0 <e9097> {c173} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG4VCN [VSTATIC]  WIRE
    1:2: CFUNC 0x557508ea44e0 <e21565> {c293}  _settle__TOP__2 [SLOW] [STATICU]
    1:2:3: ASSIGNW 0x557508f36f30 <e22617> {c293} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f35b10 <e22630> {c293} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f735d0 <e22626> {c293} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508f1eb40 <e22627> {c293} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f23940 <e24736> {c293} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508ec35e0 <e24731> {c293} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN3 [RV] <- VAR 0x557508f4cea0 <e8977> {c53} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN3 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508eeb280 <e22616> {c293} @dt=0x557508f1fc20@(G/wu32/1)  P3 [LV] => VAR 0x557508f4bef0 <e10288> {c42} @dt=0x557508edf4e0@(G/w1)  P3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508ef55b0 <e22634> {c309} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f40060 <e22647> {c309} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f72320 <e22643> {c309} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508ee35d0 <e22644> {c309} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f11170 <e24745> {c309} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f35de0 <e24740> {c309} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN1 [RV] <- VAR 0x557508f77c20 <e8979> {c55} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN1 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f36850 <e22633> {c309} @dt=0x557508f1fc20@(G/wu32/1)  P1 [LV] => VAR 0x557508f4b7d0 <e10276> {c40} @dt=0x557508edf4e0@(G/w1)  P1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508f04fa0 <e22651> {c364} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ef0ec0 <e22664> {c364} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508eb9fb0 <e22660> {c364} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508f38f50 <e22661> {c364} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f3bde0 <e24754> {c364} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508efa1d0 <e24749> {c364} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN2 [RV] <- VAR 0x557508f4d010 <e8978> {c54} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ef97e0 <e22650> {c364} @dt=0x557508f1fc20@(G/wu32/1)  P2 [LV] => VAR 0x557508f4bb60 <e10282> {c41} @dt=0x557508edf4e0@(G/w1)  P2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508ee66c0 <e22673> {c392} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508eee470 <e22686> {c392} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508eb9cd0 <e22682> {c392} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508f09220 <e22683> {c392} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f62b30 <e22666> {c392} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508eba1c0 <e24763> {c392} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f15d10 <e24758> {c392} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x557508f21f00 <e22670> {c392} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508f3cfd0 <e22669> {c416} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x557508f37070 <e24772> {c415} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x557508f15520 <e24767> {c415} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:2:1:2: CCAST 0x557508f39a80 <e24781> {c410} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f19aa0 <e24776> {c410} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f1c4a0 <e22672> {c392} @dt=0x557508f1fc20@(G/wu32/1)  CNTVCON2 [LV] => VAR 0x557508f4c280 <e10294> {c43} @dt=0x557508edf4e0@(G/w1)  CNTVCON2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508ef3a70 <e22690> {c374} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f2aa00 <e22703> {c374} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ea0880 <e22699> {c374} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508efbbb0 <e22700> {c374} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f293f0 <e24790> {c374} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f01100 <e24785> {c374} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN3 [RV] <- VAR 0x557508ef28f0 <e8973> {c49} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN3 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f00df0 <e22689> {c374} @dt=0x557508f1fc20@(G/wu32/1)  P7 [LV] => VAR 0x557508f4b0b0 <e10264> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508eeb910 <e22710> {c317} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f3bca0 <e22723> {c317} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508eefc10 <e22719> {c317} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508efbf30 <e22720> {c317} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508ef8a20 <e22705> {c317} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f11790 <e24799> {c317} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508eef390 <e24794> {c317} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x557508f02d50 <e22707> {c391} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f25d00 <e24808> {c391} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508ee4610 <e24803> {c391} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ee3060 <e22709> {c317} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVCON1 [LV] => VAR 0x557508f40c00 <e9014> {c90} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVCON1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508ee2140 <e22727> {c388} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ee7800 <e22740> {c388} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ebe8e0 <e22736> {c388} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508ee2dd0 <e22737> {c388} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f2c360 <e24817> {c388} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f17e10 <e24812> {c388} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN2 [RV] <- VAR 0x557508ee0d40 <e8974> {c50} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f16400 <e22726> {c388} @dt=0x557508f1fc20@(G/wu32/1)  P6 [LV] => VAR 0x557508f4ad20 <e10258> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508ee0eb0 <e22750> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f212e0 <e22763> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508ee0500 <e22759> {c297} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f13ec0 <e22760> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: AND 0x557508efdcb0 <e22745> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x557508efc460 <e22742> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508f27480 <e24826> {c297} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508ef1fb0 <e24821> {c297} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:1:2:1:2: NOT 0x557508ef8e40 <e22744> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:2:1: CCAST 0x557508f2f550 <e24835> {c297} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1: VARREF 0x557508ef8c40 <e24830> {c297} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x557508f3a030 <e22747> {c297} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f38a70 <e24844> {c297} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508efc260 <e24839> {c297} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508efc9d0 <e22749> {c297} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [LV] => VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f05e10 <e22767> {c299} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f33bf0 <e22780> {c299} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508eded90 <e22776> {c299} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508ef3790 <e22777> {c299} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f1a420 <e24853> {c299} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f00930 <e24848> {c299} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN1 [RV] <- VAR 0x557508ee22f0 <e8975> {c51} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN1 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f01d90 <e22766> {c299} @dt=0x557508f1fc20@(G/wu32/1)  P5 [LV] => VAR 0x557508f46e30 <e10252> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508f2f410 <e22789> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ef6cd0 <e22802> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f189e0 <e22798> {c421} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508f1c960 <e22799> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: OR 0x557508efb300 <e22784> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x557508f0a630 <e22782> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508f197e0 <e24862> {c421} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508f1e360 <e24857> {c421} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:1:2:1:2: CCAST 0x557508f06510 <e24871> {c437} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x557508f1d7e0 <e24866> {c437} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:2: NOT 0x557508f03330 <e22786> {c421} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f32350 <e24880> {c421} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f1d160 <e24875> {c421} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f1ce00 <e22788> {c421} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [LV] => VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508ef5e80 <e22806> {c381} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f24e80 <e22819> {c381} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f23740 <e22815> {c381} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508ef3970 <e22816> {c381} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f0a3f0 <e24889> {c381} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f09fd0 <e24884> {c381} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ACVQN0 [RV] <- VAR 0x557508f4cd30 <e8976> {c52} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f09c40 <e22805> {c381} @dt=0x557508f1fc20@(G/wu32/1)  P4 [LV] => VAR 0x557508f46aa0 <e10246> {c35} @dt=0x557508edf4e0@(G/w1)  P4 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508ee25b0 <e22823> {c385} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508edfa50 <e22836> {c385} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508e9fa40 <e22832> {c385} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508ee2a80 <e22833> {c385} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f01f90 <e24898> {c385} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f0e630 <e24893> {c385} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__MRVQN0 [RV] <- VAR 0x557508f77d90 <e8980> {c56} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f14b70 <e22822> {c385} @dt=0x557508f1fc20@(G/wu32/1)  P0 [LV] => VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508f6cea0 <e22842> {c400} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f3e060 <e22840> {c400} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CCAST 0x557508f23f60 <e24907> {c425} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x557508f1be20 <e24902> {c425} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:1:2: NOT 0x557508f18030 <e22839> {c400} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f04100 <e24916> {c400} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f1bb40 <e24911> {c400} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVCON1 [RV] <- VAR 0x557508f40c00 <e9014> {c90} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVCON1 [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508f1aa70 <e22841> {c400} @dt=0x557508f1fc20@(G/wu32/1)  CNTVCO2 [LV] => VAR 0x557508f4c610 <e10300> {c44} @dt=0x557508edf4e0@(G/w1)  CNTVCO2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508f3fd80 <e22859> {c362} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ef26c0 <e22872> {c362} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f3adb0 <e22868> {c362} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f12980 <e22869> {c362} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f24f80 <e22854> {c362} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x557508f08c00 <e22853> {c361} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x557508f063d0 <e22847> {c361} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: OR 0x557508f06ac0 <e22846> {c386} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:1: CCAST 0x557508f05bd0 <e24925> {c386} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1:1: VARREF 0x557508ef2fb0 <e24920> {c386} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:1:2:1:1:1:1:2: NOT 0x557508f085e0 <e22845> {c394} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:2:1: CCAST 0x557508f32970 <e24934> {c394} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:2:1:1: VARREF 0x557508eed730 <e24929> {c394} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVCON1 [RV] <- VAR 0x557508f40c00 <e9014> {c90} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVCON1 [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: NOT 0x557508f07fc0 <e22852> {c361} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: OR 0x557508f27f80 <e22851> {c375} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1: NOT 0x557508f20d20 <e22849> {c375} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1:1: CCAST 0x557508f00b30 <e24943> {c375} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1:1:1: VARREF 0x557508ef0290 <e24938> {c375} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:1:2:1:1:2:1:2: CCAST 0x557508ef9c00 <e24952> {c394} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:2:1: VARREF 0x557508ee2810 <e24947> {c394} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVCON1 [RV] <- VAR 0x557508f40c00 <e9014> {c90} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVCON1 [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x557508f02740 <e22856> {c362} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508ee2460 <e24961> {c362} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508edfcb0 <e24956> {c362} @dt=0x557508f1fc20@(G/wu32/1)  START [RV] <- VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508efa8b0 <e22858> {c362} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG3VD [LV] => VAR 0x557508f71910 <e9059> {c135} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG3VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f59a00 <e22884> {c308} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f3a9d0 <e22897> {c308} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f3b4a0 <e22893> {c308} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f58840 <e22894> {c308} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508ee6ee0 <e22876> {c308} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508eedb50 <e22875> {c336} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508f3d110 <e24970> {c336} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508f0da80 <e24965> {c336} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: CCAST 0x557508f12ac0 <e24979> {c336} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x557508f0a1f0 <e24974> {c336} @dt=0x557508f1fc20@(G/wu32/1)  A0 [RV] <- VAR 0x557508f45c60 <e10222> {c31} @dt=0x557508edf4e0@(G/w1)  A0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f05a90 <e22881> {c308} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508ee9f80 <e22880> {c315} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508ef5b10 <e22878> {c393} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508f0cb20 <e24988> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508f1d380 <e24983> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508f3ca20 <e24997> {c315} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f244d0 <e24992> {c315} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX0 [RV] <- VAR 0x557508ea0710 <e8984> {c60} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f27280 <e22883> {c308} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG2VX [LV] => VAR 0x557508eb9b60 <e9006> {c82} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG2VX [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f3af90 <e22909> {c340} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508edf420 <e22922> {c340} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f3ba80 <e22918> {c340} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f3c8e0 <e22919> {c340} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f13690 <e22901> {c340} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508f37f40 <e22900> {c431} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508f280c0 <e25006> {c431} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508f03f00 <e25001> {c431} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: CCAST 0x557508ef2a60 <e25015> {c431} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x557508eec830 <e25010> {c431} @dt=0x557508f1fc20@(G/wu32/1)  A2 [RV] <- VAR 0x557508f46380 <e10234> {c33} @dt=0x557508edf4e0@(G/w1)  A2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f0bc00 <e22906> {c340} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508f10640 <e22905> {c307} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508f165e0 <e22903> {c393} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508efd2c0 <e25024> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508ee9cd0 <e25019> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508f35fe0 <e25033> {c307} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508eedde0 <e25028> {c307} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX2 [RV] <- VAR 0x557508ea0430 <e8982> {c58} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ee1ab0 <e22908> {c340} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG4VX [LV] => VAR 0x557508f42d10 <e9037> {c113} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG4VX [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f35460 <e22934> {c345} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f3f070 <e22947> {c345} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f3c0a0 <e22943> {c345} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f32110 <e22944> {c345} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f3b680 <e22926> {c345} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508f292b0 <e22925> {c290} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508f250c0 <e25042> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508f078e0 <e25037> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: CCAST 0x557508f19e00 <e25051> {c290} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x557508f49a50 <e25046> {c290} @dt=0x557508f1fc20@(G/wu32/1)  A1 [RV] <- VAR 0x557508f45ff0 <e10228> {c32} @dt=0x557508edf4e0@(G/w1)  A1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f2d6f0 <e22931> {c345} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508f3e680 <e22930> {c347} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508f3f690 <e22928> {c393} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508f3b7c0 <e25060> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508ee9620 <e25055> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508f09360 <e25069> {c347} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508eeece0 <e25064> {c347} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX1 [RV] <- VAR 0x557508ea05a0 <e8983> {c59} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX1 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ef1900 <e22933> {c345} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG3VX [LV] => VAR 0x557508f435b0 <e9043> {c119} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG3VX [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f02840 <e22959> {c368} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508eac720 <e22972> {c368} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f3c6c0 <e22968> {c368} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f046b0 <e22969> {c368} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508efdb70 <e22951> {c368} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508eff170 <e22950> {c291} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508f340c0 <e25078> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508efec80 <e25073> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: CCAST 0x557508f263f0 <e25087> {c291} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x557508efe6a0 <e25082> {c291} @dt=0x557508f1fc20@(G/wu32/1)  A3 [RV] <- VAR 0x557508f46710 <e10240> {c34} @dt=0x557508edf4e0@(G/w1)  A3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508eff270 <e22956> {c368} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508efe190 <e22955> {c335} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508efe880 <e22953> {c393} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508eff3b0 <e25096> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508efd890 <e25091> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508eff9d0 <e25105> {c335} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508efd580 <e25100> {c335} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX3 [RV] <- VAR 0x557508f77f00 <e8981> {c57} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX3 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508efcfa0 <e22958> {c368} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG5VX [LV] => VAR 0x557508f721b0 <e9065> {c141} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG5VX [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508ef1760 <e22976> {c441} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ee6920 <e22989> {c441} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f38d30 <e22985> {c441} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x557508f31020 <e22986> {c441} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f0ed60 <e25114> {c441} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f22860 <e25109> {c441} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__READYN [RV] <- VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508f24ca0 <e22975> {c441} @dt=0x557508f1fc20@(G/wu32/1)  READY [LV] => VAR 0x557508f4c9a0 <e10306> {c45} @dt=0x557508edf4e0@(G/w1)  READY [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: ASSIGNW 0x557508eebfe0 <e22996> {c311} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ef83d0 <e23009> {c311} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f39350 <e23005> {c311} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508f03ce0 <e23006> {c311} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f04ab0 <e22991> {c311} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f0c430 <e25123> {c311} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f33ec0 <e25118> {c311} @dt=0x557508f1fc20@(G/wu32/1)  P0 [RV] <- VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508eeaa30 <e22993> {c311} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f08100 <e25132> {c311} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508ee1260 <e25127> {c311} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX3 [RV] <- VAR 0x557508f77f00 <e8981> {c57} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX3 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ee5bc0 <e22995> {c311} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD3N [LV] => VAR 0x557508eb9e40 <e9008> {c84} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD3N [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f02f30 <e23016> {c365} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f48ab0 <e23029> {c365} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f39660 <e23025> {c365} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508f03550 <e23026> {c365} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f09840 <e23011> {c365} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f09980 <e25141> {c365} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508ef9410 <e25136> {c365} @dt=0x557508f1fc20@(G/wu32/1)  P0 [RV] <- VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f05990 <e23013> {c365} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f3db80 <e25150> {c365} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508ef9100 <e25145> {c365} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX2 [RV] <- VAR 0x557508ea0430 <e8982> {c58} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508efb5c0 <e23015> {c365} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD2N [LV] => VAR 0x557508f71d60 <e9062> {c138} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD2N [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508ef06b0 <e23036> {c384} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f6f270 <e23049> {c384} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f37330 <e23045> {c384} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508ef2bb0 <e23046> {c384} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508efa3b0 <e23031> {c384} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508ef2570 <e25159> {c384} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f0c800 <e25154> {c384} @dt=0x557508f1fc20@(G/wu32/1)  P0 [RV] <- VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508eed330 <e23033> {c384} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f0d210 <e25168> {c384} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f0c110 <e25163> {c384} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX1 [RV] <- VAR 0x557508ea05a0 <e8983> {c59} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX1 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f0b9e0 <e23035> {c384} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD1N [LV] => VAR 0x557508f73460 <e9078> {c154} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD1N [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508ef7fb0 <e23056> {c313} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508f78070 <e23069> {c313} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f34380 <e23065> {c313} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508f262b0 <e23066> {c313} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508ee5450 <e23051> {c313} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f3e1a0 <e25177> {c313} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f07170 <e25172> {c313} @dt=0x557508f1fc20@(G/wu32/1)  P0 [RV] <- VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508ee6a00 <e23053> {c313} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f047f0 <e25186> {c313} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508ee8720 <e25181> {c313} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX0 [RV] <- VAR 0x557508ea0710 <e8984> {c60} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ef0940 <e23055> {c313} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD0N [LV] => VAR 0x557508f40640 <e9010> {c86} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD0N [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508efd180 <e23075> {c377} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ef1bd0 <e23088> {c377} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f34710 <e23084> {c377} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508efa4b0 <e23085> {c377} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508efaad0 <e23071> {c377} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f15940 <e25195> {c377} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f00380 <e25190> {c377} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:1:2:2: CCAST 0x557508f256e0 <e25204> {c411} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1: VARREF 0x557508effda0 <e25199> {c411} @dt=0x557508f1fc20@(G/wu32/1)  READY [RV] <- VAR 0x557508f4c9a0 <e10306> {c45} @dt=0x557508edf4e0@(G/w1)  READY [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508eff670 <e23074> {c377} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG1VZ1 [LV] => VAR 0x557508f72bc0 <e9072> {c148} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG1VZ1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f37920 <e23095> {c442} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ec0b30 <e23108> {c442} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f34b60 <e23104> {c442} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508ef00f0 <e23105> {c442} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f23e20 <e23090> {c442} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x557508f2e220 <e25213> {c442} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x557508f23c00 <e25208> {c442} @dt=0x557508f1fc20@(G/wu32/1)  READY [RV] <- VAR 0x557508f4c9a0 <e10306> {c45} @dt=0x557508edf4e0@(G/w1)  READY [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508ef5fc0 <e23092> {c442} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f2ca50 <e25222> {c442} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f23520 <e25217> {c442} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:2: VARREF 0x557508f231c0 <e23094> {c442} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADSH [LV] => VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508efbab0 <e23114> {c378} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508efb1c0 <e23112> {c378} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: NOT 0x557508ef4090 <e23110> {c378} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x557508f34f80 <e25231> {c378} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x557508f04dc0 <e25226> {c378} @dt=0x557508f1fc20@(G/wu32/1)  READY [RV] <- VAR 0x557508f4c9a0 <e10306> {c45} @dt=0x557508edf4e0@(G/w1)  READY [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CCAST 0x557508f14ed0 <e25240> {c410} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x557508f083c0 <e25235> {c410} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT0 [RV] <- VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f0ada0 <e23113> {c378} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG2VD1 [LV] => VAR 0x557508f72d30 <e9073> {c149} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD1 [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f050a0 <e23120> {c370} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ee76f0 <e23133> {c370} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f35240 <e23129> {c370} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: OR 0x557508f013e0 <e23130> {c370} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f39090 <e25249> {c409} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508efb8d0 <e25244> {c409} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD0N [RV] <- VAR 0x557508f40640 <e9010> {c86} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD0N [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x557508f012e0 <e23117> {c370} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f2a250 <e25258> {c370} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508efef90 <e25253> {c370} @dt=0x557508f1fc20@(G/wu32/1)  P4 [RV] <- VAR 0x557508f46aa0 <e10246> {c35} @dt=0x557508edf4e0@(G/w1)  P4 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f017e0 <e23119> {c370} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG1VCN [LV] => VAR 0x557508f72490 <e9067> {c143} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG1VCN [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508efda70 <e23150> {c387} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508eec180 <e23163> {c387} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f38650 <e23159> {c387} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508ee6250 <e23160> {c387} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508ee4ca0 <e23145> {c387} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x557508ee9a40 <e23144> {c367} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x557508ee6b90 <e23137> {c367} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: OR 0x557508ee36f0 <e23136> {c302} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:1: CCAST 0x557508f0e370 <e25267> {c302} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1:1: VARREF 0x557508f14490 <e25262> {c302} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:1:1:1:1:2: CCAST 0x557508f2d830 <e25276> {c302} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:2:1: VARREF 0x557508f14180 <e25271> {c302} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG2VD1 [RV] <- VAR 0x557508f72d30 <e9073> {c149} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD1 [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: NOT 0x557508ee1000 <e23143> {c367} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: OR 0x557508ee14d0 <e23142> {c330} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1: NOT 0x557508ee1820 <e23139> {c330} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1:1: CCAST 0x557508f3a170 <e25285> {c330} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1:1:1: VARREF 0x557508f0f750 <e25280> {c330} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:1:1:2:1:2: NOT 0x557508ee0270 <e23141> {c330} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:2:1: CCAST 0x557508f2e910 <e25294> {c330} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:2:1:1: VARREF 0x557508f0e940 <e25289> {c330} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG2VD1 [RV] <- VAR 0x557508f72d30 <e9073> {c149} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD1 [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x557508ee0b90 <e23147> {c387} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f11e80 <e25303> {c387} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f18ea0 <e25298> {c387} @dt=0x557508f1fc20@(G/wu32/1)  START [RV] <- VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f187c0 <e23149> {c387} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG2VD [LV] => VAR 0x557508f73740 <e9080> {c156} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508ef79e0 <e23179> {c426} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508eee360 <e23192> {c426} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f39e50 <e23188> {c426} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f068e0 <e23189> {c426} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f37820 <e23171> {c426} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508f3fa10 <e23170> {c434} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x557508f30320 <e23165> {c316} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: CCAST 0x557508f29b60 <e25312> {c316} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1: VARREF 0x557508f222a0 <e25307> {c316} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG1VCN [RV] <- VAR 0x557508f72490 <e9067> {c143} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG1VCN [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: OR 0x557508f2a820 <e23169> {c324} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: NOT 0x557508f03950 <e23167> {c346} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1: CCAST 0x557508f000c0 <e25321> {c346} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1:1: VARREF 0x557508f21ce0 <e25316> {c346} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD1N [RV] <- VAR 0x557508f73460 <e9078> {c154} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD1N [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2:2: CCAST 0x557508eec6e0 <e25330> {c324} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:2:1: VARREF 0x557508f210c0 <e25325> {c324} @dt=0x557508f1fc20@(G/wu32/1)  P5 [RV] <- VAR 0x557508f46e30 <e10252> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f02250 <e23176> {c426} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508ee07b0 <e23175> {c294} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508eea360 <e23173> {c346} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508f2d140 <e25339> {c346} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508f20a40 <e25334> {c346} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD1N [RV] <- VAR 0x557508f73460 <e9078> {c154} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD1N [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508ef72f0 <e25348> {c294} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f20760 <e25343> {c294} @dt=0x557508f1fc20@(G/wu32/1)  P5 [RV] <- VAR 0x557508f46e30 <e10252> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f200e0 <e23178> {c426} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG2VCN [LV] => VAR 0x557508f76990 <e9115> {c191} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG2VCN [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508ef1500 <e23208> {c383} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ee8070 <e23221> {c383} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f37d20 <e23217> {c383} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508ef50a0 <e23218> {c383} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508ef5790 <e23200> {c383} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508ef9ac0 <e23199> {c344} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x557508ef6570 <e23194> {c371} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: CCAST 0x557508f2b330 <e25357> {c371} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1: VARREF 0x557508f09620 <e25352> {c371} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG2VCN [RV] <- VAR 0x557508f76990 <e9115> {c191} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG2VCN [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: OR 0x557508ef1d20 <e23198> {c398} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: NOT 0x557508eea7d0 <e23196> {c372} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1: CCAST 0x557508f07ae0 <e25366> {c372} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1:1: VARREF 0x557508f089e0 <e25361> {c372} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD2N [RV] <- VAR 0x557508f71d60 <e9062> {c138} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD2N [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2:2: CCAST 0x557508f37a60 <e25375> {c398} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:2:1: VARREF 0x557508f0b3c0 <e25370> {c398} @dt=0x557508f1fc20@(G/wu32/1)  P6 [RV] <- VAR 0x557508f4ad20 <e10258> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508eefe90 <e23205> {c383} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508eee8e0 <e23204> {c366} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508eef100 <e23202> {c372} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508f08720 <e25384> {c372} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508f0e050 <e25379> {c372} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD2N [RV] <- VAR 0x557508f71d60 <e9062> {c138} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD2N [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508f07370 <e25393> {c366} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f0d4d0 <e25388> {c366} @dt=0x557508f1fc20@(G/wu32/1)  P6 [RV] <- VAR 0x557508f4ad20 <e10258> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f0cef0 <e23207> {c383} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG3VCN [LV] => VAR 0x557508f732f0 <e9077> {c153} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG3VCN [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508ee7c70 <e23237> {c407} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ef07f0 <e23250> {c407} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f38340 <e23246> {c407} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508ef3480 <e23247> {c407} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f10540 <e23229> {c407} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508ef5ca0 <e23228> {c404} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x557508f07da0 <e23223> {c292} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: CCAST 0x557508f27aa0 <e25402> {c292} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1: VARREF 0x557508f1a6e0 <e25397> {c292} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG3VCN [RV] <- VAR 0x557508f732f0 <e9077> {c153} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG3VCN [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: OR 0x557508f12e60 <e23227> {c303} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: NOT 0x557508f0ff50 <e23225> {c348} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1: CCAST 0x557508f03690 <e25411> {c348} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1:1: VARREF 0x557508f1a0c0 <e25406> {c348} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD3N [RV] <- VAR 0x557508eb9e40 <e9008> {c84} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD3N [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2:2: CCAST 0x557508f124a0 <e25420> {c303} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:2:1: VARREF 0x557508f1c780 <e25415> {c303} @dt=0x557508f1fc20@(G/wu32/1)  P7 [RV] <- VAR 0x557508f4b0b0 <e10264> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f17680 <e23234> {c407} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508f12840 <e23233> {c322} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508f14670 <e23231> {c348} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508ef3bb0 <e25429> {c348} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508f1f8c0 <e25424> {c348} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AD3N [RV] <- VAR 0x557508eb9e40 <e9008> {c84} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD3N [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508f130e0 <e25438> {c322} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f1eee0 <e25433> {c322} @dt=0x557508f1fc20@(G/wu32/1)  P7 [RV] <- VAR 0x557508f4b0b0 <e10264> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f1e920 <e23236> {c407} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__ADDVG4VCN [LV] => VAR 0x557508f74fb0 <e9097> {c173} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG4VCN [VSTATIC]  WIRE
    1:2: CFUNC 0x557508ece8a0 <e21567> {c362}  _combo__TOP__3 [STATICU]
    1:2:3: ASSIGNW 0x557508f51b20 <e23267> {c362} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ecea20 <e23280> {c362} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f2ebd0 <e23276> {c362} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f51be0 <e23277> {c362} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f51ca0 <e23262> {c362} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x557508f9dd80 <e23261> {c361} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x557508f9de40 <e23255> {c361} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: OR 0x557508f9df00 <e23254> {c386} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:1: CCAST 0x557508eeefb0 <e25447> {c386} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1:1: VARREF 0x557508f51640 <e25442> {c386} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:1:2:1:1:1:1:2: NOT 0x557508f9dfc0 <e23253> {c394} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:2:1: CCAST 0x557508f0b100 <e25456> {c394} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:2:1:1: VARREF 0x557508f9e080 <e25451> {c394} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVCON1 [RV] <- VAR 0x557508f40c00 <e9014> {c90} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVCON1 [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: NOT 0x557508f9e1a0 <e23260> {c361} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: OR 0x557508f9e260 <e23259> {c375} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1: NOT 0x557508f9e320 <e23257> {c375} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1:1: CCAST 0x557508f2ef30 <e25465> {c375} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1:1:1: VARREF 0x557508f9e3e0 <e25460> {c375} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT2 [RV] <- VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3:1:2:1:1:2:1:2: CCAST 0x557508f33680 <e25474> {c394} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:2:1: VARREF 0x557508f9e500 <e25469> {c394} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVCON1 [RV] <- VAR 0x557508f40c00 <e9014> {c90} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVCON1 [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x557508f51eb0 <e23264> {c362} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508efcbd0 <e25483> {c362} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f51f70 <e25478> {c362} @dt=0x557508f1fc20@(G/wu32/1)  START [RV] <- VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f521e0 <e23266> {c362} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG3VD [LV] => VAR 0x557508f71910 <e9059> {c135} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG3VD [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508eeaca0 <e23292> {c308} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ee7b60 <e23305> {c308} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f32610 <e23301> {c308} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508eeaff0 <e23302> {c308} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f5f900 <e23284> {c308} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508f881d0 <e23283> {c336} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508f3e7c0 <e25492> {c336} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508eda1e0 <e25487> {c336} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: CCAST 0x557508f3a790 <e25501> {c336} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x557508f88290 <e25496> {c336} @dt=0x557508f1fc20@(G/wu32/1)  A0 [RV] <- VAR 0x557508f45c60 <e10222> {c31} @dt=0x557508edf4e0@(G/w1)  A0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508eebd80 <e23289> {c308} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508f883b0 <e23288> {c315} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508f88470 <e23286> {c393} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508f3b0d0 <e25510> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508eccea0 <e25505> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508f3f1b0 <e25519> {c315} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f88530 <e25514> {c315} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX0 [RV] <- VAR 0x557508ea0710 <e8984> {c60} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX0 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508ecd520 <e23291> {c308} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG2VX [LV] => VAR 0x557508eb9b60 <e9006> {c82} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG2VX [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508ed9cb0 <e23317> {c340} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ebcb60 <e23330> {c340} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f36d10 <e23326> {c340} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508ed8fb0 <e23327> {c340} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508ed9630 <e23309> {c340} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508f93330 <e23308> {c431} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508ee6d90 <e25528> {c431} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508f62bf0 <e25523> {c431} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: CCAST 0x557508f2fb70 <e25537> {c431} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x557508f933f0 <e25532> {c431} @dt=0x557508f1fc20@(G/wu32/1)  A2 [RV] <- VAR 0x557508f46380 <e10234> {c33} @dt=0x557508edf4e0@(G/w1)  A2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508ed9ff0 <e23314> {c340} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508f87f30 <e23313> {c307} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508f87ff0 <e23311> {c393} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508ee5a70 <e25546> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508f9c0a0 <e25541> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508ee98f0 <e25555> {c307} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f880b0 <e25550> {c307} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX2 [RV] <- VAR 0x557508ea0430 <e8982> {c58} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX2 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508eda520 <e23316> {c340} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG4VX [LV] => VAR 0x557508f42d10 <e9037> {c113} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG4VX [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508edc260 <e23342> {c345} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ef1e60 <e23355> {c345} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f26cd0 <e23351> {c345} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508edc320 <e23352> {c345} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508edc3e0 <e23334> {c345} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508f7d970 <e23333> {c290} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508f30560 <e25564> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508ecbe60 <e25559> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: CCAST 0x557508ef31c0 <e25573> {c290} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x557508f7da30 <e25568> {c290} @dt=0x557508f1fc20@(G/wu32/1)  A1 [RV] <- VAR 0x557508f45ff0 <e10228> {c32} @dt=0x557508edf4e0@(G/w1)  A1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508edc6f0 <e23339> {c345} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508f93f30 <e23338> {c347} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508f93ff0 <e23336> {c393} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508edbbe0 <e25582> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508f57c70 <e25577> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508ebf830 <e25591> {c347} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f940b0 <e25586> {c347} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX1 [RV] <- VAR 0x557508ea05a0 <e8983> {c59} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX1 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508edcc20 <e23341> {c345} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG3VX [LV] => VAR 0x557508f435b0 <e9043> {c119} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG3VX [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508ebe370 <e23367> {c368} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508ef66b0 <e23380> {c368} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f2c730 <e23376> {c368} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508ebe430 <e23377> {c368} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508ebe4f0 <e23359> {c368} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: AND 0x557508f7db50 <e23358> {c291} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x557508f46880 <e25600> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x557508edc5a0 <e25595> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: CCAST 0x557508ec0470 <e25609> {c291} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1: VARREF 0x557508f7dc10 <e25604> {c291} @dt=0x557508f1fc20@(G/wu32/1)  A3 [RV] <- VAR 0x557508f46710 <e10240> {c34} @dt=0x557508edf4e0@(G/w1)  A3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508ebe700 <e23364> {c368} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: AND 0x557508f92430 <e23363> {c335} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1: NOT 0x557508f924f0 <e23361> {c393} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1:1:1: CCAST 0x557508f7e8d0 <e25618> {c393} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1:1: VARREF 0x557508f8b3b0 <e25613> {c393} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__IINIIT [RV] <- VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3:1:2:2:1:2: CCAST 0x557508f535f0 <e25627> {c335} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x557508f925b0 <e25622> {c335} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AX3 [RV] <- VAR 0x557508f77f00 <e8981> {c57} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX3 [VSTATIC]  VAR
    1:2:3:2: VARREF 0x557508f529f0 <e23366> {c368} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__AMVG5VX [LV] => VAR 0x557508f721b0 <e9065> {c141} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG5VX [VSTATIC]  WIRE
    1:2:3: ASSIGNW 0x557508f59340 <e23397> {c387} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: AND 0x557508eea250 <e23410> {c387} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: CONST 0x557508f2b010 <e23406> {c387} @dt=0x557508f1e100@(G/w32)  32'h1
    1:2:3:1:2: AND 0x557508f59400 <e23407> {c387} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x557508f594c0 <e23392> {c387} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x557508f9e8c0 <e23391> {c367} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1: NOT 0x557508f9e980 <e23384> {c367} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: OR 0x557508f9ea40 <e23383> {c302} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:1:1:1: CCAST 0x557508ebfb40 <e25636> {c302} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:1:1: VARREF 0x557508f57e80 <e25631> {c302} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:1:1:1:1:2: CCAST 0x557508ec1900 <e25645> {c302} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1:2:1: VARREF 0x557508f9eb00 <e25640> {c302} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG2VD1 [RV] <- VAR 0x557508f72d30 <e9073> {c149} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD1 [VSTATIC]  WIRE
    1:2:3:1:2:1:1:2: NOT 0x557508f9ec20 <e23390> {c367} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: OR 0x557508f9ece0 <e23389> {c330} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1: NOT 0x557508f9eda0 <e23386> {c330} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:1:1: CCAST 0x557508ed9ea0 <e25654> {c330} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:1:1:1: VARREF 0x557508f9ee60 <e25649> {c330} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CT1 [RV] <- VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3:1:2:1:1:2:1:2: NOT 0x557508f9ef80 <e23388> {c330} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1:1:2:1:2:1: CCAST 0x557508ebfe50 <e25663> {c330} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1:2:1:2:1:1: VARREF 0x557508f9f040 <e25658> {c330} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG2VD1 [RV] <- VAR 0x557508f72d30 <e9073> {c149} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD1 [VSTATIC]  WIRE
    1:2:3:1:2:2: NOT 0x557508f596d0 <e23394> {c387} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f46c10 <e25672> {c387} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f59790 <e25667> {c387} @dt=0x557508f1fc20@(G/wu32/1)  START [RV] <- VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f598b0 <e23396> {c387} @dt=0x557508f1fc20@(G/wu32/1)  s344_bench__DOT__CNTVG2VD [LV] => VAR 0x557508f73740 <e9080> {c156} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD [VSTATIC]  WIRE
    1:2: CFUNC 0x557508f49d90 <e21569> {c1}  _eval [STATIC]
    1:2:3: IF 0x557508ee6ac0 <e21054> {c210}
    1:2:3:1: OR 0x557508f38830 <e23419> {c210} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1: AND 0x557508f1e6c0 <e23414> {c210} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x557508f45a40 <e25681> {c210} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x557508ed84a0 <e25676> {c210} @dt=0x557508f1fc20@(G/wu32/1)  blif_clk_net [RV] <- VAR 0x557508f449b0 <e10181> {c24} @dt=0x557508edf4e0@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:1:2: NOT 0x557508f9d1e0 <e23413> {c210} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x557508ebef00 <e25690> {c210} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x557508ec5660 <e25685> {c210} @dt=0x557508f1fc20@(G/wu32/1)  __Vclklast__TOP__blif_clk_net [RV] <- VAR 0x557508ec9b80 <e20980> {c24} @dt=0x557508edf4e0@(G/w1)  __Vclklast__TOP__blif_clk_net MODULETEMP
    1:2:3:1:2: AND 0x557508f7dfd0 <e23418> {c210} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x557508f30930 <e25699> {c210} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x557508f3f470 <e25694> {c210} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2:2: NOT 0x557508f22d20 <e23417> {c210} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x557508f309f0 <e25708> {c210} @dt=0x557508f1fc20@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x557508f3cdf0 <e25703> {c210} @dt=0x557508f1fc20@(G/wu32/1)  __Vclklast__TOP__blif_reset_net [RV] <- VAR 0x557508f3fba0 <e21017> {c25} @dt=0x557508edf4e0@(G/w1)  __Vclklast__TOP__blif_reset_net MODULETEMP
    1:2:3:2: CCALL 0x557508f4a9f0 <e20973> {c267} _sequent__TOP__1 => CFUNC 0x557508ea09f0 <e21563> {c267}  _sequent__TOP__1 [STATICU]
    1:2:3: CCALL 0x557508ee0120 <e21064> {c362} _combo__TOP__3 => CFUNC 0x557508ece8a0 <e21567> {c362}  _combo__TOP__3 [STATICU]
    1:2:4: ASSIGN 0x557508f14770 <e23422> {c24} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:4:1: VARREF 0x557508f4bdc0 <e23420> {c24} @dt=0x557508f1fc20@(G/wu32/1)  blif_clk_net [RV] <- VAR 0x557508f449b0 <e10181> {c24} @dt=0x557508edf4e0@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:4:2: VARREF 0x557508f362a0 <e23421> {c24} @dt=0x557508f1fc20@(G/wu32/1)  __Vclklast__TOP__blif_clk_net [LV] => VAR 0x557508ec9b80 <e20980> {c24} @dt=0x557508edf4e0@(G/w1)  __Vclklast__TOP__blif_clk_net MODULETEMP
    1:2:4: ASSIGN 0x557508f9cbe0 <e23425> {c25} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:4:1: VARREF 0x557508f3ea80 <e23423> {c25} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:4:2: VARREF 0x557508f3d3d0 <e23424> {c25} @dt=0x557508f1fc20@(G/wu32/1)  __Vclklast__TOP__blif_reset_net [LV] => VAR 0x557508f3fba0 <e21017> {c25} @dt=0x557508edf4e0@(G/w1)  __Vclklast__TOP__blif_reset_net MODULETEMP
    1:2: CFUNC 0x557508f1fe80 <e21571> {c1}  _eval_initial [SLOW] [STATIC]
    1:2:3: ASSIGN 0x557508f3a650 <e23428> {c24} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: VARREF 0x557508f9c6a0 <e23426> {c24} @dt=0x557508f1fc20@(G/wu32/1)  blif_clk_net [RV] <- VAR 0x557508f449b0 <e10181> {c24} @dt=0x557508edf4e0@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508f9cac0 <e23427> {c24} @dt=0x557508f1fc20@(G/wu32/1)  __Vclklast__TOP__blif_clk_net [LV] => VAR 0x557508ec9b80 <e20980> {c24} @dt=0x557508edf4e0@(G/w1)  __Vclklast__TOP__blif_clk_net MODULETEMP
    1:2:3: ASSIGN 0x557508efa5f0 <e23431> {c25} @dt=0x557508f1fc20@(G/wu32/1)
    1:2:3:1: VARREF 0x557508f7e0d0 <e23429> {c25} @dt=0x557508f1fc20@(G/wu32/1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x557508eca210 <e23430> {c25} @dt=0x557508f1fc20@(G/wu32/1)  __Vclklast__TOP__blif_reset_net [LV] => VAR 0x557508f3fba0 <e21017> {c25} @dt=0x557508edf4e0@(G/w1)  __Vclklast__TOP__blif_reset_net MODULETEMP
    1:2: CFUNC 0x557508f3d760 <e21573> {c1}  final [SLOW]
    1:2:2: CSTMT 0x557508f55f30 <e20788> {c1}
    1:2:2:1: TEXT 0x557508f06c00 <e20789> {c1} "Vs344__Syms* __restrict vlSymsp = this->__VlSymsp;..."
    1:2:2: CSTMT 0x557508f9d4e0 <e20792> {c1}
    1:2:2:1: TEXT 0x557508ef0560 <e20791> {c1} "Vs344* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;..."
    1:2: CFUNC 0x557508f3e460 <e21575> {c1}  _eval_settle [SLOW] [STATIC]
    1:2:3: CCALL 0x557508ee03b0 <e21059> {c293} _settle__TOP__2 => CFUNC 0x557508ea44e0 <e21565> {c293}  _settle__TOP__2 [SLOW] [STATICU]
    1:2: CFUNC 0x557508f3ab60 <e21577> {c1}  _change_request [STATICU]
    1:2:3: CHANGEDET 0x557508eae130 <e21502> {c1}
    1:2: CFUNC 0x557508f3a430 <e25710> {c1}  _eval_debug_assertions
    1:2:3: IF 0x557508ee5510 <e25724> {c24}
    1:2:3:1: AND 0x557508f2f810 <e25725> {c24} @dt=0x557508edf4e0@(G/w1)
    1:2:3:1:1: VARREF 0x557508f34d80 <e25719> {c24} @dt=0x557508edf4e0@(G/w1)  blif_clk_net [RV] <- VAR 0x557508f449b0 <e10181> {c24} @dt=0x557508edf4e0@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x557508f260d0 <e25720> {c24} @dt=0x557508f0a880@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x557508f2f8d0 <e25722> {c24}
    1:2:3:2:1: TEXT 0x557508ee44c0 <e25723> {c24} "Verilated::overWidthError("blif_clk_net");"
    1:2:3: IF 0x557508ee3f60 <e25742> {c25}
    1:2:3:1: AND 0x557508f2f2d0 <e25741> {c25} @dt=0x557508edf4e0@(G/w1)
    1:2:3:1:1: VARREF 0x557508f61150 <e25735> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [RV] <- VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x557508f30140 <e25736> {c25} @dt=0x557508f0a880@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x557508f32d40 <e25738> {c25}
    1:2:3:2:1: TEXT 0x557508f01520 <e25739> {c25} "Verilated::overWidthError("blif_reset_net");"
    1:2:3: IF 0x557508ee29b0 <e25759> {c26}
    1:2:3:1: AND 0x557508f32e00 <e25758> {c26} @dt=0x557508edf4e0@(G/w1)
    1:2:3:1:1: VARREF 0x557508ec0fd0 <e25752> {c26} @dt=0x557508edf4e0@(G/w1)  START [RV] <- VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x557508f28380 <e25753> {c26} @dt=0x557508f0a880@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x557508f33320 <e25755> {c26}
    1:2:3:2:1: TEXT 0x557508f16030 <e25756> {c26} "Verilated::overWidthError("START");"
    1:2:3: IF 0x557508ee1400 <e25776> {c27}
    1:2:3:1: AND 0x557508f333e0 <e25775> {c27} @dt=0x557508edf4e0@(G/w1)
    1:2:3:1:1: VARREF 0x557508f464f0 <e25769> {c27} @dt=0x557508edf4e0@(G/w1)  B0 [RV] <- VAR 0x557508eee1f0 <e10198> {c27} @dt=0x557508edf4e0@(G/w1)  B0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x557508f2e5f0 <e25770> {c27} @dt=0x557508f0a880@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x557508f2a510 <e25772> {c27}
    1:2:3:2:1: TEXT 0x557508f0fa70 <e25773> {c27} "Verilated::overWidthError("B0");"
    1:2:3: IF 0x557508edfe50 <e25793> {c28}
    1:2:3:1: AND 0x557508f2a5d0 <e25792> {c28} @dt=0x557508edf4e0@(G/w1)
    1:2:3:1:1: VARREF 0x557508ed53e0 <e25786> {c28} @dt=0x557508edf4e0@(G/w1)  B1 [RV] <- VAR 0x557508ef2400 <e10204> {c28} @dt=0x557508edf4e0@(G/w1)  B1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x557508f31600 <e25787> {c28} @dt=0x557508f0a880@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x557508f2b700 <e25789> {c28}
    1:2:3:2:1: TEXT 0x557508f17b50 <e25790> {c28} "Verilated::overWidthError("B1");"
    1:2:3: IF 0x557508eefd80 <e25810> {c29}
    1:2:3:1: AND 0x557508f2b7c0 <e25809> {c29} @dt=0x557508edf4e0@(G/w1)
    1:2:3:1:1: VARREF 0x557508f290d0 <e25803> {c29} @dt=0x557508edf4e0@(G/w1)  B2 [RV] <- VAR 0x557508ef0d50 <e10210> {c29} @dt=0x557508edf4e0@(G/w1)  B2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x557508f266b0 <e25804> {c29} @dt=0x557508f0a880@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x557508f2c040 <e25806> {c29}
    1:2:3:2:1: TEXT 0x557508f38080 <e25807> {c29} "Verilated::overWidthError("B2");"
    1:2:3: IF 0x557508f27120 <e25827> {c30}
    1:2:3:1: AND 0x557508f2c100 <e25826> {c30} @dt=0x557508edf4e0@(G/w1)
    1:2:3:1:1: VARREF 0x557508f29f30 <e25820> {c30} @dt=0x557508edf4e0@(G/w1)  B3 [RV] <- VAR 0x557508f458d0 <e10216> {c30} @dt=0x557508edf4e0@(G/w1)  B3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x557508f2d510 <e25821> {c30} @dt=0x557508f0a880@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x557508f27060 <e25823> {c30}
    1:2:3:2:1: TEXT 0x557508f9ceb0 <e25824> {c30} "Verilated::overWidthError("B3");"
    1:2:3: IF 0x557508ef3e70 <e25844> {c31}
    1:2:3:1: AND 0x557508ef47a0 <e25843> {c31} @dt=0x557508edf4e0@(G/w1)
    1:2:3:1:1: VARREF 0x557508ef2e10 <e25837> {c31} @dt=0x557508edf4e0@(G/w1)  A0 [RV] <- VAR 0x557508f45c60 <e10222> {c31} @dt=0x557508edf4e0@(G/w1)  A0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x557508ef4e80 <e25838> {c31} @dt=0x557508f0a880@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x557508ef4860 <e25840> {c31}
    1:2:3:2:1: TEXT 0x557508ef4490 <e25841> {c31} "Verilated::overWidthError("A0");"
    1:2:3: IF 0x557508ef7050 <e25861> {c32}
    1:2:3:1: AND 0x557508ef3f40 <e25860> {c32} @dt=0x557508edf4e0@(G/w1)
    1:2:3:1:1: VARREF 0x557508ef8690 <e25854> {c32} @dt=0x557508edf4e0@(G/w1)  A1 [RV] <- VAR 0x557508f45ff0 <e10228> {c32} @dt=0x557508edf4e0@(G/w1)  A1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x557508ef76c0 <e25855> {c32} @dt=0x557508f0a880@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x557508ef6f90 <e25857> {c32}
    1:2:3:2:1: TEXT 0x557508ef6970 <e25858> {c32} "Verilated::overWidthError("A1");"
    1:2:3: IF 0x557508f054a0 <e25878> {c33}
    1:2:3:1: AND 0x557508f061f0 <e25877> {c33} @dt=0x557508edf4e0@(G/w1)
    1:2:3:1:1: VARREF 0x557508ef6390 <e25871> {c33} @dt=0x557508edf4e0@(G/w1)  A2 [RV] <- VAR 0x557508f46380 <e10234> {c33} @dt=0x557508edf4e0@(G/w1)  A2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x557508f044d0 <e25872> {c33} @dt=0x557508f0a880@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x557508f062b0 <e25874> {c33}
    1:2:3:2:1: TEXT 0x557508f05fa0 <e25875> {c33} "Verilated::overWidthError("A2");"
    1:2:3: IF 0x557508f0f0e0 <e25895> {c34}
    1:2:3:1: AND 0x557508f05570 <e25894> {c34} @dt=0x557508edf4e0@(G/w1)
    1:2:3:1:1: VARREF 0x557508f0d860 <e25888> {c34} @dt=0x557508edf4e0@(G/w1)  A3 [RV] <- VAR 0x557508f46710 <e10240> {c34} @dt=0x557508edf4e0@(G/w1)  A3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2: CONST 0x557508f134b0 <e25889> {c34} @dt=0x557508f0a880@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x557508f0f020 <e25891> {c34}
    1:2:3:2:1: TEXT 0x557508f169e0 <e25892> {c34} "Verilated::overWidthError("A3");"
    1:2: CFUNC 0x557508f21760 <e25897> {c1}  _ctor_var_reset [SLOW]
    1:2:3: CRESET 0x557508f2ce20 <e25900> {c24}
    1:2:3:1: VARREF 0x557508f25380 <e25899> {c24} @dt=0x557508edf4e0@(G/w1)  blif_clk_net [LV] => VAR 0x557508f449b0 <e10181> {c24} @dt=0x557508edf4e0@(G/w1)  blif_clk_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f2cee0 <e25904> {c25}
    1:2:3:1: VARREF 0x557508f2bdf0 <e25902> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [LV] => VAR 0x557508eea0e0 <e10186> {c25} @dt=0x557508edf4e0@(G/w1)  blif_reset_net [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f2de00 <e25908> {c26}
    1:2:3:1: VARREF 0x557508f2fe30 <e25906> {c26} @dt=0x557508edf4e0@(G/w1)  START [LV] => VAR 0x557508eecc40 <e10192> {c26} @dt=0x557508edf4e0@(G/w1)  START [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f2dec0 <e25912> {c27}
    1:2:3:1: VARREF 0x557508f2daf0 <e25910> {c27} @dt=0x557508edf4e0@(G/w1)  B0 [LV] => VAR 0x557508eee1f0 <e10198> {c27} @dt=0x557508edf4e0@(G/w1)  B0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f31c20 <e25916> {c28}
    1:2:3:1: VARREF 0x557508f31f30 <e25914> {c28} @dt=0x557508edf4e0@(G/w1)  B1 [LV] => VAR 0x557508ef2400 <e10204> {c28} @dt=0x557508edf4e0@(G/w1)  B1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f31ce0 <e25920> {c29}
    1:2:3:1: VARREF 0x557508f37640 <e25918> {c29} @dt=0x557508edf4e0@(G/w1)  B2 [LV] => VAR 0x557508ef0d50 <e10210> {c29} @dt=0x557508edf4e0@(G/w1)  B2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f1ac90 <e25924> {c30}
    1:2:3:1: VARREF 0x557508f49ff0 <e25922> {c30} @dt=0x557508edf4e0@(G/w1)  B3 [LV] => VAR 0x557508f458d0 <e10216> {c30} @dt=0x557508edf4e0@(G/w1)  B3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f1ad50 <e25928> {c31}
    1:2:3:1: VARREF 0x557508eeaaf0 <e25926> {c31} @dt=0x557508edf4e0@(G/w1)  A0 [LV] => VAR 0x557508f45c60 <e10222> {c31} @dt=0x557508edf4e0@(G/w1)  A0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f6f370 <e25932> {c32}
    1:2:3:1: VARREF 0x557508e9ea20 <e25930> {c32} @dt=0x557508edf4e0@(G/w1)  A1 [LV] => VAR 0x557508f45ff0 <e10228> {c32} @dt=0x557508edf4e0@(G/w1)  A1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f6f430 <e25936> {c33}
    1:2:3:1: VARREF 0x557508f495f0 <e25934> {c33} @dt=0x557508edf4e0@(G/w1)  A2 [LV] => VAR 0x557508f46380 <e10234> {c33} @dt=0x557508edf4e0@(G/w1)  A2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f489d0 <e25940> {c34}
    1:2:3:1: VARREF 0x557508f488b0 <e25938> {c34} @dt=0x557508edf4e0@(G/w1)  A3 [LV] => VAR 0x557508f46710 <e10240> {c34} @dt=0x557508edf4e0@(G/w1)  A3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f7e450 <e25944> {c35}
    1:2:3:1: VARREF 0x557508f7e330 <e25942> {c35} @dt=0x557508edf4e0@(G/w1)  P4 [LV] => VAR 0x557508f46aa0 <e10246> {c35} @dt=0x557508edf4e0@(G/w1)  P4 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f9ca00 <e25948> {c36}
    1:2:3:1: VARREF 0x557508f9c8e0 <e25946> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [LV] => VAR 0x557508f46e30 <e10252> {c36} @dt=0x557508edf4e0@(G/w1)  P5 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508ec5440 <e25952> {c37}
    1:2:3:1: VARREF 0x557508ec5320 <e25950> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [LV] => VAR 0x557508f4ad20 <e10258> {c37} @dt=0x557508edf4e0@(G/w1)  P6 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508ec40c0 <e25956> {c38}
    1:2:3:1: VARREF 0x557508ec3fa0 <e25954> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [LV] => VAR 0x557508f4b0b0 <e10264> {c38} @dt=0x557508edf4e0@(G/w1)  P7 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508ed1a80 <e25960> {c39}
    1:2:3:1: VARREF 0x557508ed1960 <e25958> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [LV] => VAR 0x557508f4b440 <e10270> {c39} @dt=0x557508edf4e0@(G/w1)  P0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508ec7180 <e25964> {c40}
    1:2:3:1: VARREF 0x557508ec7060 <e25962> {c40} @dt=0x557508edf4e0@(G/w1)  P1 [LV] => VAR 0x557508f4b7d0 <e10276> {c40} @dt=0x557508edf4e0@(G/w1)  P1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508edf920 <e25968> {c41}
    1:2:3:1: VARREF 0x557508edf800 <e25966> {c41} @dt=0x557508edf4e0@(G/w1)  P2 [LV] => VAR 0x557508f4bb60 <e10282> {c41} @dt=0x557508edf4e0@(G/w1)  P2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f59250 <e25972> {c42}
    1:2:3:1: VARREF 0x557508f59130 <e25970> {c42} @dt=0x557508edf4e0@(G/w1)  P3 [LV] => VAR 0x557508f4bef0 <e10288> {c42} @dt=0x557508edf4e0@(G/w1)  P3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f56470 <e25976> {c43}
    1:2:3:1: VARREF 0x557508f56350 <e25974> {c43} @dt=0x557508edf4e0@(G/w1)  CNTVCON2 [LV] => VAR 0x557508f4c280 <e10294> {c43} @dt=0x557508edf4e0@(G/w1)  CNTVCON2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f5db60 <e25980> {c44}
    1:2:3:1: VARREF 0x557508f5da40 <e25978> {c44} @dt=0x557508edf4e0@(G/w1)  CNTVCO2 [LV] => VAR 0x557508f4c610 <e10300> {c44} @dt=0x557508edf4e0@(G/w1)  CNTVCO2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508ed7c00 <e25984> {c45}
    1:2:3:1: VARREF 0x557508ed7ae0 <e25982> {c45} @dt=0x557508edf4e0@(G/w1)  READY [LV] => VAR 0x557508f4c9a0 <e10306> {c45} @dt=0x557508edf4e0@(G/w1)  READY [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3: CRESET 0x557508f4c180 <e25988> {c46}
    1:2:3:1: VARREF 0x557508f4c060 <e25986> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [LV] => VAR 0x557508ee6440 <e8970> {c46} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT2 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508ed0a40 <e25992> {c47}
    1:2:3:1: VARREF 0x557508ed0920 <e25990> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [LV] => VAR 0x557508ee79f0 <e8971> {c47} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT1 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508f4ac20 <e25996> {c48}
    1:2:3:1: VARREF 0x557508f4ab00 <e25994> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [LV] => VAR 0x557508ee7580 <e8972> {c48} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CT0 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508f4afb0 <e26000> {c49}
    1:2:3:1: VARREF 0x557508f4ae90 <e25998> {c49} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN3 [LV] => VAR 0x557508ef28f0 <e8973> {c49} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN3 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508ebc7f0 <e26004> {c50}
    1:2:3:1: VARREF 0x557508ebc6d0 <e26002> {c50} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN2 [LV] => VAR 0x557508ee0d40 <e8974> {c50} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN2 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508f4cc30 <e26008> {c51}
    1:2:3:1: VARREF 0x557508f4cb10 <e26006> {c51} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN1 [LV] => VAR 0x557508ee22f0 <e8975> {c51} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN1 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508f4ba60 <e26012> {c52}
    1:2:3:1: VARREF 0x557508f4b940 <e26010> {c52} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN0 [LV] => VAR 0x557508f4cd30 <e8976> {c52} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ACVQN0 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508ec7b40 <e26016> {c53}
    1:2:3:1: VARREF 0x557508ec7a20 <e26014> {c53} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN3 [LV] => VAR 0x557508f4cea0 <e8977> {c53} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN3 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508eea670 <e26020> {c54}
    1:2:3:1: VARREF 0x557508eea550 <e26018> {c54} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN2 [LV] => VAR 0x557508f4d010 <e8978> {c54} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN2 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508f498f0 <e26024> {c55}
    1:2:3:1: VARREF 0x557508f497d0 <e26022> {c55} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN1 [LV] => VAR 0x557508f77c20 <e8979> {c55} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN1 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508eee780 <e26028> {c56}
    1:2:3:1: VARREF 0x557508eee660 <e26026> {c56} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN0 [LV] => VAR 0x557508f77d90 <e8980> {c56} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__MRVQN0 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508ee4fb0 <e26032> {c57}
    1:2:3:1: VARREF 0x557508ee4e90 <e26030> {c57} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX3 [LV] => VAR 0x557508f77f00 <e8981> {c57} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX3 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508f6cc60 <e26036> {c58}
    1:2:3:1: VARREF 0x557508f6cb40 <e26034> {c58} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX2 [LV] => VAR 0x557508ea0430 <e8982> {c58} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX2 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508eed1d0 <e26040> {c59}
    1:2:3:1: VARREF 0x557508eed0b0 <e26038> {c59} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX1 [LV] => VAR 0x557508ea05a0 <e8983> {c59} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX1 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508ee90c0 <e26044> {c60}
    1:2:3:1: VARREF 0x557508ee8fa0 <e26042> {c60} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX0 [LV] => VAR 0x557508ea0710 <e8984> {c60} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AX0 [VSTATIC]  VAR
    1:2:3: CRESET 0x557508eebc20 <e26048> {c72}
    1:2:3:1: VARREF 0x557508eebb00 <e26046> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [LV] => VAR 0x557508eb8d00 <e8996> {c72} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__IINIIT [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ee3a00 <e26052> {c82}
    1:2:3:1: VARREF 0x557508ee38e0 <e26050> {c82} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG2VX [LV] => VAR 0x557508eb9b60 <e9006> {c82} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG2VX [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508eef8c0 <e26056> {c84}
    1:2:3:1: VARREF 0x557508eef7a0 <e26054> {c84} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD3N [LV] => VAR 0x557508eb9e40 <e9008> {c84} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD3N [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508fa3ea0 <e26060> {c86}
    1:2:3:1: VARREF 0x557508fa3d80 <e26058> {c86} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD0N [LV] => VAR 0x557508f40640 <e9010> {c86} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD0N [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508f8b290 <e26064> {c90}
    1:2:3:1: VARREF 0x557508f8b170 <e26062> {c90} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVCON1 [LV] => VAR 0x557508f40c00 <e9014> {c90} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVCON1 [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508eeb7b0 <e26068> {c113}
    1:2:3:1: VARREF 0x557508eeb690 <e26066> {c113} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG4VX [LV] => VAR 0x557508f42d10 <e9037> {c113} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG4VX [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ec6140 <e26072> {c119}
    1:2:3:1: VARREF 0x557508ec6020 <e26070> {c119} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG3VX [LV] => VAR 0x557508f435b0 <e9043> {c119} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG3VX [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ed3e40 <e26076> {c135}
    1:2:3:1: VARREF 0x557508ed3d20 <e26074> {c135} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG3VD [LV] => VAR 0x557508f71910 <e9059> {c135} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG3VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ecf040 <e26080> {c138}
    1:2:3:1: VARREF 0x557508ecef20 <e26078> {c138} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD2N [LV] => VAR 0x557508f71d60 <e9062> {c138} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD2N [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ecb280 <e26084> {c141}
    1:2:3:1: VARREF 0x557508ecb160 <e26082> {c141} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG5VX [LV] => VAR 0x557508f721b0 <e9065> {c141} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AMVG5VX [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ed8280 <e26088> {c143}
    1:2:3:1: VARREF 0x557508ed8160 <e26086> {c143} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG1VCN [LV] => VAR 0x557508f72490 <e9067> {c143} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG1VCN [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ec67c0 <e26092> {c148}
    1:2:3:1: VARREF 0x557508ec66a0 <e26090> {c148} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG1VZ1 [LV] => VAR 0x557508f72bc0 <e9072> {c148} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG1VZ1 [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ed2100 <e26096> {c149}
    1:2:3:1: VARREF 0x557508ed1fe0 <e26094> {c149} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD1 [LV] => VAR 0x557508f72d30 <e9073> {c149} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD1 [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ed03c0 <e26100> {c153}
    1:2:3:1: VARREF 0x557508ed02a0 <e26098> {c153} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG3VCN [LV] => VAR 0x557508f732f0 <e9077> {c153} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG3VCN [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508eccc80 <e26104> {c154}
    1:2:3:1: VARREF 0x557508eccb60 <e26102> {c154} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD1N [LV] => VAR 0x557508f73460 <e9078> {c154} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__AD1N [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ecac00 <e26108> {c156}
    1:2:3:1: VARREF 0x557508ecaae0 <e26106> {c156} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD [LV] => VAR 0x557508f73740 <e9080> {c156} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__CNTVG2VD [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ec8ec0 <e26112> {c173}
    1:2:3:1: VARREF 0x557508ec8da0 <e26110> {c173} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG4VCN [LV] => VAR 0x557508f74fb0 <e9097> {c173} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG4VCN [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ec81c0 <e26116> {c187}
    1:2:3:1: VARREF 0x557508ec80a0 <e26114> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [LV] => VAR 0x557508f763d0 <e9111> {c187} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__READYN [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ec4dc0 <e26120> {c191}
    1:2:3:1: VARREF 0x557508ec4ca0 <e26118> {c191} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG2VCN [LV] => VAR 0x557508f76990 <e9115> {c191} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADDVG2VCN [VSTATIC]  WIRE
    1:2:3: CRESET 0x557508ec4740 <e26124#> {c207}
    1:2:3:1: VARREF 0x557508ec4620 <e26122> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [LV] => VAR 0x557508f78f10 <e9131> {c207} @dt=0x557508edf4e0@(G/w1)  s344_bench__DOT__ADSH [VSTATIC]  WIRE
    2: CFILE 0x557508ecc1a0 <e26125#> {a0}  obj_dir/Vs344__Syms.cpp [SRC] [SLOW]
    2: CFILE 0x557508edb980 <e26127#> {a0}  obj_dir/Vs344__Syms.h [SLOW]
    2: CFILE 0x557508f4a3c0 <e26129#> {a0}  obj_dir/Vs344.h
    2: CFILE 0x557508edd380 <e26131#> {a0}  obj_dir/Vs344.cpp [SRC]
    3: TYPETABLE 0x557508e8e530 <e2> {a0}
		detailed  ->  BASICDTYPE 0x557508edf4e0 <e1320> {c211} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x557508f0a880 <e25716> {c24} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x557508f1fc20 <e21698> {c266} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x557508f1e100 <e21710> {c267} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x557508edf4e0 <e1320> {c211} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x557508f1fc20 <e21698> {c266} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x557508f1e100 <e21710> {c267} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x557508f0a880 <e25716> {c24} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
