Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: VGA_DISPLAY.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_DISPLAY.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_DISPLAY"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : VGA_DISPLAY
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\X9\v\VGA_VR\VGA\VGA_DISPLAY.v" into library work
Parsing module <VGA_DISPLAY>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <VGA_DISPLAY>.
WARNING:HDLCompiler:413 - "D:\X9\v\VGA_VR\VGA\VGA_DISPLAY.v" Line 53: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\X9\v\VGA_VR\VGA\VGA_DISPLAY.v" Line 54: Result of 13-bit expression is truncated to fit in 12-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA_DISPLAY>.
    Related source file is "D:\X9\v\VGA_VR\VGA\VGA_DISPLAY.v".
    Found 12-bit register for signal <HS_CNT>.
    Found 10-bit register for signal <VS_CNT>.
    Found 1-bit register for signal <VS>.
    Found 2-bit register for signal <BLUE_H>.
    Found 3-bit register for signal <GREEN_H>.
    Found 3-bit register for signal <RED_H>.
    Found 2-bit register for signal <BLUE_V>.
    Found 3-bit register for signal <GREEN_V>.
    Found 3-bit register for signal <RED_V>.
    Found 1-bit register for signal <HS>.
    Found 8-bit subtractor for signal <RED_H[2]_RED_V[2]_sub_52_OUT> created at line 82.
    Found 10-bit adder for signal <VS_CNT[9]_GND_1_o_add_5_OUT> created at line 53.
    Found 12-bit adder for signal <HS_CNT[11]_GND_1_o_add_7_OUT> created at line 54.
    Found 8-bit adder for signal <RED_H[2]_RED_V[2]_add_50_OUT> created at line 81.
    Found 2-bit 4-to-1 multiplexer for signal <BLUE> created at line 78.
    Found 3-bit 4-to-1 multiplexer for signal <GREEN> created at line 78.
    Found 3-bit 4-to-1 multiplexer for signal <RED> created at line 78.
    Found 12-bit comparator lessequal for signal <n0000> created at line 48
    Found 12-bit comparator lessequal for signal <n0002> created at line 48
    Found 10-bit comparator lessequal for signal <n0013> created at line 55
    Found 10-bit comparator lessequal for signal <n0015> created at line 55
    Found 12-bit comparator lessequal for signal <n0023> created at line 62
    Found 10-bit comparator lessequal for signal <n0025> created at line 62
    Found 12-bit comparator lessequal for signal <n0028> created at line 63
    Found 12-bit comparator lessequal for signal <n0030> created at line 63
    Found 12-bit comparator lessequal for signal <n0034> created at line 64
    Found 12-bit comparator lessequal for signal <n0036> created at line 64
    Found 10-bit comparator lessequal for signal <n0049> created at line 69
    Found 10-bit comparator lessequal for signal <n0052> created at line 70
    Found 10-bit comparator lessequal for signal <n0054> created at line 70
    Found 10-bit comparator lessequal for signal <n0058> created at line 71
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <VGA_DISPLAY> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 12-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 10
 1-bit register                                        : 2
 10-bit register                                       : 1
 12-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 4
# Comparators                                          : 14
 10-bit comparator lessequal                           : 7
 12-bit comparator lessequal                           : 7
# Multiplexers                                         : 3
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <VGA_DISPLAY>.
The following registers are absorbed into counter <HS_CNT>: 1 register on signal <HS_CNT>.
The following registers are absorbed into counter <VS_CNT>: 1 register on signal <VS_CNT>.
Unit <VGA_DISPLAY> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 14
 10-bit comparator lessequal                           : 7
 12-bit comparator lessequal                           : 7
# Multiplexers                                         : 3
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <GREEN_H_0> in Unit <VGA_DISPLAY> is equivalent to the following 2 FFs/Latches, which will be removed : <GREEN_H_1> <GREEN_H_2> 
INFO:Xst:2261 - The FF/Latch <GREEN_V_0> in Unit <VGA_DISPLAY> is equivalent to the following 2 FFs/Latches, which will be removed : <GREEN_V_1> <GREEN_V_2> 
INFO:Xst:2261 - The FF/Latch <RED_V_0> in Unit <VGA_DISPLAY> is equivalent to the following 2 FFs/Latches, which will be removed : <RED_V_1> <RED_V_2> 
INFO:Xst:2261 - The FF/Latch <BLUE_V_0> in Unit <VGA_DISPLAY> is equivalent to the following FF/Latch, which will be removed : <BLUE_V_1> 
INFO:Xst:2261 - The FF/Latch <BLUE_H_0> in Unit <VGA_DISPLAY> is equivalent to the following FF/Latch, which will be removed : <BLUE_H_1> 
INFO:Xst:2261 - The FF/Latch <RED_H_0> in Unit <VGA_DISPLAY> is equivalent to the following 2 FFs/Latches, which will be removed : <RED_H_1> <RED_H_2> 

Optimizing unit <VGA_DISPLAY> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_DISPLAY, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : VGA_DISPLAY.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 135
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 6
#      LUT3                        : 15
#      LUT4                        : 5
#      LUT5                        : 17
#      LUT6                        : 25
#      MUXCY                       : 20
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 30
#      FD                          : 28
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  11440     0%  
 Number of Slice LUTs:                   90  out of   5720     1%  
    Number used as Logic:                90  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     92
   Number with an unused Flip Flop:      62  out of     92    67%  
   Number with an unused LUT:             2  out of     92     2%  
   Number of fully used LUT-FF pairs:    28  out of     92    30%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    102    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.531ns (Maximum Frequency: 220.702MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.788ns
   Maximum combinational path delay: 7.506ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.531ns (frequency: 220.702MHz)
  Total number of paths / destination ports: 832 / 30
-------------------------------------------------------------------------
Delay:               4.531ns (Levels of Logic = 3)
  Source:            VS_CNT_2 (FF)
  Destination:       VS_CNT_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: VS_CNT_2 to VS_CNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.271  VS_CNT_2 (VS_CNT_2)
     LUT6:I1->O            1   0.254   0.910  _n0130_SW0 (N6)
     LUT6:I3->O           10   0.235   1.008  _n0130 (_n0130)
     LUT5:I4->O            1   0.254   0.000  VS_CNT_0_rstpot (VS_CNT_0_rstpot)
     FD:D                      0.074          VS_CNT_0
    ----------------------------------------
    Total                      4.531ns (1.342ns logic, 3.189ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 54 / 10
-------------------------------------------------------------------------
Offset:              6.788ns (Levels of Logic = 3)
  Source:            GREEN_V_0 (FF)
  Destination:       RED<0> (PAD)
  Source Clock:      CLK rising

  Data Path: GREEN_V_0 to RED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.271  GREEN_V_0 (GREEN_V_0)
     LUT5:I0->O            1   0.254   0.910  Mmux_RED13_SW0 (N42)
     LUT5:I2->O            1   0.235   0.681  Mmux_RED13 (RED_0_OBUF)
     OBUF:I->O                 2.912          RED_0_OBUF (RED<0>)
    ----------------------------------------
    Total                      6.788ns (3.926ns logic, 2.862ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               7.506ns (Levels of Logic = 4)
  Source:            CTL<0> (PAD)
  Destination:       RED<0> (PAD)

  Data Path: CTL<0> to RED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   1.186  CTL_0_IBUF (CTL_0_IBUF)
     LUT5:I1->O            1   0.254   0.910  Mmux_RED13_SW0 (N42)
     LUT5:I2->O            1   0.235   0.681  Mmux_RED13 (RED_0_OBUF)
     OBUF:I->O                 2.912          RED_0_OBUF (RED<0>)
    ----------------------------------------
    Total                      7.506ns (4.729ns logic, 2.777ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.531|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.82 secs
 
--> 

Total memory usage is 213812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    6 (   0 filtered)

