Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov  9 14:24:50 2023
| Host         : DESKTOP-DTP78NV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/SOC/course-lab_4-2022.1/4_1_vivado/lab4_1/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (50)
6. checking no_output_delay (97)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (50)
-------------------------------
 There are 50 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[1]
wbs_adr_i[2]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (97)
--------------------------------
 There are 97 ports with no output delay specified. (HIGH)

io_out[0]
io_out[10]
io_out[11]
io_out[12]
io_out[13]
io_out[14]
io_out[15]
io_out[16]
io_out[17]
io_out[18]
io_out[19]
io_out[1]
io_out[20]
io_out[21]
io_out[22]
io_out[23]
io_out[24]
io_out[25]
io_out[26]
io_out[27]
io_out[28]
io_out[29]
io_out[2]
io_out[30]
io_out[31]
io_out[3]
io_out[4]
io_out[5]
io_out[6]
io_out[7]
io_out[8]
io_out[9]
la_data_out[0]
la_data_out[10]
la_data_out[11]
la_data_out[12]
la_data_out[13]
la_data_out[14]
la_data_out[15]
la_data_out[16]
la_data_out[17]
la_data_out[18]
la_data_out[19]
la_data_out[1]
la_data_out[20]
la_data_out[21]
la_data_out[22]
la_data_out[23]
la_data_out[24]
la_data_out[25]
la_data_out[26]
la_data_out[27]
la_data_out[28]
la_data_out[29]
la_data_out[2]
la_data_out[30]
la_data_out[31]
la_data_out[3]
la_data_out[4]
la_data_out[5]
la_data_out[6]
la_data_out[7]
la_data_out[8]
la_data_out[9]
wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.281        0.000                      0                   97        0.218        0.000                      0                   97       12.000        0.000                       0                 32834  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i           20.281        0.000                      0                   97        0.218        0.000                      0                   97       12.000        0.000                       0                 32834  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       20.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.281ns  (required time - arrival time)
  Source:                 user_bram/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.021ns (25.640%)  route 2.961ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/count_reg[4]/Q
                         net (fo=2, unplaced)         0.752     3.686    user_bram/count_reg[4]
                                                                      r  user_bram/READY_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  user_bram/READY_i_8/O
                         net (fo=1, unplaced)         0.449     4.430    user_bram/READY_i_8_n_0
                                                                      f  user_bram/READY_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.554 f  user_bram/READY_i_3/O
                         net (fo=2, unplaced)         0.913     5.467    user_bram/READY_i_3_n_0
                                                                      f  user_bram/count[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  user_bram/count[0]_i_1/O
                         net (fo=32, unplaced)        0.847     6.438    user_bram/count[0]_i_1_n_0
                         FDRE                                         r  user_bram/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439    27.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[0]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDRE (Setup_fdre_C_R)       -0.557    26.719    user_bram/count_reg[0]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 20.281    

Slack (MET) :             20.281ns  (required time - arrival time)
  Source:                 user_bram/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.021ns (25.640%)  route 2.961ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/count_reg[4]/Q
                         net (fo=2, unplaced)         0.752     3.686    user_bram/count_reg[4]
                                                                      r  user_bram/READY_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  user_bram/READY_i_8/O
                         net (fo=1, unplaced)         0.449     4.430    user_bram/READY_i_8_n_0
                                                                      f  user_bram/READY_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.554 f  user_bram/READY_i_3/O
                         net (fo=2, unplaced)         0.913     5.467    user_bram/READY_i_3_n_0
                                                                      f  user_bram/count[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  user_bram/count[0]_i_1/O
                         net (fo=32, unplaced)        0.847     6.438    user_bram/count[0]_i_1_n_0
                         FDRE                                         r  user_bram/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439    27.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[10]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDRE (Setup_fdre_C_R)       -0.557    26.719    user_bram/count_reg[10]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 20.281    

Slack (MET) :             20.281ns  (required time - arrival time)
  Source:                 user_bram/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.021ns (25.640%)  route 2.961ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/count_reg[4]/Q
                         net (fo=2, unplaced)         0.752     3.686    user_bram/count_reg[4]
                                                                      r  user_bram/READY_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  user_bram/READY_i_8/O
                         net (fo=1, unplaced)         0.449     4.430    user_bram/READY_i_8_n_0
                                                                      f  user_bram/READY_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.554 f  user_bram/READY_i_3/O
                         net (fo=2, unplaced)         0.913     5.467    user_bram/READY_i_3_n_0
                                                                      f  user_bram/count[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  user_bram/count[0]_i_1/O
                         net (fo=32, unplaced)        0.847     6.438    user_bram/count[0]_i_1_n_0
                         FDRE                                         r  user_bram/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439    27.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[11]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDRE (Setup_fdre_C_R)       -0.557    26.719    user_bram/count_reg[11]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 20.281    

Slack (MET) :             20.281ns  (required time - arrival time)
  Source:                 user_bram/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.021ns (25.640%)  route 2.961ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/count_reg[4]/Q
                         net (fo=2, unplaced)         0.752     3.686    user_bram/count_reg[4]
                                                                      r  user_bram/READY_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  user_bram/READY_i_8/O
                         net (fo=1, unplaced)         0.449     4.430    user_bram/READY_i_8_n_0
                                                                      f  user_bram/READY_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.554 f  user_bram/READY_i_3/O
                         net (fo=2, unplaced)         0.913     5.467    user_bram/READY_i_3_n_0
                                                                      f  user_bram/count[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  user_bram/count[0]_i_1/O
                         net (fo=32, unplaced)        0.847     6.438    user_bram/count[0]_i_1_n_0
                         FDRE                                         r  user_bram/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439    27.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[12]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDRE (Setup_fdre_C_R)       -0.557    26.719    user_bram/count_reg[12]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 20.281    

Slack (MET) :             20.281ns  (required time - arrival time)
  Source:                 user_bram/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.021ns (25.640%)  route 2.961ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/count_reg[4]/Q
                         net (fo=2, unplaced)         0.752     3.686    user_bram/count_reg[4]
                                                                      r  user_bram/READY_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  user_bram/READY_i_8/O
                         net (fo=1, unplaced)         0.449     4.430    user_bram/READY_i_8_n_0
                                                                      f  user_bram/READY_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.554 f  user_bram/READY_i_3/O
                         net (fo=2, unplaced)         0.913     5.467    user_bram/READY_i_3_n_0
                                                                      f  user_bram/count[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  user_bram/count[0]_i_1/O
                         net (fo=32, unplaced)        0.847     6.438    user_bram/count[0]_i_1_n_0
                         FDRE                                         r  user_bram/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439    27.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[13]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDRE (Setup_fdre_C_R)       -0.557    26.719    user_bram/count_reg[13]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 20.281    

Slack (MET) :             20.281ns  (required time - arrival time)
  Source:                 user_bram/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.021ns (25.640%)  route 2.961ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/count_reg[4]/Q
                         net (fo=2, unplaced)         0.752     3.686    user_bram/count_reg[4]
                                                                      r  user_bram/READY_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  user_bram/READY_i_8/O
                         net (fo=1, unplaced)         0.449     4.430    user_bram/READY_i_8_n_0
                                                                      f  user_bram/READY_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.554 f  user_bram/READY_i_3/O
                         net (fo=2, unplaced)         0.913     5.467    user_bram/READY_i_3_n_0
                                                                      f  user_bram/count[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  user_bram/count[0]_i_1/O
                         net (fo=32, unplaced)        0.847     6.438    user_bram/count[0]_i_1_n_0
                         FDRE                                         r  user_bram/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439    27.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[14]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDRE (Setup_fdre_C_R)       -0.557    26.719    user_bram/count_reg[14]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 20.281    

Slack (MET) :             20.281ns  (required time - arrival time)
  Source:                 user_bram/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.021ns (25.640%)  route 2.961ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/count_reg[4]/Q
                         net (fo=2, unplaced)         0.752     3.686    user_bram/count_reg[4]
                                                                      r  user_bram/READY_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  user_bram/READY_i_8/O
                         net (fo=1, unplaced)         0.449     4.430    user_bram/READY_i_8_n_0
                                                                      f  user_bram/READY_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.554 f  user_bram/READY_i_3/O
                         net (fo=2, unplaced)         0.913     5.467    user_bram/READY_i_3_n_0
                                                                      f  user_bram/count[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  user_bram/count[0]_i_1/O
                         net (fo=32, unplaced)        0.847     6.438    user_bram/count[0]_i_1_n_0
                         FDRE                                         r  user_bram/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439    27.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[15]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDRE (Setup_fdre_C_R)       -0.557    26.719    user_bram/count_reg[15]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 20.281    

Slack (MET) :             20.281ns  (required time - arrival time)
  Source:                 user_bram/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.021ns (25.640%)  route 2.961ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/count_reg[4]/Q
                         net (fo=2, unplaced)         0.752     3.686    user_bram/count_reg[4]
                                                                      r  user_bram/READY_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  user_bram/READY_i_8/O
                         net (fo=1, unplaced)         0.449     4.430    user_bram/READY_i_8_n_0
                                                                      f  user_bram/READY_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.554 f  user_bram/READY_i_3/O
                         net (fo=2, unplaced)         0.913     5.467    user_bram/READY_i_3_n_0
                                                                      f  user_bram/count[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  user_bram/count[0]_i_1/O
                         net (fo=32, unplaced)        0.847     6.438    user_bram/count[0]_i_1_n_0
                         FDRE                                         r  user_bram/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439    27.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[16]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDRE (Setup_fdre_C_R)       -0.557    26.719    user_bram/count_reg[16]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 20.281    

Slack (MET) :             20.281ns  (required time - arrival time)
  Source:                 user_bram/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.021ns (25.640%)  route 2.961ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/count_reg[4]/Q
                         net (fo=2, unplaced)         0.752     3.686    user_bram/count_reg[4]
                                                                      r  user_bram/READY_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  user_bram/READY_i_8/O
                         net (fo=1, unplaced)         0.449     4.430    user_bram/READY_i_8_n_0
                                                                      f  user_bram/READY_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.554 f  user_bram/READY_i_3/O
                         net (fo=2, unplaced)         0.913     5.467    user_bram/READY_i_3_n_0
                                                                      f  user_bram/count[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  user_bram/count[0]_i_1/O
                         net (fo=32, unplaced)        0.847     6.438    user_bram/count[0]_i_1_n_0
                         FDRE                                         r  user_bram/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439    27.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[17]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDRE (Setup_fdre_C_R)       -0.557    26.719    user_bram/count_reg[17]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 20.281    

Slack (MET) :             20.281ns  (required time - arrival time)
  Source:                 user_bram/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (wb_clk_i rise@25.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.021ns (25.640%)  route 2.961ns (74.360%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 27.128 - 25.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/count_reg[4]/Q
                         net (fo=2, unplaced)         0.752     3.686    user_bram/count_reg[4]
                                                                      r  user_bram/READY_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.981 f  user_bram/READY_i_8/O
                         net (fo=1, unplaced)         0.449     4.430    user_bram/READY_i_8_n_0
                                                                      f  user_bram/READY_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.554 f  user_bram/READY_i_3/O
                         net (fo=2, unplaced)         0.913     5.467    user_bram/READY_i_3_n_0
                                                                      f  user_bram/count[0]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.591 r  user_bram/count[0]_i_1/O
                         net (fo=32, unplaced)        0.847     6.438    user_bram/count[0]_i_1_n_0
                         FDRE                                         r  user_bram/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     25.000    25.000 r  
                                                      0.000    25.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    25.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    25.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    26.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    26.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439    27.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[18]/C
                         clock pessimism              0.184    27.311    
                         clock uncertainty           -0.035    27.276    
                         FDRE (Setup_fdre_C_R)       -0.557    26.719    user_bram/count_reg[18]
  -------------------------------------------------------------------
                         required time                         26.719    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                 20.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 user_bram/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.262ns (55.027%)  route 0.214ns (44.973%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  user_bram/count_reg[0]/Q
                         net (fo=2, unplaced)         0.214     1.039    user_bram/count_reg[0]
                                                                      f  user_bram/count[0]_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.084 r  user_bram/count[0]_i_3/O
                         net (fo=1, unplaced)         0.000     1.084    user_bram/count[0]_i_3_n_0
                                                                      r  user_bram/count_reg[0]_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.154 r  user_bram/count_reg[0]_i_2/O[0]
                         net (fo=1, unplaced)         0.000     1.154    user_bram/count_reg[0]_i_2_n_7
                         FDRE                                         r  user_bram/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_bram/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 user_bram/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/count_reg[11]/Q
                         net (fo=2, unplaced)         0.228     1.052    user_bram/count_reg[11]
                                                                      r  user_bram/count_reg[8]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.161 r  user_bram/count_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.161    user_bram/count_reg[8]_i_1_n_4
                         FDRE                                         r  user_bram/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_bram/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 user_bram/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/count_reg[15]/Q
                         net (fo=2, unplaced)         0.228     1.052    user_bram/count_reg[15]
                                                                      r  user_bram/count_reg[12]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.161 r  user_bram/count_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.161    user_bram/count_reg[12]_i_1_n_4
                         FDRE                                         r  user_bram/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_bram/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 user_bram/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/count_reg[19]/Q
                         net (fo=2, unplaced)         0.228     1.052    user_bram/count_reg[19]
                                                                      r  user_bram/count_reg[16]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.161 r  user_bram/count_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.161    user_bram/count_reg[16]_i_1_n_4
                         FDRE                                         r  user_bram/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_bram/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 user_bram/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/count_reg[23]/Q
                         net (fo=2, unplaced)         0.228     1.052    user_bram/count_reg[23]
                                                                      r  user_bram/count_reg[20]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.161 r  user_bram/count_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.161    user_bram/count_reg[20]_i_1_n_4
                         FDRE                                         r  user_bram/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_bram/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 user_bram/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/count_reg[27]/Q
                         net (fo=2, unplaced)         0.228     1.052    user_bram/count_reg[27]
                                                                      r  user_bram/count_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.161 r  user_bram/count_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.161    user_bram/count_reg[24]_i_1_n_4
                         FDRE                                         r  user_bram/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_bram/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 user_bram/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/count_reg[31]/Q
                         net (fo=2, unplaced)         0.228     1.052    user_bram/count_reg[31]
                                                                      r  user_bram/count_reg[28]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.161 r  user_bram/count_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.161    user_bram/count_reg[28]_i_1_n_4
                         FDRE                                         r  user_bram/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[31]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_bram/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 user_bram/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/count_reg[3]/Q
                         net (fo=2, unplaced)         0.228     1.052    user_bram/count_reg[3]
                                                                      r  user_bram/count_reg[0]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.161 r  user_bram/count_reg[0]_i_2/O[3]
                         net (fo=1, unplaced)         0.000     1.161    user_bram/count_reg[0]_i_2_n_4
                         FDRE                                         r  user_bram/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_bram/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 user_bram/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.256ns (52.934%)  route 0.228ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/count_reg[7]/Q
                         net (fo=2, unplaced)         0.228     1.052    user_bram/count_reg[7]
                                                                      r  user_bram/count_reg[4]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.161 r  user_bram/count_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.161    user_bram/count_reg[4]_i_1_n_4
                         FDRE                                         r  user_bram/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[7]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_bram/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 user_bram/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            user_bram/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.262ns (53.742%)  route 0.226ns (46.258%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/count_reg[12]/Q
                         net (fo=2, unplaced)         0.226     1.050    user_bram/count_reg[12]
                                                                      r  user_bram/count_reg[12]_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.165 r  user_bram/count_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     1.165    user_bram/count_reg[12]_i_1_n_7
                         FDRE                                         r  user_bram/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/count_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    user_bram/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845               wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000               user_bram/Do0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000               user_bram/Do0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000               user_bram/Do0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000               user_bram/Do0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000               user_bram/Do0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000               user_bram/Do0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000               user_bram/Do0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000               user_bram/Do0_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000               user_bram/Do0_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000               user_bram/Do0_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.330ns  (logic 3.730ns (69.990%)  route 1.599ns (30.010%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.800     2.695    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.330 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     5.330    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[0]
                                                                      r  io_oeb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[10]
                                                                      r  io_oeb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[11]
                                                                      r  io_oeb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[12]
                                                                      r  io_oeb[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[13]
                                                                      r  io_oeb[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[14]
                                                                      r  io_oeb[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[15]
                                                                      r  io_oeb[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[16]
                                                                      r  io_oeb[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[17]
                                                                      r  io_oeb[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 la_oenb[65]
                            (input port)
  Destination:            io_oeb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  la_oenb[65] (IN)
                         net (fo=0)                   0.000     0.000    la_oenb[65]
                                                                      r  la_oenb_IBUF[65]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  la_oenb_IBUF[65]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    la_oenb_IBUF[65]
                                                                      r  io_oeb_OBUF[36]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  io_oeb_OBUF[36]_inst_i_1/O
                         net (fo=37, unplaced)        0.337     0.920    io_oeb_OBUF[0]
                                                                      r  io_oeb_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  io_oeb_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    io_oeb[18]
                                                                      r  io_oeb[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/Do0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/Do0_reg[0]/Q
                         net (fo=3, unplaced)         0.800     3.734    io_out_OBUF[0]
                                                                      r  io_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  io_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.544    io_out[0]
                                                                      r  io_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/Do0_reg[10]/Q
                         net (fo=3, unplaced)         0.800     3.734    io_out_OBUF[10]
                                                                      r  io_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  io_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.544    io_out[10]
                                                                      r  io_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/Do0_reg[11]/Q
                         net (fo=3, unplaced)         0.800     3.734    io_out_OBUF[11]
                                                                      r  io_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  io_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.544    io_out[11]
                                                                      r  io_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/Do0_reg[12]/Q
                         net (fo=3, unplaced)         0.800     3.734    io_out_OBUF[12]
                                                                      r  io_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  io_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.544    io_out[12]
                                                                      r  io_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/Do0_reg[13]/Q
                         net (fo=3, unplaced)         0.800     3.734    io_out_OBUF[13]
                                                                      r  io_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  io_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.544    io_out[13]
                                                                      r  io_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/Do0_reg[14]/Q
                         net (fo=3, unplaced)         0.800     3.734    io_out_OBUF[14]
                                                                      r  io_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  io_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.544    io_out[14]
                                                                      r  io_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/Do0_reg[15]/Q
                         net (fo=3, unplaced)         0.800     3.734    io_out_OBUF[15]
                                                                      r  io_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  io_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.544    io_out[15]
                                                                      r  io_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/Do0_reg[16]/Q
                         net (fo=3, unplaced)         0.800     3.734    io_out_OBUF[16]
                                                                      r  io_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  io_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.544    io_out[16]
                                                                      r  io_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/Do0_reg[17]/Q
                         net (fo=3, unplaced)         0.800     3.734    io_out_OBUF[17]
                                                                      r  io_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  io_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.544    io_out[17]
                                                                      r  io_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.087ns  (logic 3.287ns (80.434%)  route 0.800ns (19.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.584     2.456    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  user_bram/Do0_reg[18]/Q
                         net (fo=3, unplaced)         0.800     3.734    io_out_OBUF[18]
                                                                      r  io_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  io_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     6.544    io_out[18]
                                                                      r  io_out[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/Do0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/Do0_reg[0]/Q
                         net (fo=3, unplaced)         0.337     1.162    io_out_OBUF[0]
                                                                      r  io_out_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[0]
                                                                      r  io_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/Do0_reg[10]/Q
                         net (fo=3, unplaced)         0.337     1.162    io_out_OBUF[10]
                                                                      r  io_out_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[10]
                                                                      r  io_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/Do0_reg[11]/Q
                         net (fo=3, unplaced)         0.337     1.162    io_out_OBUF[11]
                                                                      r  io_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[11]
                                                                      r  io_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/Do0_reg[12]/Q
                         net (fo=3, unplaced)         0.337     1.162    io_out_OBUF[12]
                                                                      r  io_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[12]
                                                                      r  io_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/Do0_reg[13]/Q
                         net (fo=3, unplaced)         0.337     1.162    io_out_OBUF[13]
                                                                      r  io_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[13]
                                                                      r  io_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/Do0_reg[14]/Q
                         net (fo=3, unplaced)         0.337     1.162    io_out_OBUF[14]
                                                                      r  io_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[14]
                                                                      r  io_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/Do0_reg[15]/Q
                         net (fo=3, unplaced)         0.337     1.162    io_out_OBUF[15]
                                                                      r  io_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[15]
                                                                      r  io_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/Do0_reg[16]/Q
                         net (fo=3, unplaced)         0.337     1.162    io_out_OBUF[16]
                                                                      r  io_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[16]
                                                                      r  io_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/Do0_reg[17]/Q
                         net (fo=3, unplaced)         0.337     1.162    io_out_OBUF[17]
                                                                      r  io_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[17]
                                                                      r  io_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/Do0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            io_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.114     0.678    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  user_bram/Do0_reg[18]/Q
                         net (fo=3, unplaced)         0.337     1.162    io_out_OBUF[18]
                                                                      r  io_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  io_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    io_out[18]
                                                                      r  io_out[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay         98434 Endpoints
Min Delay         98434 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/Do0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 2.424ns (52.039%)  route 2.234ns (47.961%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=8677, unplaced)      0.800     1.771    user_bram/wbs_adr_i_IBUF[0]
                                                                      r  user_bram/Do0[0]_i_241/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  user_bram/Do0[0]_i_241/O
                         net (fo=1, unplaced)         0.000     1.895    user_bram/Do0[0]_i_241_n_0
                                                                      r  user_bram/Do0_reg[0]_i_104/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  user_bram/Do0_reg[0]_i_104/O
                         net (fo=1, unplaced)         0.000     2.142    user_bram/Do0_reg[0]_i_104_n_0
                                                                      r  user_bram/Do0_reg[0]_i_36/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  user_bram/Do0_reg[0]_i_36/O
                         net (fo=1, unplaced)         0.717     2.957    user_bram/Do0_reg[0]_i_36_n_0
                                                                      r  user_bram/Do0[0]_i_17/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  user_bram/Do0[0]_i_17/O
                         net (fo=1, unplaced)         0.000     3.276    user_bram/Do0[0]_i_17_n_0
                                                                      r  user_bram/Do0_reg[0]_i_8/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.523 r  user_bram/Do0_reg[0]_i_8/O
                         net (fo=1, unplaced)         0.000     3.523    user_bram/Do0_reg[0]_i_8_n_0
                                                                      r  user_bram/Do0_reg[0]_i_4/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.621 r  user_bram/Do0_reg[0]_i_4/O
                         net (fo=1, unplaced)         0.717     4.338    user_bram/Do0_reg[0]_i_4_n_0
                                                                      r  user_bram/Do0[0]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.657 r  user_bram/Do0[0]_i_3/O
                         net (fo=1, unplaced)         0.000     4.657    user_bram/RAM__4[0]
                         FDRE                                         r  user_bram/Do0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[0]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/Do0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 2.424ns (52.039%)  route 2.234ns (47.961%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=8677, unplaced)      0.800     1.771    user_bram/wbs_adr_i_IBUF[0]
                                                                      r  user_bram/Do0[10]_i_239/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  user_bram/Do0[10]_i_239/O
                         net (fo=1, unplaced)         0.000     1.895    user_bram/Do0[10]_i_239_n_0
                                                                      r  user_bram/Do0_reg[10]_i_102/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  user_bram/Do0_reg[10]_i_102/O
                         net (fo=1, unplaced)         0.000     2.142    user_bram/Do0_reg[10]_i_102_n_0
                                                                      r  user_bram/Do0_reg[10]_i_34/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  user_bram/Do0_reg[10]_i_34/O
                         net (fo=1, unplaced)         0.717     2.957    user_bram/Do0_reg[10]_i_34_n_0
                                                                      r  user_bram/Do0[10]_i_15/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  user_bram/Do0[10]_i_15/O
                         net (fo=1, unplaced)         0.000     3.276    user_bram/Do0[10]_i_15_n_0
                                                                      r  user_bram/Do0_reg[10]_i_6/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.523 r  user_bram/Do0_reg[10]_i_6/O
                         net (fo=1, unplaced)         0.000     3.523    user_bram/Do0_reg[10]_i_6_n_0
                                                                      r  user_bram/Do0_reg[10]_i_2/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.621 r  user_bram/Do0_reg[10]_i_2/O
                         net (fo=1, unplaced)         0.717     4.338    user_bram/Do0_reg[10]_i_2_n_0
                                                                      r  user_bram/Do0[10]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.657 r  user_bram/Do0[10]_i_1/O
                         net (fo=1, unplaced)         0.000     4.657    user_bram/RAM__5[10]
                         FDRE                                         r  user_bram/Do0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[10]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/Do0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 2.424ns (52.039%)  route 2.234ns (47.961%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=8677, unplaced)      0.800     1.771    user_bram/wbs_adr_i_IBUF[0]
                                                                      r  user_bram/Do0[11]_i_239/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  user_bram/Do0[11]_i_239/O
                         net (fo=1, unplaced)         0.000     1.895    user_bram/Do0[11]_i_239_n_0
                                                                      r  user_bram/Do0_reg[11]_i_102/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  user_bram/Do0_reg[11]_i_102/O
                         net (fo=1, unplaced)         0.000     2.142    user_bram/Do0_reg[11]_i_102_n_0
                                                                      r  user_bram/Do0_reg[11]_i_34/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  user_bram/Do0_reg[11]_i_34/O
                         net (fo=1, unplaced)         0.717     2.957    user_bram/Do0_reg[11]_i_34_n_0
                                                                      r  user_bram/Do0[11]_i_15/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  user_bram/Do0[11]_i_15/O
                         net (fo=1, unplaced)         0.000     3.276    user_bram/Do0[11]_i_15_n_0
                                                                      r  user_bram/Do0_reg[11]_i_6/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.523 r  user_bram/Do0_reg[11]_i_6/O
                         net (fo=1, unplaced)         0.000     3.523    user_bram/Do0_reg[11]_i_6_n_0
                                                                      r  user_bram/Do0_reg[11]_i_2/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.621 r  user_bram/Do0_reg[11]_i_2/O
                         net (fo=1, unplaced)         0.717     4.338    user_bram/Do0_reg[11]_i_2_n_0
                                                                      r  user_bram/Do0[11]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.657 r  user_bram/Do0[11]_i_1/O
                         net (fo=1, unplaced)         0.000     4.657    user_bram/RAM__5[11]
                         FDRE                                         r  user_bram/Do0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[11]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/Do0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 2.424ns (52.039%)  route 2.234ns (47.961%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=8677, unplaced)      0.800     1.771    user_bram/wbs_adr_i_IBUF[0]
                                                                      r  user_bram/Do0[12]_i_239/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  user_bram/Do0[12]_i_239/O
                         net (fo=1, unplaced)         0.000     1.895    user_bram/Do0[12]_i_239_n_0
                                                                      r  user_bram/Do0_reg[12]_i_102/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  user_bram/Do0_reg[12]_i_102/O
                         net (fo=1, unplaced)         0.000     2.142    user_bram/Do0_reg[12]_i_102_n_0
                                                                      r  user_bram/Do0_reg[12]_i_34/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  user_bram/Do0_reg[12]_i_34/O
                         net (fo=1, unplaced)         0.717     2.957    user_bram/Do0_reg[12]_i_34_n_0
                                                                      r  user_bram/Do0[12]_i_15/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  user_bram/Do0[12]_i_15/O
                         net (fo=1, unplaced)         0.000     3.276    user_bram/Do0[12]_i_15_n_0
                                                                      r  user_bram/Do0_reg[12]_i_6/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.523 r  user_bram/Do0_reg[12]_i_6/O
                         net (fo=1, unplaced)         0.000     3.523    user_bram/Do0_reg[12]_i_6_n_0
                                                                      r  user_bram/Do0_reg[12]_i_2/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.621 r  user_bram/Do0_reg[12]_i_2/O
                         net (fo=1, unplaced)         0.717     4.338    user_bram/Do0_reg[12]_i_2_n_0
                                                                      r  user_bram/Do0[12]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.657 r  user_bram/Do0[12]_i_1/O
                         net (fo=1, unplaced)         0.000     4.657    user_bram/RAM__5[12]
                         FDRE                                         r  user_bram/Do0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[12]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/Do0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 2.424ns (52.039%)  route 2.234ns (47.961%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=8677, unplaced)      0.800     1.771    user_bram/wbs_adr_i_IBUF[0]
                                                                      r  user_bram/Do0[13]_i_239/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  user_bram/Do0[13]_i_239/O
                         net (fo=1, unplaced)         0.000     1.895    user_bram/Do0[13]_i_239_n_0
                                                                      r  user_bram/Do0_reg[13]_i_102/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  user_bram/Do0_reg[13]_i_102/O
                         net (fo=1, unplaced)         0.000     2.142    user_bram/Do0_reg[13]_i_102_n_0
                                                                      r  user_bram/Do0_reg[13]_i_34/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  user_bram/Do0_reg[13]_i_34/O
                         net (fo=1, unplaced)         0.717     2.957    user_bram/Do0_reg[13]_i_34_n_0
                                                                      r  user_bram/Do0[13]_i_15/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  user_bram/Do0[13]_i_15/O
                         net (fo=1, unplaced)         0.000     3.276    user_bram/Do0[13]_i_15_n_0
                                                                      r  user_bram/Do0_reg[13]_i_6/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.523 r  user_bram/Do0_reg[13]_i_6/O
                         net (fo=1, unplaced)         0.000     3.523    user_bram/Do0_reg[13]_i_6_n_0
                                                                      r  user_bram/Do0_reg[13]_i_2/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.621 r  user_bram/Do0_reg[13]_i_2/O
                         net (fo=1, unplaced)         0.717     4.338    user_bram/Do0_reg[13]_i_2_n_0
                                                                      r  user_bram/Do0[13]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.657 r  user_bram/Do0[13]_i_1/O
                         net (fo=1, unplaced)         0.000     4.657    user_bram/RAM__5[13]
                         FDRE                                         r  user_bram/Do0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[13]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/Do0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 2.424ns (52.039%)  route 2.234ns (47.961%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=8677, unplaced)      0.800     1.771    user_bram/wbs_adr_i_IBUF[0]
                                                                      r  user_bram/Do0[14]_i_239/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  user_bram/Do0[14]_i_239/O
                         net (fo=1, unplaced)         0.000     1.895    user_bram/Do0[14]_i_239_n_0
                                                                      r  user_bram/Do0_reg[14]_i_102/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  user_bram/Do0_reg[14]_i_102/O
                         net (fo=1, unplaced)         0.000     2.142    user_bram/Do0_reg[14]_i_102_n_0
                                                                      r  user_bram/Do0_reg[14]_i_34/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  user_bram/Do0_reg[14]_i_34/O
                         net (fo=1, unplaced)         0.717     2.957    user_bram/Do0_reg[14]_i_34_n_0
                                                                      r  user_bram/Do0[14]_i_15/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  user_bram/Do0[14]_i_15/O
                         net (fo=1, unplaced)         0.000     3.276    user_bram/Do0[14]_i_15_n_0
                                                                      r  user_bram/Do0_reg[14]_i_6/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.523 r  user_bram/Do0_reg[14]_i_6/O
                         net (fo=1, unplaced)         0.000     3.523    user_bram/Do0_reg[14]_i_6_n_0
                                                                      r  user_bram/Do0_reg[14]_i_2/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.621 r  user_bram/Do0_reg[14]_i_2/O
                         net (fo=1, unplaced)         0.717     4.338    user_bram/Do0_reg[14]_i_2_n_0
                                                                      r  user_bram/Do0[14]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.657 r  user_bram/Do0[14]_i_1/O
                         net (fo=1, unplaced)         0.000     4.657    user_bram/RAM__5[14]
                         FDRE                                         r  user_bram/Do0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[14]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/Do0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 2.424ns (52.039%)  route 2.234ns (47.961%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=8677, unplaced)      0.800     1.771    user_bram/wbs_adr_i_IBUF[0]
                                                                      r  user_bram/Do0[15]_i_239/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  user_bram/Do0[15]_i_239/O
                         net (fo=1, unplaced)         0.000     1.895    user_bram/Do0[15]_i_239_n_0
                                                                      r  user_bram/Do0_reg[15]_i_102/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  user_bram/Do0_reg[15]_i_102/O
                         net (fo=1, unplaced)         0.000     2.142    user_bram/Do0_reg[15]_i_102_n_0
                                                                      r  user_bram/Do0_reg[15]_i_34/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  user_bram/Do0_reg[15]_i_34/O
                         net (fo=1, unplaced)         0.717     2.957    user_bram/Do0_reg[15]_i_34_n_0
                                                                      r  user_bram/Do0[15]_i_15/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  user_bram/Do0[15]_i_15/O
                         net (fo=1, unplaced)         0.000     3.276    user_bram/Do0[15]_i_15_n_0
                                                                      r  user_bram/Do0_reg[15]_i_6/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.523 r  user_bram/Do0_reg[15]_i_6/O
                         net (fo=1, unplaced)         0.000     3.523    user_bram/Do0_reg[15]_i_6_n_0
                                                                      r  user_bram/Do0_reg[15]_i_2/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.621 r  user_bram/Do0_reg[15]_i_2/O
                         net (fo=1, unplaced)         0.717     4.338    user_bram/Do0_reg[15]_i_2_n_0
                                                                      r  user_bram/Do0[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.657 r  user_bram/Do0[15]_i_1/O
                         net (fo=1, unplaced)         0.000     4.657    user_bram/RAM__5[15]
                         FDRE                                         r  user_bram/Do0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[15]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/Do0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 2.424ns (52.039%)  route 2.234ns (47.961%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=8677, unplaced)      0.800     1.771    user_bram/wbs_adr_i_IBUF[0]
                                                                      r  user_bram/Do0[16]_i_239/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  user_bram/Do0[16]_i_239/O
                         net (fo=1, unplaced)         0.000     1.895    user_bram/Do0[16]_i_239_n_0
                                                                      r  user_bram/Do0_reg[16]_i_102/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  user_bram/Do0_reg[16]_i_102/O
                         net (fo=1, unplaced)         0.000     2.142    user_bram/Do0_reg[16]_i_102_n_0
                                                                      r  user_bram/Do0_reg[16]_i_34/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  user_bram/Do0_reg[16]_i_34/O
                         net (fo=1, unplaced)         0.717     2.957    user_bram/Do0_reg[16]_i_34_n_0
                                                                      r  user_bram/Do0[16]_i_15/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  user_bram/Do0[16]_i_15/O
                         net (fo=1, unplaced)         0.000     3.276    user_bram/Do0[16]_i_15_n_0
                                                                      r  user_bram/Do0_reg[16]_i_6/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.523 r  user_bram/Do0_reg[16]_i_6/O
                         net (fo=1, unplaced)         0.000     3.523    user_bram/Do0_reg[16]_i_6_n_0
                                                                      r  user_bram/Do0_reg[16]_i_2/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.621 r  user_bram/Do0_reg[16]_i_2/O
                         net (fo=1, unplaced)         0.717     4.338    user_bram/Do0_reg[16]_i_2_n_0
                                                                      r  user_bram/Do0[16]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.657 r  user_bram/Do0[16]_i_1/O
                         net (fo=1, unplaced)         0.000     4.657    user_bram/RAM__5[16]
                         FDRE                                         r  user_bram/Do0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[16]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/Do0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 2.424ns (52.039%)  route 2.234ns (47.961%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=8677, unplaced)      0.800     1.771    user_bram/wbs_adr_i_IBUF[0]
                                                                      r  user_bram/Do0[17]_i_239/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  user_bram/Do0[17]_i_239/O
                         net (fo=1, unplaced)         0.000     1.895    user_bram/Do0[17]_i_239_n_0
                                                                      r  user_bram/Do0_reg[17]_i_102/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  user_bram/Do0_reg[17]_i_102/O
                         net (fo=1, unplaced)         0.000     2.142    user_bram/Do0_reg[17]_i_102_n_0
                                                                      r  user_bram/Do0_reg[17]_i_34/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  user_bram/Do0_reg[17]_i_34/O
                         net (fo=1, unplaced)         0.717     2.957    user_bram/Do0_reg[17]_i_34_n_0
                                                                      r  user_bram/Do0[17]_i_15/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  user_bram/Do0[17]_i_15/O
                         net (fo=1, unplaced)         0.000     3.276    user_bram/Do0[17]_i_15_n_0
                                                                      r  user_bram/Do0_reg[17]_i_6/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.523 r  user_bram/Do0_reg[17]_i_6/O
                         net (fo=1, unplaced)         0.000     3.523    user_bram/Do0_reg[17]_i_6_n_0
                                                                      r  user_bram/Do0_reg[17]_i_2/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.621 r  user_bram/Do0_reg[17]_i_2/O
                         net (fo=1, unplaced)         0.717     4.338    user_bram/Do0_reg[17]_i_2_n_0
                                                                      r  user_bram/Do0[17]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.657 r  user_bram/Do0[17]_i_1/O
                         net (fo=1, unplaced)         0.000     4.657    user_bram/RAM__5[17]
                         FDRE                                         r  user_bram/Do0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[17]/C

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            user_bram/Do0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.657ns  (logic 2.424ns (52.039%)  route 2.234ns (47.961%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      r  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=8677, unplaced)      0.800     1.771    user_bram/wbs_adr_i_IBUF[0]
                                                                      r  user_bram/Do0[18]_i_239/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     1.895 r  user_bram/Do0[18]_i_239/O
                         net (fo=1, unplaced)         0.000     1.895    user_bram/Do0[18]_i_239_n_0
                                                                      r  user_bram/Do0_reg[18]_i_102/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.142 r  user_bram/Do0_reg[18]_i_102/O
                         net (fo=1, unplaced)         0.000     2.142    user_bram/Do0_reg[18]_i_102_n_0
                                                                      r  user_bram/Do0_reg[18]_i_34/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     2.240 r  user_bram/Do0_reg[18]_i_34/O
                         net (fo=1, unplaced)         0.717     2.957    user_bram/Do0_reg[18]_i_34_n_0
                                                                      r  user_bram/Do0[18]_i_15/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     3.276 r  user_bram/Do0[18]_i_15/O
                         net (fo=1, unplaced)         0.000     3.276    user_bram/Do0[18]_i_15_n_0
                                                                      r  user_bram/Do0_reg[18]_i_6/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.523 r  user_bram/Do0_reg[18]_i_6/O
                         net (fo=1, unplaced)         0.000     3.523    user_bram/Do0_reg[18]_i_6_n_0
                                                                      r  user_bram/Do0_reg[18]_i_2/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.621 r  user_bram/Do0_reg[18]_i_2/O
                         net (fo=1, unplaced)         0.717     4.338    user_bram/Do0_reg[18]_i_2_n_0
                                                                      r  user_bram/Do0[18]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.657 r  user_bram/Do0[18]_i_1/O
                         net (fo=1, unplaced)         0.000     4.657    user_bram/RAM__5[18]
                         FDRE                                         r  user_bram/Do0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.439     2.128    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/Do0_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            user_bram/RAM_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[0]
                                                                      r  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=1024, unplaced)      0.337     0.538    user_bram/Di0[0]
                         FDRE                                         r  user_bram/RAM_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/RAM_reg[0][0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            user_bram/RAM_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=32745, unplaced)     0.337     0.538    user_bram/wb_rst_i_IBUF
                         FDRE                                         r  user_bram/RAM_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/RAM_reg[0][0]/C

Slack:                    inf
  Source:                 wbs_dat_i[10]
                            (input port)
  Destination:            user_bram/RAM_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[10]
                                                                      r  wbs_dat_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[10]_inst/O
                         net (fo=1024, unplaced)      0.337     0.538    user_bram/Di0[10]
                         FDRE                                         r  user_bram/RAM_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/RAM_reg[0][10]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            user_bram/RAM_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=32745, unplaced)     0.337     0.538    user_bram/wb_rst_i_IBUF
                         FDRE                                         r  user_bram/RAM_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/RAM_reg[0][10]/C

Slack:                    inf
  Source:                 wbs_dat_i[11]
                            (input port)
  Destination:            user_bram/RAM_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[11]
                                                                      r  wbs_dat_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[11]_inst/O
                         net (fo=1024, unplaced)      0.337     0.538    user_bram/Di0[11]
                         FDRE                                         r  user_bram/RAM_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/RAM_reg[0][11]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            user_bram/RAM_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=32745, unplaced)     0.337     0.538    user_bram/wb_rst_i_IBUF
                         FDRE                                         r  user_bram/RAM_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/RAM_reg[0][11]/C

Slack:                    inf
  Source:                 wbs_dat_i[12]
                            (input port)
  Destination:            user_bram/RAM_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[12] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[12]
                                                                      r  wbs_dat_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[12]_inst/O
                         net (fo=1024, unplaced)      0.337     0.538    user_bram/Di0[12]
                         FDRE                                         r  user_bram/RAM_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/RAM_reg[0][12]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            user_bram/RAM_reg[0][12]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=32745, unplaced)     0.337     0.538    user_bram/wb_rst_i_IBUF
                         FDRE                                         r  user_bram/RAM_reg[0][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/RAM_reg[0][12]/C

Slack:                    inf
  Source:                 wbs_dat_i[13]
                            (input port)
  Destination:            user_bram/RAM_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[13]
                                                                      r  wbs_dat_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[13]_inst/O
                         net (fo=1024, unplaced)      0.337     0.538    user_bram/Di0[13]
                         FDRE                                         r  user_bram/RAM_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/RAM_reg[0][13]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            user_bram/RAM_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      r  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_rst_i_IBUF_inst/O
                         net (fo=32745, unplaced)     0.337     0.538    user_bram/wb_rst_i_IBUF
                         FDRE                                         r  user_bram/RAM_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=32833, unplaced)     0.259     1.032    user_bram/wb_clk_i_IBUF_BUFG
                         FDRE                                         r  user_bram/RAM_reg[0][13]/C





