#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf74b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf74ca0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0xf6ca40 .functor NOT 1, L_0xfb4df0, C4<0>, C4<0>, C4<0>;
L_0xfb4b80 .functor XOR 25, L_0xfb4a40, L_0xfb4ae0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0xfb4ce0 .functor XOR 25, L_0xfb4b80, L_0xfb4c40, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0xfa1430_0 .net *"_ivl_10", 24 0, L_0xfb4c40;  1 drivers
v0xfa1530_0 .net *"_ivl_12", 24 0, L_0xfb4ce0;  1 drivers
v0xfa1610_0 .net *"_ivl_2", 24 0, L_0xfb49a0;  1 drivers
v0xfa16d0_0 .net *"_ivl_4", 24 0, L_0xfb4a40;  1 drivers
v0xfa17b0_0 .net *"_ivl_6", 24 0, L_0xfb4ae0;  1 drivers
v0xfa18e0_0 .net *"_ivl_8", 24 0, L_0xfb4b80;  1 drivers
v0xfa19c0_0 .net "a", 0 0, v0xf9f990_0;  1 drivers
v0xfa1a60_0 .net "b", 0 0, v0xf9fa50_0;  1 drivers
v0xfa1b00_0 .net "c", 0 0, v0xf9faf0_0;  1 drivers
v0xfa1ba0_0 .var "clk", 0 0;
v0xfa1c40_0 .net "d", 0 0, v0xf9fc30_0;  1 drivers
v0xfa1ce0_0 .net "e", 0 0, v0xf9fd20_0;  1 drivers
v0xfa1d80_0 .net "out_dut", 24 0, L_0xfb4890;  1 drivers
v0xfa1e20_0 .net "out_ref", 24 0, L_0xf6d300;  1 drivers
v0xfa1ec0_0 .var/2u "stats1", 159 0;
v0xfa1f80_0 .var/2u "strobe", 0 0;
v0xfa2040_0 .net "tb_match", 0 0, L_0xfb4df0;  1 drivers
v0xfa2210_0 .net "tb_mismatch", 0 0, L_0xf6ca40;  1 drivers
L_0xfb49a0 .concat [ 25 0 0 0], L_0xf6d300;
L_0xfb4a40 .concat [ 25 0 0 0], L_0xf6d300;
L_0xfb4ae0 .concat [ 25 0 0 0], L_0xfb4890;
L_0xfb4c40 .concat [ 25 0 0 0], L_0xf6d300;
L_0xfb4df0 .cmp/eeq 25, L_0xfb49a0, L_0xfb4ce0;
S_0xf74e30 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0xf74ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0xf755b0 .functor NOT 25, L_0xfa2d50, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0xf6d300 .functor XOR 25, L_0xf755b0, L_0xfa2ea0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0xf6ccb0_0 .net *"_ivl_0", 4 0, L_0xfa22f0;  1 drivers
v0xf6cd50_0 .net *"_ivl_10", 24 0, L_0xfa2d50;  1 drivers
v0xf9ec20_0 .net *"_ivl_12", 24 0, L_0xf755b0;  1 drivers
v0xf9ece0_0 .net *"_ivl_14", 24 0, L_0xfa2ea0;  1 drivers
v0xf9edc0_0 .net *"_ivl_2", 4 0, L_0xfa24a0;  1 drivers
v0xf9eef0_0 .net *"_ivl_4", 4 0, L_0xfa26c0;  1 drivers
v0xf9efd0_0 .net *"_ivl_6", 4 0, L_0xfa28e0;  1 drivers
v0xf9f0b0_0 .net *"_ivl_8", 4 0, L_0xfa2b30;  1 drivers
v0xf9f190_0 .net "a", 0 0, v0xf9f990_0;  alias, 1 drivers
v0xf9f250_0 .net "b", 0 0, v0xf9fa50_0;  alias, 1 drivers
v0xf9f310_0 .net "c", 0 0, v0xf9faf0_0;  alias, 1 drivers
v0xf9f3d0_0 .net "d", 0 0, v0xf9fc30_0;  alias, 1 drivers
v0xf9f490_0 .net "e", 0 0, v0xf9fd20_0;  alias, 1 drivers
v0xf9f550_0 .net "out", 24 0, L_0xf6d300;  alias, 1 drivers
LS_0xfa22f0_0_0 .concat [ 1 1 1 1], v0xf9f990_0, v0xf9f990_0, v0xf9f990_0, v0xf9f990_0;
LS_0xfa22f0_0_4 .concat [ 1 0 0 0], v0xf9f990_0;
L_0xfa22f0 .concat [ 4 1 0 0], LS_0xfa22f0_0_0, LS_0xfa22f0_0_4;
LS_0xfa24a0_0_0 .concat [ 1 1 1 1], v0xf9fa50_0, v0xf9fa50_0, v0xf9fa50_0, v0xf9fa50_0;
LS_0xfa24a0_0_4 .concat [ 1 0 0 0], v0xf9fa50_0;
L_0xfa24a0 .concat [ 4 1 0 0], LS_0xfa24a0_0_0, LS_0xfa24a0_0_4;
LS_0xfa26c0_0_0 .concat [ 1 1 1 1], v0xf9faf0_0, v0xf9faf0_0, v0xf9faf0_0, v0xf9faf0_0;
LS_0xfa26c0_0_4 .concat [ 1 0 0 0], v0xf9faf0_0;
L_0xfa26c0 .concat [ 4 1 0 0], LS_0xfa26c0_0_0, LS_0xfa26c0_0_4;
LS_0xfa28e0_0_0 .concat [ 1 1 1 1], v0xf9fc30_0, v0xf9fc30_0, v0xf9fc30_0, v0xf9fc30_0;
LS_0xfa28e0_0_4 .concat [ 1 0 0 0], v0xf9fc30_0;
L_0xfa28e0 .concat [ 4 1 0 0], LS_0xfa28e0_0_0, LS_0xfa28e0_0_4;
LS_0xfa2b30_0_0 .concat [ 1 1 1 1], v0xf9fd20_0, v0xf9fd20_0, v0xf9fd20_0, v0xf9fd20_0;
LS_0xfa2b30_0_4 .concat [ 1 0 0 0], v0xf9fd20_0;
L_0xfa2b30 .concat [ 4 1 0 0], LS_0xfa2b30_0_0, LS_0xfa2b30_0_4;
LS_0xfa2d50_0_0 .concat [ 5 5 5 5], L_0xfa2b30, L_0xfa28e0, L_0xfa26c0, L_0xfa24a0;
LS_0xfa2d50_0_4 .concat [ 5 0 0 0], L_0xfa22f0;
L_0xfa2d50 .concat [ 20 5 0 0], LS_0xfa2d50_0_0, LS_0xfa2d50_0_4;
LS_0xfa2ea0_0_0 .concat [ 1 1 1 1], v0xf9fd20_0, v0xf9fc30_0, v0xf9faf0_0, v0xf9fa50_0;
LS_0xfa2ea0_0_4 .concat [ 1 1 1 1], v0xf9f990_0, v0xf9fd20_0, v0xf9fc30_0, v0xf9faf0_0;
LS_0xfa2ea0_0_8 .concat [ 1 1 1 1], v0xf9fa50_0, v0xf9f990_0, v0xf9fd20_0, v0xf9fc30_0;
LS_0xfa2ea0_0_12 .concat [ 1 1 1 1], v0xf9faf0_0, v0xf9fa50_0, v0xf9f990_0, v0xf9fd20_0;
LS_0xfa2ea0_0_16 .concat [ 1 1 1 1], v0xf9fc30_0, v0xf9faf0_0, v0xf9fa50_0, v0xf9f990_0;
LS_0xfa2ea0_0_20 .concat [ 1 1 1 1], v0xf9fd20_0, v0xf9fc30_0, v0xf9faf0_0, v0xf9fa50_0;
LS_0xfa2ea0_0_24 .concat [ 1 0 0 0], v0xf9f990_0;
LS_0xfa2ea0_1_0 .concat [ 4 4 4 4], LS_0xfa2ea0_0_0, LS_0xfa2ea0_0_4, LS_0xfa2ea0_0_8, LS_0xfa2ea0_0_12;
LS_0xfa2ea0_1_4 .concat [ 4 4 1 0], LS_0xfa2ea0_0_16, LS_0xfa2ea0_0_20, LS_0xfa2ea0_0_24;
L_0xfa2ea0 .concat [ 16 9 0 0], LS_0xfa2ea0_1_0, LS_0xfa2ea0_1_4;
S_0xf9f6f0 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0xf74ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0xf9f990_0 .var "a", 0 0;
v0xf9fa50_0 .var "b", 0 0;
v0xf9faf0_0 .var "c", 0 0;
v0xf9fb90_0 .net "clk", 0 0, v0xfa1ba0_0;  1 drivers
v0xf9fc30_0 .var "d", 0 0;
v0xf9fd20_0 .var "e", 0 0;
E_0xf71ad0/0 .event negedge, v0xf9fb90_0;
E_0xf71ad0/1 .event posedge, v0xf9fb90_0;
E_0xf71ad0 .event/or E_0xf71ad0/0, E_0xf71ad0/1;
S_0xf9fde0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0xf74ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0xfa4270 .functor NOT 25, L_0xfa3fc0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0xfb4890 .functor XOR 25, L_0xfa4420, L_0xfb4740, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0xfa00c0_0 .net *"_ivl_0", 4 0, L_0xfa3110;  1 drivers
v0xfa01a0_0 .net *"_ivl_10", 24 0, L_0xfa3fc0;  1 drivers
v0xfa0280_0 .net *"_ivl_12", 24 0, L_0xfa4270;  1 drivers
v0xfa0370_0 .net *"_ivl_15", 0 0, L_0xfa4330;  1 drivers
v0xfa0430_0 .net *"_ivl_16", 24 0, L_0xfa4420;  1 drivers
L_0x7f02ea156018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfa0560_0 .net *"_ivl_19", 23 0, L_0x7f02ea156018;  1 drivers
v0xfa0640_0 .net *"_ivl_2", 4 0, L_0xfa3400;  1 drivers
v0xfa0720_0 .net *"_ivl_20", 24 0, L_0xfb45c0;  1 drivers
v0xfa0800_0 .net *"_ivl_22", 24 0, L_0xfb4740;  1 drivers
v0xfa0970_0 .net *"_ivl_4", 4 0, L_0xfa36f0;  1 drivers
v0xfa0a50_0 .net *"_ivl_6", 4 0, L_0xfa39e0;  1 drivers
v0xfa0b30_0 .net *"_ivl_8", 4 0, L_0xfa3cd0;  1 drivers
v0xfa0c10_0 .net "a", 0 0, v0xf9f990_0;  alias, 1 drivers
v0xfa0cb0_0 .net "b", 0 0, v0xf9fa50_0;  alias, 1 drivers
v0xfa0da0_0 .net "c", 0 0, v0xf9faf0_0;  alias, 1 drivers
v0xfa0e90_0 .net "d", 0 0, v0xf9fc30_0;  alias, 1 drivers
v0xfa0f80_0 .net "e", 0 0, v0xf9fd20_0;  alias, 1 drivers
v0xfa1070_0 .net "out", 24 0, L_0xfb4890;  alias, 1 drivers
LS_0xfa3110_0_0 .concat [ 1 1 1 1], v0xf9f990_0, v0xf9f990_0, v0xf9f990_0, v0xf9f990_0;
LS_0xfa3110_0_4 .concat [ 1 0 0 0], v0xf9f990_0;
L_0xfa3110 .concat [ 4 1 0 0], LS_0xfa3110_0_0, LS_0xfa3110_0_4;
LS_0xfa3400_0_0 .concat [ 1 1 1 1], v0xf9fa50_0, v0xf9fa50_0, v0xf9fa50_0, v0xf9fa50_0;
LS_0xfa3400_0_4 .concat [ 1 0 0 0], v0xf9fa50_0;
L_0xfa3400 .concat [ 4 1 0 0], LS_0xfa3400_0_0, LS_0xfa3400_0_4;
LS_0xfa36f0_0_0 .concat [ 1 1 1 1], v0xf9faf0_0, v0xf9faf0_0, v0xf9faf0_0, v0xf9faf0_0;
LS_0xfa36f0_0_4 .concat [ 1 0 0 0], v0xf9faf0_0;
L_0xfa36f0 .concat [ 4 1 0 0], LS_0xfa36f0_0_0, LS_0xfa36f0_0_4;
LS_0xfa39e0_0_0 .concat [ 1 1 1 1], v0xf9fc30_0, v0xf9fc30_0, v0xf9fc30_0, v0xf9fc30_0;
LS_0xfa39e0_0_4 .concat [ 1 0 0 0], v0xf9fc30_0;
L_0xfa39e0 .concat [ 4 1 0 0], LS_0xfa39e0_0_0, LS_0xfa39e0_0_4;
LS_0xfa3cd0_0_0 .concat [ 1 1 1 1], v0xf9fd20_0, v0xf9fd20_0, v0xf9fd20_0, v0xf9fd20_0;
LS_0xfa3cd0_0_4 .concat [ 1 0 0 0], v0xf9fd20_0;
L_0xfa3cd0 .concat [ 4 1 0 0], LS_0xfa3cd0_0_0, LS_0xfa3cd0_0_4;
LS_0xfa3fc0_0_0 .concat [ 5 5 5 5], L_0xfa3cd0, L_0xfa39e0, L_0xfa36f0, L_0xfa3400;
LS_0xfa3fc0_0_4 .concat [ 5 0 0 0], L_0xfa3110;
L_0xfa3fc0 .concat [ 20 5 0 0], LS_0xfa3fc0_0_0, LS_0xfa3fc0_0_4;
L_0xfa4330 .reduce/xor L_0xfa4270;
L_0xfa4420 .concat [ 1 24 0 0], L_0xfa4330, L_0x7f02ea156018;
LS_0xfb45c0_0_0 .concat [ 1 1 1 1], v0xf9fd20_0, v0xf9fc30_0, v0xf9faf0_0, v0xf9fa50_0;
LS_0xfb45c0_0_4 .concat [ 1 1 1 1], v0xf9f990_0, v0xf9fd20_0, v0xf9fc30_0, v0xf9faf0_0;
LS_0xfb45c0_0_8 .concat [ 1 1 1 1], v0xf9fa50_0, v0xf9f990_0, v0xf9fd20_0, v0xf9fc30_0;
LS_0xfb45c0_0_12 .concat [ 1 1 1 1], v0xf9faf0_0, v0xf9fa50_0, v0xf9f990_0, v0xf9fd20_0;
LS_0xfb45c0_0_16 .concat [ 1 1 1 1], v0xf9fc30_0, v0xf9faf0_0, v0xf9fa50_0, v0xf9f990_0;
LS_0xfb45c0_0_20 .concat [ 1 1 1 1], v0xf9fd20_0, v0xf9fc30_0, v0xf9faf0_0, v0xf9fa50_0;
LS_0xfb45c0_0_24 .concat [ 1 0 0 0], v0xf9f990_0;
LS_0xfb45c0_1_0 .concat [ 4 4 4 4], LS_0xfb45c0_0_0, LS_0xfb45c0_0_4, LS_0xfb45c0_0_8, LS_0xfb45c0_0_12;
LS_0xfb45c0_1_4 .concat [ 4 4 1 0], LS_0xfb45c0_0_16, LS_0xfb45c0_0_20, LS_0xfb45c0_0_24;
L_0xfb45c0 .concat [ 16 9 0 0], LS_0xfb45c0_1_0, LS_0xfb45c0_1_4;
L_0xfb4740 .concat [ 25 0 0 0], L_0xfb45c0;
S_0xfa1210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0xf74ca0;
 .timescale -12 -12;
E_0xf71650 .event anyedge, v0xfa1f80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfa1f80_0;
    %nor/r;
    %assign/vec4 v0xfa1f80_0, 0;
    %wait E_0xf71650;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf9f6f0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf71ad0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0xf9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf9fc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf9faf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf9fa50_0, 0;
    %assign/vec4 v0xf9f990_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xf74ca0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa1ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfa1f80_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xf74ca0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xfa1ba0_0;
    %inv;
    %store/vec4 v0xfa1ba0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xf74ca0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf9fb90_0, v0xfa2210_0, v0xfa19c0_0, v0xfa1a60_0, v0xfa1b00_0, v0xfa1c40_0, v0xfa1ce0_0, v0xfa1e20_0, v0xfa1d80_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xf74ca0;
T_5 ;
    %load/vec4 v0xfa1ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xfa1ec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfa1ec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0xfa1ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfa1ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfa1ec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfa1ec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xf74ca0;
T_6 ;
    %wait E_0xf71ad0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfa1ec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfa1ec0_0, 4, 32;
    %load/vec4 v0xfa2040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xfa1ec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfa1ec0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfa1ec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfa1ec0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xfa1e20_0;
    %load/vec4 v0xfa1e20_0;
    %load/vec4 v0xfa1d80_0;
    %xor;
    %load/vec4 v0xfa1e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xfa1ec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfa1ec0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xfa1ec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfa1ec0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/vector5/iter0/response42/top_module.sv";
