// Seed: 506427311
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input wand id_5,
    input tri0 id_6,
    output wor id_7,
    output supply1 id_8,
    output tri0 id_9,
    input wor id_10
);
  supply0 id_12 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri id_7,
    input uwire id_8
);
  always disable id_10;
  module_0(
      id_1, id_5, id_4, id_6, id_4, id_5, id_1, id_6, id_6, id_6, id_1
  );
endmodule
