LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;


ENTITY ALU IS 
    PORT( OPCODE        : IN  STD_LOGIC_VECTOR(2 DOWNTO 0);
	       A, B          : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
          OVERFLOW,R    : OUT STD_LOGIC);
END ALU;

ARCHITECTURE CONTROL OF ALU IS

-- 1-bit ALU as a component

    COMPONENT Project2 
         PORT(A, B, CARRY_IN   : IN  STD_LOGIC;
            OPERATION          : IN  STD_LOGIC_VECTOR(1 DOWNTO 0);
            AINVERT            : IN  STD_LOGIC;
            BINVERT            : IN  STD_LOGIC;
            CARRY_OUT, RESULT  : OUT STD_LOGIC);
    END COMPONENT;
 
BEGIN 



      R<=       (OPERATION = 00  AINVERT=0 BINVERT=0 CARRY_IN = 0) WHEN OPCODE  =  "000",
            ELSE (OPERATION = 01  AINVERT=0 BINVERT=0 CARRY_IN = 0) WHEN OPCODE ="001"
            ELSE (OPERATION = 10  AINVERT=0 BINVERT=0 CARRY_IN = 0)WHEN OPCODE = "010"
            ELSE (OPERATION = 10  AINVERT=0 BINVERT=1 CARRY_IN = 1)WHEN OPCODE = "011"
               ELSE (OPERATION = 00  AINVERT=1 BINVERT=1 CARRY_IN = 0)WHEN OPCODE = "100"
                ELSE (OPERATION = 01  AINVERT=1 BINVERT=1 CARRY_IN = 0)WHEN OPCODE = "101"
                ELSE (OPERATION = 11  AINVERT=1 BINVERT=1 CARRY_IN = 0)WHEN OPCODE = "110";