// Seed: 2452216430
module module_0;
  always_latch @(posedge 1'b0) begin : LABEL_0
    id_1 <= id_1 - 1 < 1'd0;
    $display(1);
  end
  assign module_1.id_0 = 0;
  supply1 id_3;
  tri id_4;
  assign id_2 = id_3;
  always @(posedge id_3 or negedge 1) id_4 = 1;
  genvar id_5;
  assign id_4 = (1);
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
