-- VHDL for IBM SMS ALD page 14.71.24.1
-- Title: I AR RESET
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/6/2020 10:16:23 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_24_1_I_AR_RESET is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_SET_I_AR:	 in STD_LOGIC;
		PS_CONSOLE_CYCLE_START:	 in STD_LOGIC;
		PS_I_CYCLE_CTRL:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_B:	 in STD_LOGIC;
		MS_SYSTEM_RESET:	 in STD_LOGIC;
		MS_I_RING_OP_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_EARLY_F:	 in STD_LOGIC;
		PS_1401_LAST_I_CYCLE:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_2:	 in STD_LOGIC;
		PS_1ST_CLOCK_PULSE_1:	 in STD_LOGIC;
		MS_STORAGE_SCAN_ROUTINE:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		MS_RESET_I_AR:	 out STD_LOGIC;
		PS_SET_MEM_AR_TO_I_AR:	 out STD_LOGIC);
end ALD_14_71_24_1_I_AR_RESET;

architecture behavioral of ALD_14_71_24_1_I_AR_RESET is 

	signal OUT_4B_D: STD_LOGIC;
	signal OUT_4C_B: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_5D_K: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_2F_R: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_5H_E: STD_LOGIC;
	signal OUT_2H_A: STD_LOGIC;
	signal OUT_5I_E: STD_LOGIC;
	signal OUT_2I_B: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;

begin

	OUT_4B_D <= NOT(PS_1401_LAST_I_CYCLE AND MS_STORAGE_SCAN_ROUTINE AND PS_LOGIC_GATE_EARLY_F );
	OUT_4C_B <= NOT(PS_SET_I_AR AND PS_CONSOLE_CYCLE_START );
	OUT_3C_G <= NOT(OUT_4B_D AND OUT_4C_B );
	OUT_5D_K <= NOT(PS_I_CYCLE_CTRL AND PS_LOGIC_GATE_EARLY_B );
	OUT_5E_C <= NOT(MS_I_RING_OP_TIME AND PS_LOGIC_GATE_EARLY_F );
	OUT_3E_E <= NOT(OUT_5D_K AND OUT_DOT_4E AND MS_SYSTEM_RESET );

	SMS_AEK_2E: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_3E,	-- Pin D
		IN2 => OUT_2F_R,	-- Pin E
		OUT1 => OUT_2E_C );

	OUT_5F_C <= NOT(PS_I_CYCLE AND PS_B_CH_WM_BIT_2 AND MS_STORAGE_SCAN_ROUTINE );
	OUT_2F_R <= NOT PS_1ST_CLOCK_PULSE_1;
	OUT_5G_C <= NOT(MS_I_RING_OP_TIME AND PS_B_CH_WM_BIT_2 );
	OUT_5H_E <= NOT(PS_I_CYCLE AND PS_LOGIC_GATE_F_1 AND MS_STORAGE_SCAN_ROUTINE );

	SMS_AEK_2H: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_4H,	-- Pin F
		IN2 => OUT_2I_B,	-- Pin G
		OUT1 => OUT_2H_A );

	OUT_5I_E <= NOT(PS_LOGIC_GATE_F_1 AND MS_STORAGE_SCAN_ROUTINE AND PS_1401_LAST_I_CYCLE );
	OUT_2I_B <= NOT OUT_5I_E;
	OUT_DOT_3E <= OUT_3C_G OR OUT_3E_E;
	OUT_DOT_4E <= OUT_5E_C OR OUT_5F_C;
	OUT_DOT_4H <= OUT_5G_C OR OUT_5H_E;

	MS_RESET_I_AR <= OUT_2E_C;
	PS_SET_MEM_AR_TO_I_AR <= OUT_2H_A;


end;
