// Seed: 1335002761
module module_0;
  assign id_1 = id_1;
endmodule
module module_1;
  initial begin : LABEL_0
    id_1 = id_1;
    $display(1 | 1'b0, id_1 & 1 <-> 1);
    id_1 = {id_1{1}} == 1;
    id_1 <= 1;
    #1 id_1 = id_1;
    id_1.id_1 <= 1;
    @(id_1 or id_1, posedge id_1) id_1 <= #1 "";
  end
  wire id_2;
  assign id_2 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    output tri id_8,
    input uwire id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14
);
  reg id_16, id_17;
  always id_16 <= 1 + 1;
  assign id_3 = id_2;
  wire id_18;
  always begin : LABEL_0$display
    ;
  end
  wire id_19, id_20;
  wire id_21;
  supply1 id_22, id_23;
  task id_24;
    id_11 = !id_22;
    ;
  endtask
  wire id_25;
  module_0 modCall_1 ();
endmodule
