{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718218062312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718218062317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 11:47:42 2024 " "Processing started: Wed Jun 12 11:47:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718218062317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718218062317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off switches_fsm -c switches_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off switches_fsm -c switches_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718218062317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718218062637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718218062637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switches_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file switches_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switches_fsm " "Found entity 1: switches_fsm" {  } { { "switches_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Switches_FSM/switches_fsm.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718218068911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718218068911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "switches_fsm " "Elaborating entity \"switches_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718218068939 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "switches_fsm.sv(50) " "Verilog HDL Case Statement warning at switches_fsm.sv(50): incomplete case statement has no default case item" {  } { { "switches_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Switches_FSM/switches_fsm.sv" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1718218068940 "|switches_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state switches_fsm.sv(50) " "Verilog HDL Always Construct warning at switches_fsm.sv(50): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "switches_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Switches_FSM/switches_fsm.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718218068940 "|switches_fsm"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "switches_fsm.sv(50) " "SystemVerilog RTL Coding error at switches_fsm.sv(50): always_comb construct does not infer purely combinational logic." {  } { { "switches_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Switches_FSM/switches_fsm.sv" 50 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1718218068940 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] switches_fsm.sv(50) " "Inferred latch for \"next_state\[0\]\" at switches_fsm.sv(50)" {  } { { "switches_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Switches_FSM/switches_fsm.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718218068941 "|switches_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] switches_fsm.sv(50) " "Inferred latch for \"next_state\[1\]\" at switches_fsm.sv(50)" {  } { { "switches_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Switches_FSM/switches_fsm.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718218068941 "|switches_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] switches_fsm.sv(50) " "Inferred latch for \"next_state\[2\]\" at switches_fsm.sv(50)" {  } { { "switches_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Switches_FSM/switches_fsm.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718218068941 "|switches_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] switches_fsm.sv(50) " "Inferred latch for \"next_state\[3\]\" at switches_fsm.sv(50)" {  } { { "switches_fsm.sv" "" { Text "C:/Users/eldad/OneDrive/Desktop/CPEN311/LAB4/RC4_Breaker/rtl/Switches_FSM/switches_fsm.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718218068941 "|switches_fsm"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718218068944 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718218068997 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 12 11:47:48 2024 " "Processing ended: Wed Jun 12 11:47:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718218068997 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718218068997 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718218068997 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718218068997 ""}
