<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file lab48_sr_impl1.ncd.
Design name: count
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Dec 10 21:23:02 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lab48_sr_impl1.twr -gui lab48_sr_impl1.ncd lab48_sr_impl1.prf 
Design file:     lab48_sr_impl1.ncd
Preference file: lab48_sr_impl1.prf
Device,speed:    LFXP2-8E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "clk_25m" 25.000000 MHz (0 errors)</A></LI>            602 items scored, 0 timing errors detected.
Report:  189.107MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "clk_25m" 25.000000 MHz ;
            602 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 34.712ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[0]  (to clk_25m_c +)

   Delay:               4.683ns  (13.8% logic, 86.2% route), 2 logic levels.

 Constraint Details:

      4.683ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_22 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 34.712ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     2.276  IOL_L12A.INFF to      R4C18A.A0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260      R4C18A.A0 to      R4C18A.F0 I_debouncer/SLICE_25
ROUTE        17     1.763      R4C18A.F0 to     R4C14C.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    4.683   (13.8% logic, 86.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R4C14C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.008ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[10]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[9]

   Delay:               4.387ns  (14.7% logic, 85.3% route), 2 logic levels.

 Constraint Details:

      4.387ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_12 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 35.008ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     2.276  IOL_L12A.INFF to      R4C18A.A0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260      R4C18A.A0 to      R4C18A.F0 I_debouncer/SLICE_25
ROUTE        17     1.467      R4C18A.F0 to     R5C15C.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    4.387   (14.7% logic, 85.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R5C15C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.008ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[8]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[7]

   Delay:               4.387ns  (14.7% logic, 85.3% route), 2 logic levels.

 Constraint Details:

      4.387ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_13 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 35.008ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     2.276  IOL_L12A.INFF to      R4C18A.A0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260      R4C18A.A0 to      R4C18A.F0 I_debouncer/SLICE_25
ROUTE        17     1.467      R4C18A.F0 to     R5C15B.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    4.387   (14.7% logic, 85.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R5C15B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.008ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[2]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[1]

   Delay:               4.387ns  (14.7% logic, 85.3% route), 2 logic levels.

 Constraint Details:

      4.387ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_16 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 35.008ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     2.276  IOL_L12A.INFF to      R4C18A.A0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260      R4C18A.A0 to      R4C18A.F0 I_debouncer/SLICE_25
ROUTE        17     1.467      R4C18A.F0 to     R5C14B.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    4.387   (14.7% logic, 85.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R5C14B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.008ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[6]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[5]

   Delay:               4.387ns  (14.7% logic, 85.3% route), 2 logic levels.

 Constraint Details:

      4.387ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_14 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 35.008ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     2.276  IOL_L12A.INFF to      R4C18A.A0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260      R4C18A.A0 to      R4C18A.F0 I_debouncer/SLICE_25
ROUTE        17     1.467      R4C18A.F0 to     R5C15A.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    4.387   (14.7% logic, 85.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R5C15A.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.008ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[4]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[3]

   Delay:               4.387ns  (14.7% logic, 85.3% route), 2 logic levels.

 Constraint Details:

      4.387ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_15 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 35.008ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     2.276  IOL_L12A.INFF to      R4C18A.A0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260      R4C18A.A0 to      R4C18A.F0 I_debouncer/SLICE_25
ROUTE        17     1.467      R4C18A.F0 to     R5C14C.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    4.387   (14.7% logic, 85.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R5C14C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.322ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[22]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[21]

   Delay:               4.073ns  (15.8% logic, 84.2% route), 2 logic levels.

 Constraint Details:

      4.073ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_6 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 35.322ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     2.276  IOL_L12A.INFF to      R4C18A.A0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260      R4C18A.A0 to      R4C18A.F0 I_debouncer/SLICE_25
ROUTE        17     1.153      R4C18A.F0 to     R5C17C.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    4.073   (15.8% logic, 84.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R5C17C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.322ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[14]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[13]

   Delay:               4.073ns  (15.8% logic, 84.2% route), 2 logic levels.

 Constraint Details:

      4.073ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_10 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 35.322ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     2.276  IOL_L12A.INFF to      R4C18A.A0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260      R4C18A.A0 to      R4C18A.F0 I_debouncer/SLICE_25
ROUTE        17     1.153      R4C18A.F0 to     R5C16B.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    4.073   (15.8% logic, 84.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R5C16B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.322ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[20]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[19]

   Delay:               4.073ns  (15.8% logic, 84.2% route), 2 logic levels.

 Constraint Details:

      4.073ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_7 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 35.322ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     2.276  IOL_L12A.INFF to      R4C18A.A0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260      R4C18A.A0 to      R4C18A.F0 I_debouncer/SLICE_25
ROUTE        17     1.153      R4C18A.F0 to     R5C17B.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    4.073   (15.8% logic, 84.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R5C17B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.322ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer_R_key_syncio  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[12]  (to clk_25m_c +)
                   FF                        I_debouncer/R_debounce_cnt[11]

   Delay:               4.073ns  (15.8% logic, 84.2% route), 2 logic levels.

 Constraint Details:

      4.073ns physical path delay btn_up_MGIOL to I_debouncer/SLICE_11 meets
     40.000ns delay constraint less
      0.161ns skew and
      0.444ns LSR_SET requirement (totaling 39.395ns) by 35.322ns

 Physical Path Details:

      Data path btn_up_MGIOL to I_debouncer/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.384   IOL_L12A.CLK to  IOL_L12A.INFF btn_up_MGIOL (from clk_25m_c)
ROUTE         3     2.276  IOL_L12A.INFF to      R4C18A.A0 I_debouncer.R_key_sync
CTOF_DEL    ---     0.260      R4C18A.A0 to      R4C18A.F0 I_debouncer/SLICE_25
ROUTE        17     1.153      R4C18A.F0 to     R5C16A.LSR I_debouncer/r_debounce_cnt12_i (to clk_25m_c)
                  --------
                    4.073   (15.8% logic, 84.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to btn_up_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.584       30.PADDI to   IOL_L12A.CLK clk_25m_c
                  --------
                    2.584   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R5C16A.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

Report:  189.107MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25m" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|  189.107 MHz|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk_key   Source: I_debouncer/SLICE_26.Q0   Loads: 7
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;

Clock Domain: clk_25m_c   Source: clk_25m.PAD   Loads: 19
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 602 paths, 2 nets, and 190 connections (93.14% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Dec 10 21:23:02 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lab48_sr_impl1.twr -gui lab48_sr_impl1.ncd lab48_sr_impl1.prf 
Design file:     lab48_sr_impl1.ncd
Preference file: lab48_sr_impl1.prf
Device,speed:    LFXP2-8E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "clk_25m" 25.000000 MHz (0 errors)</A></LI>            602 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "clk_25m" 25.000000 MHz ;
            602 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[0]  (to clk_25m_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay I_debouncer/SLICE_22 to I_debouncer/SLICE_22 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path I_debouncer/SLICE_22 to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R4C14C.CLK to      R4C14C.Q0 I_debouncer/SLICE_22 (from clk_25m_c)
ROUTE         2     0.057      R4C14C.Q0 to      R4C14C.D0 I_debouncer/R_debounce_cnt[0]
CTOF_DEL    ---     0.059      R4C14C.D0 to      R4C14C.F0 I_debouncer/SLICE_22
ROUTE         1     0.000      R4C14C.F0 to     R4C14C.DI0 I_debouncer/R_debounce_cnt_i[0] (to clk_25m_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R4C14C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R4C14C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              R[0]  (from clk_key +)
   Destination:    FF         Data in        R[0]  (to clk_key +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_24 to SLICE_24 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R22C3C.CLK to      R22C3C.Q0 SLICE_24 (from clk_key)
ROUTE         3     0.057      R22C3C.Q0 to      R22C3C.D0 led_c[0]
CTOF_DEL    ---     0.059      R22C3C.D0 to      R22C3C.F0 SLICE_24
ROUTE         1     0.000      R22C3C.F0 to     R22C3C.DI0 led_c_i[0] (to clk_key)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path I_debouncer/SLICE_26 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.659      R2C18C.Q0 to     R22C3C.CLK clk_key
                  --------
                    0.659   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path I_debouncer/SLICE_26 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     0.659      R2C18C.Q0 to     R22C3C.CLK clk_key
                  --------
                    0.659   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[22]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[22]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_6 to I_debouncer/SLICE_6 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_6 to I_debouncer/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R5C17C.CLK to      R5C17C.Q1 I_debouncer/SLICE_6 (from clk_25m_c)
ROUTE         1     0.150      R5C17C.Q1 to      R5C17C.B1 I_debouncer/R_debounce_cnt[22]
CTOF_DEL    ---     0.059      R5C17C.B1 to      R5C17C.F1 I_debouncer/SLICE_6
ROUTE         1     0.000      R5C17C.F1 to     R5C17C.DI1 I_debouncer/un1_r_debounce_cnt[10] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C17C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C17C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[30]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[30]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_2 to I_debouncer/SLICE_2 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_2 to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R5C19A.CLK to      R5C19A.Q1 I_debouncer/SLICE_2 (from clk_25m_c)
ROUTE         1     0.150      R5C19A.Q1 to      R5C19A.B1 I_debouncer/R_debounce_cnt[30]
CTOF_DEL    ---     0.059      R5C19A.B1 to      R5C19A.F1 I_debouncer/SLICE_2
ROUTE         1     0.000      R5C19A.F1 to     R5C19A.DI1 I_debouncer/un1_r_debounce_cnt[2] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C19A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C19A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[26]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[26]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_4 to I_debouncer/SLICE_4 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_4 to I_debouncer/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R5C18B.CLK to      R5C18B.Q1 I_debouncer/SLICE_4 (from clk_25m_c)
ROUTE         1     0.150      R5C18B.Q1 to      R5C18B.B1 I_debouncer/R_debounce_cnt[26]
CTOF_DEL    ---     0.059      R5C18B.B1 to      R5C18B.F1 I_debouncer/SLICE_4
ROUTE         1     0.000      R5C18B.F1 to     R5C18B.DI1 I_debouncer/un1_r_debounce_cnt[6] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C18B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C18B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[18]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[18]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_8 to I_debouncer/SLICE_8 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_8 to I_debouncer/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R5C17A.CLK to      R5C17A.Q1 I_debouncer/SLICE_8 (from clk_25m_c)
ROUTE         1     0.150      R5C17A.Q1 to      R5C17A.B1 I_debouncer/R_debounce_cnt[18]
CTOF_DEL    ---     0.059      R5C17A.B1 to      R5C17A.F1 I_debouncer/SLICE_8
ROUTE         1     0.000      R5C17A.F1 to     R5C17A.DI1 I_debouncer/un1_r_debounce_cnt[14] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C17A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C17A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[10]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[10]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_12 to I_debouncer/SLICE_12 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_12 to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R5C15C.CLK to      R5C15C.Q1 I_debouncer/SLICE_12 (from clk_25m_c)
ROUTE         1     0.150      R5C15C.Q1 to      R5C15C.B1 I_debouncer/R_debounce_cnt[10]
CTOF_DEL    ---     0.059      R5C15C.B1 to      R5C15C.F1 I_debouncer/SLICE_12
ROUTE         1     0.000      R5C15C.F1 to     R5C15C.DI1 I_debouncer/un1_r_debounce_cnt[22] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C15C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C15C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[28]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[28]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_3 to I_debouncer/SLICE_3 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_3 to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R5C18C.CLK to      R5C18C.Q1 I_debouncer/SLICE_3 (from clk_25m_c)
ROUTE         1     0.150      R5C18C.Q1 to      R5C18C.B1 I_debouncer/R_debounce_cnt[28]
CTOF_DEL    ---     0.059      R5C18C.B1 to      R5C18C.F1 I_debouncer/SLICE_3
ROUTE         1     0.000      R5C18C.F1 to     R5C18C.DI1 I_debouncer/un1_r_debounce_cnt[4] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C18C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C18C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[20]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[20]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_7 to I_debouncer/SLICE_7 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_7 to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R5C17B.CLK to      R5C17B.Q1 I_debouncer/SLICE_7 (from clk_25m_c)
ROUTE         1     0.150      R5C17B.Q1 to      R5C17B.B1 I_debouncer/R_debounce_cnt[20]
CTOF_DEL    ---     0.059      R5C17B.B1 to      R5C17B.F1 I_debouncer/SLICE_7
ROUTE         1     0.000      R5C17B.F1 to     R5C17B.DI1 I_debouncer/un1_r_debounce_cnt[12] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C17B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C17B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[24]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[24]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_5 to I_debouncer/SLICE_5 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_5 to I_debouncer/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R5C18A.CLK to      R5C18A.Q1 I_debouncer/SLICE_5 (from clk_25m_c)
ROUTE         1     0.150      R5C18A.Q1 to      R5C18A.B1 I_debouncer/R_debounce_cnt[24]
CTOF_DEL    ---     0.059      R5C18A.B1 to      R5C18A.F1 I_debouncer/SLICE_5
ROUTE         1     0.000      R5C18A.F1 to     R5C18A.DI1 I_debouncer/un1_r_debounce_cnt[8] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C18A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R5C18A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25m" 25.000000 MHz  |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk_key   Source: I_debouncer/SLICE_26.Q0   Loads: 7
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;

Clock Domain: clk_25m_c   Source: clk_25m.PAD   Loads: 19
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 602 paths, 2 nets, and 190 connections (93.14% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
