ARM GAS  /tmp/ccBrB8pH.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"z_qflash_W25QXXX.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/z_qflash_W25QXXX.c"
  19              		.section	.text.QFlash_IsQSPIAvailable,"ax",%progbits
  20              		.align	1
  21              		.global	QFlash_IsQSPIAvailable
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	QFlash_IsQSPIAvailable:
  27              	.LFB144:
   1:Core/Src/z_qflash_W25QXXX.c **** /*********************************************
   2:Core/Src/z_qflash_W25QXXX.c ****  * @file Z_QFLASH_W25QXXX.c
   3:Core/Src/z_qflash_W25QXXX.c ****  * @author mauro
   4:Core/Src/z_qflash_W25QXXX.c ****  * @date: 01 august 2024
   5:Core/Src/z_qflash_W25QXXX.c ****  * @version V.1.0.0
   6:Core/Src/z_qflash_W25QXXX.c ****  * 
   7:Core/Src/z_qflash_W25QXXX.c ****  *********************************************
   8:Core/Src/z_qflash_W25QXXX.c ****  * this version of library uses QSPI port
   9:Core/Src/z_qflash_W25QXXX.c ****  * mode transmission
  10:Core/Src/z_qflash_W25QXXX.c ****  * this version of library uses QUADSPI flash mode
  11:Core/Src/z_qflash_W25QXXX.c ****  *********************************************
  12:Core/Src/z_qflash_W25QXXX.c ****  * it previously neets to setup
  13:Core/Src/z_qflash_W25QXXX.c ****  * configuration in Z_QFLASH_W25QXXX.h
  14:Core/Src/z_qflash_W25QXXX.c ****  *********************************************/
  15:Core/Src/z_qflash_W25QXXX.c **** 
  16:Core/Src/z_qflash_W25QXXX.c **** 
  17:Core/Src/z_qflash_W25QXXX.c **** #include "main.h"
  18:Core/Src/z_qflash_W25QXXX.c **** 
  19:Core/Src/z_qflash_W25QXXX.c **** 
  20:Core/Src/z_qflash_W25QXXX.c **** extern QSPI_HandleTypeDef FLASH_QSPI_PORT;
  21:Core/Src/z_qflash_W25QXXX.c **** 
  22:Core/Src/z_qflash_W25QXXX.c **** // GPIO pin definitions for manual chip select control
  23:Core/Src/z_qflash_W25QXXX.c **** // CS pin is PG6 (QUADSPI_BK1_NCS)
  24:Core/Src/z_qflash_W25QXXX.c **** #define QFLASH_CS_PORT		GPIOG
  25:Core/Src/z_qflash_W25QXXX.c **** #define QFLASH_CS_PIN		GPIO_PIN_6
  26:Core/Src/z_qflash_W25QXXX.c **** 
  27:Core/Src/z_qflash_W25QXXX.c **** static volatile uint8_t QSpiAvailable=1;  			// 0 if QuadSPI is busy; 1 if it is free (operation cp
  28:Core/Src/z_qflash_W25QXXX.c **** static volatile uint8_t QSpiReadDataAvailable=1;  	// 0 if QuadSPI is busy; 1 if it is free (operat
  29:Core/Src/z_qflash_W25QXXX.c **** 
  30:Core/Src/z_qflash_W25QXXX.c **** 
  31:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 2


  32:Core/Src/z_qflash_W25QXXX.c **** /***********************************************
  33:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	It returns the status of the QSPI port
  34:Core/Src/z_qflash_W25QXXX.c ****  * @RETURN	1	QuadSPI port available
  35:Core/Src/z_qflash_W25QXXX.c ****  * 			0	QuadSPI port busy
  36:Core/Src/z_qflash_W25QXXX.c ****  ***********************************************/
  37:Core/Src/z_qflash_W25QXXX.c **** uint8_t QFlash_IsQSPIAvailable() {
  28              		.loc 1 37 34 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  38:Core/Src/z_qflash_W25QXXX.c **** 	return QSpiAvailable;
  33              		.loc 1 38 2 view .LVU1
  34              		.loc 1 38 9 is_stmt 0 view .LVU2
  35 0000 014B     		ldr	r3, .L2
  36 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
  39:Core/Src/z_qflash_W25QXXX.c **** }
  37              		.loc 1 39 1 view .LVU3
  38 0004 7047     		bx	lr
  39              	.L3:
  40 0006 00BF     		.align	2
  41              	.L2:
  42 0008 00000000 		.word	QSpiAvailable
  43              		.cfi_endproc
  44              	.LFE144:
  46              		.section	.text.QFlash_WaitForQSPIAvailable,"ax",%progbits
  47              		.align	1
  48              		.global	QFlash_WaitForQSPIAvailable
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  53              	QFlash_WaitForQSPIAvailable:
  54              	.LVL0:
  55              	.LFB145:
  40:Core/Src/z_qflash_W25QXXX.c **** 
  41:Core/Src/z_qflash_W25QXXX.c **** 
  42:Core/Src/z_qflash_W25QXXX.c **** 
  43:Core/Src/z_qflash_W25QXXX.c **** 
  44:Core/Src/z_qflash_W25QXXX.c **** /***********************************************
  45:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Wait for a free QuadSPI port
  46:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	timeout		non 0 	= 	time limit for data
  47:Core/Src/z_qflash_W25QXXX.c ****  * 									transfer complete
  48:Core/Src/z_qflash_W25QXXX.c ****  * 						0 		= 	indefinite waiting
  49:Core/Src/z_qflash_W25QXXX.c ****  ***********************************************/
  50:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_WaitForQSPIAvailable(uint32_t timeout) {
  56              		.loc 1 50 65 is_stmt 1 view -0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              		.loc 1 50 65 is_stmt 0 view .LVU5
  61 0000 38B5     		push	{r3, r4, r5, lr}
  62              	.LCFI0:
  63              		.cfi_def_cfa_offset 16
  64              		.cfi_offset 3, -16
  65              		.cfi_offset 4, -12
  66              		.cfi_offset 5, -8
  67              		.cfi_offset 14, -4
ARM GAS  /tmp/ccBrB8pH.s 			page 3


  68 0002 0446     		mov	r4, r0
  51:Core/Src/z_qflash_W25QXXX.c **** 	uint32_t curtime = HAL_GetTick();
  69              		.loc 1 51 2 is_stmt 1 view .LVU6
  70              		.loc 1 51 21 is_stmt 0 view .LVU7
  71 0004 FFF7FEFF 		bl	HAL_GetTick
  72              	.LVL1:
  73              		.loc 1 51 21 view .LVU8
  74 0008 0546     		mov	r5, r0
  75              	.LVL2:
  52:Core/Src/z_qflash_W25QXXX.c **** 
  53:Core/Src/z_qflash_W25QXXX.c **** 	while ((!QSpiAvailable) && ((timeout==0) || ((HAL_GetTick()-curtime)<=timeout))) {};
  76              		.loc 1 53 2 is_stmt 1 view .LVU9
  77              	.L6:
  78              		.loc 1 53 84 discriminator 5 view .LVU10
  79              		.loc 1 53 26 discriminator 5 view .LVU11
  80              		.loc 1 53 10 is_stmt 0 discriminator 5 view .LVU12
  81 000a 084B     		ldr	r3, .L11
  82 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  83              		.loc 1 53 26 discriminator 5 view .LVU13
  84 000e 33B9     		cbnz	r3, .L5
  85              		.loc 1 53 26 discriminator 1 view .LVU14
  86 0010 002C     		cmp	r4, #0
  87 0012 FAD0     		beq	.L6
  88              		.loc 1 53 48 discriminator 4 view .LVU15
  89 0014 FFF7FEFF 		bl	HAL_GetTick
  90              	.LVL3:
  91              		.loc 1 53 61 discriminator 1 view .LVU16
  92 0018 401B     		subs	r0, r0, r5
  93              		.loc 1 53 43 discriminator 1 view .LVU17
  94 001a A042     		cmp	r0, r4
  95 001c F5D9     		bls	.L6
  96              	.L5:
  97              		.loc 1 53 85 is_stmt 1 discriminator 6 view .LVU18
  54:Core/Src/z_qflash_W25QXXX.c **** 	if (!QSpiAvailable)
  98              		.loc 1 54 2 view .LVU19
  99              		.loc 1 54 6 is_stmt 0 view .LVU20
 100 001e 034B     		ldr	r3, .L11
 101 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 102              		.loc 1 54 5 view .LVU21
 103 0022 0BB1     		cbz	r3, .L9
  55:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
  56:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 104              		.loc 1 56 9 view .LVU22
 105 0024 0020     		movs	r0, #0
 106              	.L8:
  57:Core/Src/z_qflash_W25QXXX.c **** };
 107              		.loc 1 57 1 view .LVU23
 108 0026 38BD     		pop	{r3, r4, r5, pc}
 109              	.LVL4:
 110              	.L9:
  55:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 111              		.loc 1 55 10 view .LVU24
 112 0028 0120     		movs	r0, #1
 113 002a FCE7     		b	.L8
 114              	.L12:
 115              		.align	2
 116              	.L11:
ARM GAS  /tmp/ccBrB8pH.s 			page 4


 117 002c 00000000 		.word	QSpiAvailable
 118              		.cfi_endproc
 119              	.LFE145:
 121              		.section	.text.QFlash_IsDataAvailable,"ax",%progbits
 122              		.align	1
 123              		.global	QFlash_IsDataAvailable
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 128              	QFlash_IsDataAvailable:
 129              	.LFB146:
  58:Core/Src/z_qflash_W25QXXX.c **** 
  59:Core/Src/z_qflash_W25QXXX.c **** 
  60:Core/Src/z_qflash_W25QXXX.c **** 
  61:Core/Src/z_qflash_W25QXXX.c **** 
  62:Core/Src/z_qflash_W25QXXX.c **** 
  63:Core/Src/z_qflash_W25QXXX.c **** /***********************************************
  64:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	It returns the status of the QSPI
  65:Core/Src/z_qflash_W25QXXX.c ****  * 			receive command
  66:Core/Src/z_qflash_W25QXXX.c ****  * @RETURN	1	= data transmission completed:
  67:Core/Src/z_qflash_W25QXXX.c ****  * 				  data requested is available
  68:Core/Src/z_qflash_W25QXXX.c ****  * 			0	= data transmission still running
  69:Core/Src/z_qflash_W25QXXX.c ****  ***********************************************/
  70:Core/Src/z_qflash_W25QXXX.c **** uint8_t QFlash_IsDataAvailable() {
 130              		.loc 1 70 34 is_stmt 1 view -0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		@ link register save eliminated.
  71:Core/Src/z_qflash_W25QXXX.c **** 	return QSpiReadDataAvailable;
 135              		.loc 1 71 2 view .LVU26
 136              		.loc 1 71 9 is_stmt 0 view .LVU27
 137 0000 014B     		ldr	r3, .L14
 138 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
  72:Core/Src/z_qflash_W25QXXX.c **** }
 139              		.loc 1 72 1 view .LVU28
 140 0004 7047     		bx	lr
 141              	.L15:
 142 0006 00BF     		.align	2
 143              	.L14:
 144 0008 00000000 		.word	QSpiReadDataAvailable
 145              		.cfi_endproc
 146              	.LFE146:
 148              		.section	.text.QFlash_WaitForDataAvailable,"ax",%progbits
 149              		.align	1
 150              		.global	QFlash_WaitForDataAvailable
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	QFlash_WaitForDataAvailable:
 156              	.LVL5:
 157              	.LFB147:
  73:Core/Src/z_qflash_W25QXXX.c **** 
  74:Core/Src/z_qflash_W25QXXX.c **** 
  75:Core/Src/z_qflash_W25QXXX.c **** 
  76:Core/Src/z_qflash_W25QXXX.c **** /***********************************************
  77:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Wait for the completed data
ARM GAS  /tmp/ccBrB8pH.s 			page 5


  78:Core/Src/z_qflash_W25QXXX.c ****  * 			transfer (meaningless in polling
  79:Core/Src/z_qflash_W25QXXX.c ****  * 			mode
  80:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	timeout		non 0 	= 	time limit for data
  81:Core/Src/z_qflash_W25QXXX.c ****  * 									transfer complete
  82:Core/Src/z_qflash_W25QXXX.c ****  * 						0 		= 	indefinite waiting
  83:Core/Src/z_qflash_W25QXXX.c ****  ***********************************************/
  84:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_WaitForDataAvailable(uint32_t timeout) {
 158              		.loc 1 84 65 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		.loc 1 84 65 is_stmt 0 view .LVU30
 163 0000 38B5     		push	{r3, r4, r5, lr}
 164              	.LCFI1:
 165              		.cfi_def_cfa_offset 16
 166              		.cfi_offset 3, -16
 167              		.cfi_offset 4, -12
 168              		.cfi_offset 5, -8
 169              		.cfi_offset 14, -4
 170 0002 0446     		mov	r4, r0
  85:Core/Src/z_qflash_W25QXXX.c **** 	uint32_t curtime = HAL_GetTick();
 171              		.loc 1 85 2 is_stmt 1 view .LVU31
 172              		.loc 1 85 21 is_stmt 0 view .LVU32
 173 0004 FFF7FEFF 		bl	HAL_GetTick
 174              	.LVL6:
 175              		.loc 1 85 21 view .LVU33
 176 0008 0546     		mov	r5, r0
 177              	.LVL7:
  86:Core/Src/z_qflash_W25QXXX.c **** 
  87:Core/Src/z_qflash_W25QXXX.c **** 	while ((!QSpiReadDataAvailable) && ((timeout==0) || ((HAL_GetTick()-curtime)<=timeout))) {};
 178              		.loc 1 87 2 is_stmt 1 view .LVU34
 179              	.L18:
 180              		.loc 1 87 92 discriminator 5 view .LVU35
 181              		.loc 1 87 34 discriminator 5 view .LVU36
 182              		.loc 1 87 10 is_stmt 0 discriminator 5 view .LVU37
 183 000a 084B     		ldr	r3, .L23
 184 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 185              		.loc 1 87 34 discriminator 5 view .LVU38
 186 000e 33B9     		cbnz	r3, .L17
 187              		.loc 1 87 34 discriminator 1 view .LVU39
 188 0010 002C     		cmp	r4, #0
 189 0012 FAD0     		beq	.L18
 190              		.loc 1 87 56 discriminator 4 view .LVU40
 191 0014 FFF7FEFF 		bl	HAL_GetTick
 192              	.LVL8:
 193              		.loc 1 87 69 discriminator 1 view .LVU41
 194 0018 401B     		subs	r0, r0, r5
 195              		.loc 1 87 51 discriminator 1 view .LVU42
 196 001a A042     		cmp	r0, r4
 197 001c F5D9     		bls	.L18
 198              	.L17:
 199              		.loc 1 87 93 is_stmt 1 discriminator 6 view .LVU43
  88:Core/Src/z_qflash_W25QXXX.c **** 	if (!QSpiReadDataAvailable)
 200              		.loc 1 88 2 view .LVU44
 201              		.loc 1 88 6 is_stmt 0 view .LVU45
 202 001e 034B     		ldr	r3, .L23
 203 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  /tmp/ccBrB8pH.s 			page 6


 204              		.loc 1 88 5 view .LVU46
 205 0022 0BB1     		cbz	r3, .L21
  89:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
  90:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 206              		.loc 1 90 9 view .LVU47
 207 0024 0020     		movs	r0, #0
 208              	.L20:
  91:Core/Src/z_qflash_W25QXXX.c **** };
 209              		.loc 1 91 1 view .LVU48
 210 0026 38BD     		pop	{r3, r4, r5, pc}
 211              	.LVL9:
 212              	.L21:
  89:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 213              		.loc 1 89 10 view .LVU49
 214 0028 0120     		movs	r0, #1
 215 002a FCE7     		b	.L20
 216              	.L24:
 217              		.align	2
 218              	.L23:
 219 002c 00000000 		.word	QSpiReadDataAvailable
 220              		.cfi_endproc
 221              	.LFE147:
 223              		.section	.text.QFlash_DefaultCmd,"ax",%progbits
 224              		.align	1
 225              		.global	QFlash_DefaultCmd
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 230              	QFlash_DefaultCmd:
 231              	.LVL10:
 232              	.LFB148:
  92:Core/Src/z_qflash_W25QXXX.c **** 
  93:Core/Src/z_qflash_W25QXXX.c **** 
  94:Core/Src/z_qflash_W25QXXX.c **** 
  95:Core/Src/z_qflash_W25QXXX.c **** 
  96:Core/Src/z_qflash_W25QXXX.c **** 
  97:Core/Src/z_qflash_W25QXXX.c **** /************************************************
  98:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Desault configuration
  99:Core/Src/z_qflash_W25QXXX.c ****  * 			of the "sCommand" parameters set
 100:Core/Src/z_qflash_W25QXXX.c ****  * 			for "HAL_QSPI_Command()"
 101:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	SCommand	parameters set to setup
 102:Core/Src/z_qflash_W25QXXX.c ****  ************************************************/
 103:Core/Src/z_qflash_W25QXXX.c **** void QFlash_DefaultCmd(QSPI_CommandTypeDef *sCommand) {
 233              		.loc 1 103 55 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		@ link register save eliminated.
 104:Core/Src/z_qflash_W25QXXX.c **** 
 105:Core/Src/z_qflash_W25QXXX.c ****     sCommand->InstructionMode = QFLASH_INSTRUCTION_MODE;
 238              		.loc 1 105 5 view .LVU51
 239              		.loc 1 105 31 is_stmt 0 view .LVU52
 240 0000 4FF48073 		mov	r3, #256
 241 0004 8361     		str	r3, [r0, #24]
 106:Core/Src/z_qflash_W25QXXX.c ****     sCommand->AddressMode = QFLASH_ADDRESS_MODE;
 242              		.loc 1 106 5 is_stmt 1 view .LVU53
 243              		.loc 1 106 27 is_stmt 0 view .LVU54
ARM GAS  /tmp/ccBrB8pH.s 			page 7


 244 0006 4FF44063 		mov	r3, #3072
 245 000a C361     		str	r3, [r0, #28]
 107:Core/Src/z_qflash_W25QXXX.c ****     sCommand->AddressSize = QFLASH_ADDRESS_SIZE;
 246              		.loc 1 107 5 is_stmt 1 view .LVU55
 247              		.loc 1 107 27 is_stmt 0 view .LVU56
 248 000c 4FF40053 		mov	r3, #8192
 249 0010 C360     		str	r3, [r0, #12]
 108:Core/Src/z_qflash_W25QXXX.c ****     sCommand->DataMode = QFLASH_DATA_MODE;
 250              		.loc 1 108 5 is_stmt 1 view .LVU57
 251              		.loc 1 108 24 is_stmt 0 view .LVU58
 252 0012 4FF04073 		mov	r3, #50331648
 253 0016 4362     		str	r3, [r0, #36]
 109:Core/Src/z_qflash_W25QXXX.c ****     sCommand->AlternateByteMode = QFLASH_ALTERNATE_BYTE_MODE;
 254              		.loc 1 109 5 is_stmt 1 view .LVU59
 255              		.loc 1 109 33 is_stmt 0 view .LVU60
 256 0018 0023     		movs	r3, #0
 257 001a 0362     		str	r3, [r0, #32]
 110:Core/Src/z_qflash_W25QXXX.c ****     sCommand->DdrMode = QFLASH_DDR_MODE;
 258              		.loc 1 110 5 is_stmt 1 view .LVU61
 259              		.loc 1 110 23 is_stmt 0 view .LVU62
 260 001c C362     		str	r3, [r0, #44]
 111:Core/Src/z_qflash_W25QXXX.c ****     sCommand->DdrHoldHalfCycle = QFLASH_DDR_HOLD_HALF_CYCLE;
 261              		.loc 1 111 5 is_stmt 1 view .LVU63
 262              		.loc 1 111 32 is_stmt 0 view .LVU64
 263 001e 0363     		str	r3, [r0, #48]
 112:Core/Src/z_qflash_W25QXXX.c ****     sCommand->SIOOMode = QFLASH_SIOO_MODE;
 264              		.loc 1 112 5 is_stmt 1 view .LVU65
 265              		.loc 1 112 24 is_stmt 0 view .LVU66
 266 0020 4363     		str	r3, [r0, #52]
 113:Core/Src/z_qflash_W25QXXX.c ****     sCommand->DummyCycles = QFLASH_DUMMY_CYCLES;
 267              		.loc 1 113 5 is_stmt 1 view .LVU67
 268              		.loc 1 113 27 is_stmt 0 view .LVU68
 269 0022 4361     		str	r3, [r0, #20]
 114:Core/Src/z_qflash_W25QXXX.c **** 
 115:Core/Src/z_qflash_W25QXXX.c ****     return;
 270              		.loc 1 115 5 is_stmt 1 view .LVU69
 116:Core/Src/z_qflash_W25QXXX.c **** }
 271              		.loc 1 116 1 is_stmt 0 view .LVU70
 272 0024 7047     		bx	lr
 273              		.cfi_endproc
 274              	.LFE148:
 276              		.section	.text.QFlash_Reset,"ax",%progbits
 277              		.align	1
 278              		.global	QFlash_Reset
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 283              	QFlash_Reset:
 284              	.LFB149:
 117:Core/Src/z_qflash_W25QXXX.c **** 
 118:Core/Src/z_qflash_W25QXXX.c **** 
 119:Core/Src/z_qflash_W25QXXX.c **** 
 120:Core/Src/z_qflash_W25QXXX.c **** 
 121:Core/Src/z_qflash_W25QXXX.c **** 
 122:Core/Src/z_qflash_W25QXXX.c **** 
 123:Core/Src/z_qflash_W25QXXX.c **** /******************************************************************
 124:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Reset W25Q chip
ARM GAS  /tmp/ccBrB8pH.s 			page 8


 125:Core/Src/z_qflash_W25QXXX.c ****  ******************************************************************/
 126:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_Reset() {
 285              		.loc 1 126 34 is_stmt 1 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 56
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289 0000 10B5     		push	{r4, lr}
 290              	.LCFI2:
 291              		.cfi_def_cfa_offset 8
 292              		.cfi_offset 4, -8
 293              		.cfi_offset 14, -4
 294 0002 8EB0     		sub	sp, sp, #56
 295              	.LCFI3:
 296              		.cfi_def_cfa_offset 64
 127:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 297              		.loc 1 127 2 view .LVU72
 298              		.loc 1 127 22 is_stmt 0 view .LVU73
 299 0004 3822     		movs	r2, #56
 300 0006 0021     		movs	r1, #0
 301 0008 6846     		mov	r0, sp
 302 000a FFF7FEFF 		bl	memset
 303              	.LVL11:
 128:Core/Src/z_qflash_W25QXXX.c **** 
 129:Core/Src/z_qflash_W25QXXX.c **** 	// send a "reset enable" command
 130:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 304              		.loc 1 130 2 is_stmt 1 view .LVU74
 305 000e 6846     		mov	r0, sp
 306 0010 FFF7FEFF 		bl	QFlash_DefaultCmd
 307              	.LVL12:
 131:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction = W25_RESET_EN;
 308              		.loc 1 131 2 view .LVU75
 309              		.loc 1 131 23 is_stmt 0 view .LVU76
 310 0014 6623     		movs	r3, #102
 311 0016 0093     		str	r3, [sp]
 132:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode = QSPI_ADDRESS_NONE;
 312              		.loc 1 132 2 is_stmt 1 view .LVU77
 313              		.loc 1 132 23 is_stmt 0 view .LVU78
 314 0018 0023     		movs	r3, #0
 315 001a 0793     		str	r3, [sp, #28]
 133:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode = QSPI_DATA_NONE;
 316              		.loc 1 133 2 is_stmt 1 view .LVU79
 317              		.loc 1 133 20 is_stmt 0 view .LVU80
 318 001c 0993     		str	r3, [sp, #36]
 134:Core/Src/z_qflash_W25QXXX.c **** 
 135:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 136:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 319              		.loc 1 136 2 is_stmt 1 view .LVU81
 320              	.L27:
 321              		.loc 1 136 26 discriminator 1 view .LVU82
 322              		.loc 1 136 9 discriminator 1 view .LVU83
 323 001e 164B     		ldr	r3, .L35
 324 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 325 0022 002B     		cmp	r3, #0
 326 0024 FBD0     		beq	.L27
 327              		.loc 1 136 27 discriminator 2 view .LVU84
 137:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 138:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 9


 139:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 328              		.loc 1 139 2 view .LVU85
 329              		.loc 1 139 6 is_stmt 0 view .LVU86
 330 0026 41F28832 		movw	r2, #5000
 331 002a 6946     		mov	r1, sp
 332 002c 1348     		ldr	r0, .L35+4
 333 002e FFF7FEFF 		bl	HAL_QSPI_Command
 334              	.LVL13:
 335              		.loc 1 139 5 discriminator 1 view .LVU87
 336 0032 18B1     		cbz	r0, .L33
 140:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 337              		.loc 1 140 10 view .LVU88
 338 0034 0124     		movs	r4, #1
 339              	.L28:
 141:Core/Src/z_qflash_W25QXXX.c **** 	}
 142:Core/Src/z_qflash_W25QXXX.c **** 	HAL_Delay(1);									// 30us needed by resetting
 143:Core/Src/z_qflash_W25QXXX.c **** 
 144:Core/Src/z_qflash_W25QXXX.c **** 	// send a "reset" command
 145:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 146:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction = W25_RESET;
 147:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode = QSPI_ADDRESS_NONE;
 148:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode = QSPI_DATA_NONE;
 149:Core/Src/z_qflash_W25QXXX.c **** 
 150:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 151:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 152:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 153:Core/Src/z_qflash_W25QXXX.c **** 
 154:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 155:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 156:Core/Src/z_qflash_W25QXXX.c **** 	}
 157:Core/Src/z_qflash_W25QXXX.c **** 	HAL_Delay(1);									// 30us needed by resetting
 158:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 159:Core/Src/z_qflash_W25QXXX.c **** 
 160:Core/Src/z_qflash_W25QXXX.c **** }
 340              		.loc 1 160 1 view .LVU89
 341 0036 2046     		mov	r0, r4
 342 0038 0EB0     		add	sp, sp, #56
 343              	.LCFI4:
 344              		.cfi_remember_state
 345              		.cfi_def_cfa_offset 8
 346              		@ sp needed
 347 003a 10BD     		pop	{r4, pc}
 348              	.L33:
 349              	.LCFI5:
 350              		.cfi_restore_state
 142:Core/Src/z_qflash_W25QXXX.c **** 
 351              		.loc 1 142 2 is_stmt 1 view .LVU90
 352 003c 0120     		movs	r0, #1
 353 003e FFF7FEFF 		bl	HAL_Delay
 354              	.LVL14:
 145:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction = W25_RESET;
 355              		.loc 1 145 2 view .LVU91
 356 0042 6846     		mov	r0, sp
 357 0044 FFF7FEFF 		bl	QFlash_DefaultCmd
 358              	.LVL15:
 146:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode = QSPI_ADDRESS_NONE;
 359              		.loc 1 146 2 view .LVU92
ARM GAS  /tmp/ccBrB8pH.s 			page 10


 146:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode = QSPI_ADDRESS_NONE;
 360              		.loc 1 146 23 is_stmt 0 view .LVU93
 361 0048 9923     		movs	r3, #153
 362 004a 0093     		str	r3, [sp]
 147:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode = QSPI_DATA_NONE;
 363              		.loc 1 147 2 is_stmt 1 view .LVU94
 147:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode = QSPI_DATA_NONE;
 364              		.loc 1 147 23 is_stmt 0 view .LVU95
 365 004c 0023     		movs	r3, #0
 366 004e 0793     		str	r3, [sp, #28]
 148:Core/Src/z_qflash_W25QXXX.c **** 
 367              		.loc 1 148 2 is_stmt 1 view .LVU96
 148:Core/Src/z_qflash_W25QXXX.c **** 
 368              		.loc 1 148 20 is_stmt 0 view .LVU97
 369 0050 0993     		str	r3, [sp, #36]
 151:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 370              		.loc 1 151 2 is_stmt 1 view .LVU98
 371              	.L29:
 151:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 372              		.loc 1 151 26 discriminator 1 view .LVU99
 151:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 373              		.loc 1 151 9 discriminator 1 view .LVU100
 374 0052 094B     		ldr	r3, .L35
 375 0054 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 376 0056 002B     		cmp	r3, #0
 377 0058 FBD0     		beq	.L29
 151:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 378              		.loc 1 151 27 discriminator 2 view .LVU101
 154:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 379              		.loc 1 154 2 view .LVU102
 154:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 380              		.loc 1 154 6 is_stmt 0 view .LVU103
 381 005a 41F28832 		movw	r2, #5000
 382 005e 6946     		mov	r1, sp
 383 0060 0648     		ldr	r0, .L35+4
 384 0062 FFF7FEFF 		bl	HAL_QSPI_Command
 385              	.LVL16:
 154:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 386              		.loc 1 154 5 discriminator 1 view .LVU104
 387 0066 0446     		mov	r4, r0
 388 0068 08B1     		cbz	r0, .L34
 155:Core/Src/z_qflash_W25QXXX.c **** 	}
 389              		.loc 1 155 10 view .LVU105
 390 006a 0124     		movs	r4, #1
 391 006c E3E7     		b	.L28
 392              	.L34:
 157:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 393              		.loc 1 157 2 is_stmt 1 view .LVU106
 394 006e 0120     		movs	r0, #1
 395 0070 FFF7FEFF 		bl	HAL_Delay
 396              	.LVL17:
 158:Core/Src/z_qflash_W25QXXX.c **** 
 397              		.loc 1 158 2 view .LVU107
 158:Core/Src/z_qflash_W25QXXX.c **** 
 398              		.loc 1 158 9 is_stmt 0 view .LVU108
 399 0074 DFE7     		b	.L28
 400              	.L36:
ARM GAS  /tmp/ccBrB8pH.s 			page 11


 401 0076 00BF     		.align	2
 402              	.L35:
 403 0078 00000000 		.word	QSpiAvailable
 404 007c 00000000 		.word	hqspi
 405              		.cfi_endproc
 406              	.LFE149:
 408              		.section	.text.QFlash_ReadJedecID,"ax",%progbits
 409              		.align	1
 410              		.global	QFlash_ReadJedecID
 411              		.syntax unified
 412              		.thumb
 413              		.thumb_func
 415              	QFlash_ReadJedecID:
 416              	.LVL18:
 417              	.LFB150:
 161:Core/Src/z_qflash_W25QXXX.c **** 
 162:Core/Src/z_qflash_W25QXXX.c **** 
 163:Core/Src/z_qflash_W25QXXX.c **** 
 164:Core/Src/z_qflash_W25QXXX.c **** 
 165:Core/Src/z_qflash_W25QXXX.c **** 
 166:Core/Src/z_qflash_W25QXXX.c **** /******************************************************************
 167:Core/Src/z_qflash_W25QXXX.c ****  * "result[] string will contain:
 168:Core/Src/z_qflash_W25QXXX.c ****  * 		result[0]		Jedec Manufacturer ID (0xEF means Winbond)
 169:Core/Src/z_qflash_W25QXXX.c ****  * 		result[1]		Memory Type
 170:Core/Src/z_qflash_W25QXXX.c ****  * 		result[2]		Capacity
 171:Core/Src/z_qflash_W25QXXX.c ****  ******************************************************************
 172:Core/Src/z_qflash_W25QXXX.c ****  * Memory Capacity code:
 173:Core/Src/z_qflash_W25QXXX.c ****  * 		10H ->	 5Mb		11H ->  10Mb		12H ->  20Mb
 174:Core/Src/z_qflash_W25QXXX.c ****  * 		13H ->  40Mb		14H ->  80Mb		15H ->  16Mb
 175:Core/Src/z_qflash_W25QXXX.c ****  * 		16H ->  32Mb		17H ->  64Mb		18H -> 128Mb
 176:Core/Src/z_qflash_W25QXXX.c ****  * 		19H -> 256Mb		20H -> 512Mb		21H ->   1Gb
 177:Core/Src/z_qflash_W25QXXX.c ****  ******************************************************************/
 178:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_ReadJedecID(uint8_t *dataptr) {
 418              		.loc 1 178 56 is_stmt 1 view -0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 56
 421              		@ frame_needed = 0, uses_anonymous_args = 0
 422              		.loc 1 178 56 is_stmt 0 view .LVU110
 423 0000 10B5     		push	{r4, lr}
 424              	.LCFI6:
 425              		.cfi_def_cfa_offset 8
 426              		.cfi_offset 4, -8
 427              		.cfi_offset 14, -4
 428 0002 8EB0     		sub	sp, sp, #56
 429              	.LCFI7:
 430              		.cfi_def_cfa_offset 64
 431 0004 0446     		mov	r4, r0
 179:Core/Src/z_qflash_W25QXXX.c **** QSPI_CommandTypeDef sCommand = {0};
 432              		.loc 1 179 1 is_stmt 1 view .LVU111
 433              		.loc 1 179 21 is_stmt 0 view .LVU112
 434 0006 3822     		movs	r2, #56
 435 0008 0021     		movs	r1, #0
 436 000a 6846     		mov	r0, sp
 437              	.LVL19:
 438              		.loc 1 179 21 view .LVU113
 439 000c FFF7FEFF 		bl	memset
 440              	.LVL20:
ARM GAS  /tmp/ccBrB8pH.s 			page 12


 180:Core/Src/z_qflash_W25QXXX.c **** 
 181:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 441              		.loc 1 181 2 is_stmt 1 view .LVU114
 442 0010 6846     		mov	r0, sp
 443 0012 FFF7FEFF 		bl	QFlash_DefaultCmd
 444              	.LVL21:
 182:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_JEDEC_ID;
 445              		.loc 1 182 2 view .LVU115
 446              		.loc 1 182 23 is_stmt 0 view .LVU116
 447 0016 9F23     		movs	r3, #159
 448 0018 0093     		str	r3, [sp]
 183:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode 		= QSPI_DATA_1_LINE;
 449              		.loc 1 183 2 is_stmt 1 view .LVU117
 450              		.loc 1 183 22 is_stmt 0 view .LVU118
 451 001a 4FF08073 		mov	r3, #16777216
 452 001e 0993     		str	r3, [sp, #36]
 184:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 453              		.loc 1 184 2 is_stmt 1 view .LVU119
 454              		.loc 1 184 23 is_stmt 0 view .LVU120
 455 0020 0023     		movs	r3, #0
 456 0022 0793     		str	r3, [sp, #28]
 185:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= 0;
 457              		.loc 1 185 2 is_stmt 1 view .LVU121
 458              		.loc 1 185 20 is_stmt 0 view .LVU122
 459 0024 0193     		str	r3, [sp, #4]
 186:Core/Src/z_qflash_W25QXXX.c ****     sCommand.NbData			= 3;
 460              		.loc 1 186 5 is_stmt 1 view .LVU123
 461              		.loc 1 186 23 is_stmt 0 view .LVU124
 462 0026 0322     		movs	r2, #3
 463 0028 0A92     		str	r2, [sp, #40]
 187:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DummyCycles 	= 0;
 464              		.loc 1 187 2 is_stmt 1 view .LVU125
 465              		.loc 1 187 24 is_stmt 0 view .LVU126
 466 002a 0593     		str	r3, [sp, #20]
 188:Core/Src/z_qflash_W25QXXX.c **** 
 189:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 190:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 467              		.loc 1 190 2 is_stmt 1 view .LVU127
 468              	.L38:
 469              		.loc 1 190 26 discriminator 1 view .LVU128
 470              		.loc 1 190 9 discriminator 1 view .LVU129
 471 002c 0F4B     		ldr	r3, .L45
 472 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 473 0030 002B     		cmp	r3, #0
 474 0032 FBD0     		beq	.L38
 475              		.loc 1 190 27 discriminator 2 view .LVU130
 191:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 476              		.loc 1 191 2 view .LVU131
 477              		.loc 1 191 15 is_stmt 0 view .LVU132
 478 0034 0023     		movs	r3, #0
 479 0036 0D4A     		ldr	r2, .L45
 480 0038 1370     		strb	r3, [r2]
 192:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 481              		.loc 1 192 2 is_stmt 1 view .LVU133
 482              		.loc 1 192 23 is_stmt 0 view .LVU134
 483 003a 0D4A     		ldr	r2, .L45+4
 484 003c 1370     		strb	r3, [r2]
ARM GAS  /tmp/ccBrB8pH.s 			page 13


 193:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 485              		.loc 1 193 5 is_stmt 1 view .LVU135
 486              		.loc 1 193 9 is_stmt 0 view .LVU136
 487 003e 41F28832 		movw	r2, #5000
 488 0042 6946     		mov	r1, sp
 489 0044 0B48     		ldr	r0, .L45+8
 490 0046 FFF7FEFF 		bl	HAL_QSPI_Command
 491              	.LVL22:
 492              		.loc 1 193 8 discriminator 1 view .LVU137
 493 004a 18B1     		cbz	r0, .L43
 194:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 494              		.loc 1 194 16 view .LVU138
 495 004c 0124     		movs	r4, #1
 496              	.LVL23:
 497              	.L39:
 195:Core/Src/z_qflash_W25QXXX.c ****     }
 196:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive_DMA(&FLASH_QSPI_PORT, dataptr) != HAL_OK) { // Receive data
 197:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 198:Core/Src/z_qflash_W25QXXX.c ****     }
 199:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_WaitForDataAvailable(0);
 200:Core/Src/z_qflash_W25QXXX.c **** #else
 201:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 202:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 203:Core/Src/z_qflash_W25QXXX.c ****     }
 204:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive(&FLASH_QSPI_PORT, dataptr, QFLASH_DEF_TIMEOUT) != HAL_OK) { // Receive dat
 205:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 206:Core/Src/z_qflash_W25QXXX.c ****     }
 207:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 208:Core/Src/z_qflash_W25QXXX.c **** 
 209:Core/Src/z_qflash_W25QXXX.c ****     return HAL_OK;
 210:Core/Src/z_qflash_W25QXXX.c **** }
 498              		.loc 1 210 1 view .LVU139
 499 004e 2046     		mov	r0, r4
 500 0050 0EB0     		add	sp, sp, #56
 501              	.LCFI8:
 502              		.cfi_remember_state
 503              		.cfi_def_cfa_offset 8
 504              		@ sp needed
 505 0052 10BD     		pop	{r4, pc}
 506              	.LVL24:
 507              	.L43:
 508              	.LCFI9:
 509              		.cfi_restore_state
 196:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 510              		.loc 1 196 5 is_stmt 1 view .LVU140
 196:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 511              		.loc 1 196 9 is_stmt 0 view .LVU141
 512 0054 2146     		mov	r1, r4
 513 0056 0748     		ldr	r0, .L45+8
 514 0058 FFF7FEFF 		bl	HAL_QSPI_Receive_DMA
 515              	.LVL25:
 196:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 516              		.loc 1 196 8 discriminator 1 view .LVU142
 517 005c 0446     		mov	r4, r0
 518              	.LVL26:
 196:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 519              		.loc 1 196 8 discriminator 1 view .LVU143
ARM GAS  /tmp/ccBrB8pH.s 			page 14


 520 005e 08B1     		cbz	r0, .L44
 197:Core/Src/z_qflash_W25QXXX.c ****     }
 521              		.loc 1 197 13 view .LVU144
 522 0060 0124     		movs	r4, #1
 523 0062 F4E7     		b	.L39
 524              	.L44:
 199:Core/Src/z_qflash_W25QXXX.c **** #else
 525              		.loc 1 199 2 is_stmt 1 view .LVU145
 526 0064 FFF7FEFF 		bl	QFlash_WaitForDataAvailable
 527              	.LVL27:
 209:Core/Src/z_qflash_W25QXXX.c **** }
 528              		.loc 1 209 5 view .LVU146
 209:Core/Src/z_qflash_W25QXXX.c **** }
 529              		.loc 1 209 12 is_stmt 0 view .LVU147
 530 0068 F1E7     		b	.L39
 531              	.L46:
 532 006a 00BF     		.align	2
 533              	.L45:
 534 006c 00000000 		.word	QSpiAvailable
 535 0070 00000000 		.word	QSpiReadDataAvailable
 536 0074 00000000 		.word	hqspi
 537              		.cfi_endproc
 538              	.LFE150:
 540              		.section	.text.QFlash_ReadSFDP,"ax",%progbits
 541              		.align	1
 542              		.global	QFlash_ReadSFDP
 543              		.syntax unified
 544              		.thumb
 545              		.thumb_func
 547              	QFlash_ReadSFDP:
 548              	.LVL28:
 549              	.LFB151:
 211:Core/Src/z_qflash_W25QXXX.c **** 
 212:Core/Src/z_qflash_W25QXXX.c **** 
 213:Core/Src/z_qflash_W25QXXX.c **** 
 214:Core/Src/z_qflash_W25QXXX.c **** 
 215:Core/Src/z_qflash_W25QXXX.c **** /*********************************
 216:Core/Src/z_qflash_W25QXXX.c ****  * @RETURN	256byte SFDP register content:
 217:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
 218:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_ReadSFDP(uint8_t* dataptr) {
 550              		.loc 1 218 53 is_stmt 1 view -0
 551              		.cfi_startproc
 552              		@ args = 0, pretend = 0, frame = 56
 553              		@ frame_needed = 0, uses_anonymous_args = 0
 554              		.loc 1 218 53 is_stmt 0 view .LVU149
 555 0000 10B5     		push	{r4, lr}
 556              	.LCFI10:
 557              		.cfi_def_cfa_offset 8
 558              		.cfi_offset 4, -8
 559              		.cfi_offset 14, -4
 560 0002 8EB0     		sub	sp, sp, #56
 561              	.LCFI11:
 562              		.cfi_def_cfa_offset 64
 563 0004 0446     		mov	r4, r0
 219:Core/Src/z_qflash_W25QXXX.c **** QSPI_CommandTypeDef sCommand = {0};
 564              		.loc 1 219 1 is_stmt 1 view .LVU150
 565              		.loc 1 219 21 is_stmt 0 view .LVU151
ARM GAS  /tmp/ccBrB8pH.s 			page 15


 566 0006 3822     		movs	r2, #56
 567 0008 0021     		movs	r1, #0
 568 000a 6846     		mov	r0, sp
 569              	.LVL29:
 570              		.loc 1 219 21 view .LVU152
 571 000c FFF7FEFF 		bl	memset
 572              	.LVL30:
 220:Core/Src/z_qflash_W25QXXX.c **** 
 221:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 573              		.loc 1 221 2 is_stmt 1 view .LVU153
 574 0010 6846     		mov	r0, sp
 575 0012 FFF7FEFF 		bl	QFlash_DefaultCmd
 576              	.LVL31:
 222:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_R_SFPD_REG;
 577              		.loc 1 222 2 view .LVU154
 578              		.loc 1 222 23 is_stmt 0 view .LVU155
 579 0016 5A23     		movs	r3, #90
 580 0018 0093     		str	r3, [sp]
 223:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_1_LINE;
 581              		.loc 1 223 5 is_stmt 1 view .LVU156
 582              		.loc 1 223 25 is_stmt 0 view .LVU157
 583 001a 4FF08073 		mov	r3, #16777216
 584 001e 0993     		str	r3, [sp, #36]
 224:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressMode	= QSPI_ADDRESS_1_LINE;
 585              		.loc 1 224 5 is_stmt 1 view .LVU158
 586              		.loc 1 224 26 is_stmt 0 view .LVU159
 587 0020 4FF48063 		mov	r3, #1024
 588 0024 0793     		str	r3, [sp, #28]
 225:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressSize 	= QSPI_ADDRESS_24_BITS;
 589              		.loc 1 225 5 is_stmt 1 view .LVU160
 590              		.loc 1 225 27 is_stmt 0 view .LVU161
 591 0026 4FF40053 		mov	r3, #8192
 592 002a 0393     		str	r3, [sp, #12]
 226:Core/Src/z_qflash_W25QXXX.c ****     sCommand.Address		= 0;
 593              		.loc 1 226 5 is_stmt 1 view .LVU162
 594              		.loc 1 226 23 is_stmt 0 view .LVU163
 595 002c 0023     		movs	r3, #0
 596 002e 0193     		str	r3, [sp, #4]
 227:Core/Src/z_qflash_W25QXXX.c ****     sCommand.NbData			= 256;
 597              		.loc 1 227 5 is_stmt 1 view .LVU164
 598              		.loc 1 227 23 is_stmt 0 view .LVU165
 599 0030 4FF48073 		mov	r3, #256
 600 0034 0A93     		str	r3, [sp, #40]
 228:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DummyCycles 	= 8;
 601              		.loc 1 228 5 is_stmt 1 view .LVU166
 602              		.loc 1 228 27 is_stmt 0 view .LVU167
 603 0036 0823     		movs	r3, #8
 604 0038 0593     		str	r3, [sp, #20]
 229:Core/Src/z_qflash_W25QXXX.c **** 
 230:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 231:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 605              		.loc 1 231 2 is_stmt 1 view .LVU168
 606              	.L48:
 607              		.loc 1 231 26 discriminator 1 view .LVU169
 608              		.loc 1 231 9 discriminator 1 view .LVU170
 609 003a 0F4B     		ldr	r3, .L55
 610 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  /tmp/ccBrB8pH.s 			page 16


 611 003e 002B     		cmp	r3, #0
 612 0040 FBD0     		beq	.L48
 613              		.loc 1 231 27 discriminator 2 view .LVU171
 232:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 614              		.loc 1 232 2 view .LVU172
 615              		.loc 1 232 15 is_stmt 0 view .LVU173
 616 0042 0023     		movs	r3, #0
 617 0044 0C4A     		ldr	r2, .L55
 618 0046 1370     		strb	r3, [r2]
 233:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0; 	//set data requested unavailable yet
 619              		.loc 1 233 2 is_stmt 1 view .LVU174
 620              		.loc 1 233 23 is_stmt 0 view .LVU175
 621 0048 0C4A     		ldr	r2, .L55+4
 622 004a 1370     		strb	r3, [r2]
 234:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 623              		.loc 1 234 5 is_stmt 1 view .LVU176
 624              		.loc 1 234 9 is_stmt 0 view .LVU177
 625 004c 41F28832 		movw	r2, #5000
 626 0050 6946     		mov	r1, sp
 627 0052 0B48     		ldr	r0, .L55+8
 628 0054 FFF7FEFF 		bl	HAL_QSPI_Command
 629              	.LVL32:
 630              		.loc 1 234 8 discriminator 1 view .LVU178
 631 0058 18B1     		cbz	r0, .L53
 235:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 632              		.loc 1 235 16 view .LVU179
 633 005a 0124     		movs	r4, #1
 634              	.LVL33:
 635              	.L49:
 236:Core/Src/z_qflash_W25QXXX.c ****     }
 237:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive_DMA(&FLASH_QSPI_PORT, dataptr) != HAL_OK) { // Receive data
 238:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 239:Core/Src/z_qflash_W25QXXX.c ****     }
 240:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_WaitForDataAvailable(0);
 241:Core/Src/z_qflash_W25QXXX.c **** #else
 242:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 243:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 244:Core/Src/z_qflash_W25QXXX.c ****     }
 245:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive(&FLASH_QSPI_PORT, dataptr, QFLASH_DEF_TIMEOUT) != HAL_OK) { // Receive dat
 246:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 247:Core/Src/z_qflash_W25QXXX.c ****     }
 248:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 249:Core/Src/z_qflash_W25QXXX.c **** 
 250:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 251:Core/Src/z_qflash_W25QXXX.c **** }
 636              		.loc 1 251 1 view .LVU180
 637 005c 2046     		mov	r0, r4
 638 005e 0EB0     		add	sp, sp, #56
 639              	.LCFI12:
 640              		.cfi_remember_state
 641              		.cfi_def_cfa_offset 8
 642              		@ sp needed
 643 0060 10BD     		pop	{r4, pc}
 644              	.LVL34:
 645              	.L53:
 646              	.LCFI13:
 647              		.cfi_restore_state
ARM GAS  /tmp/ccBrB8pH.s 			page 17


 237:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 648              		.loc 1 237 5 is_stmt 1 view .LVU181
 237:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 649              		.loc 1 237 9 is_stmt 0 view .LVU182
 650 0062 2146     		mov	r1, r4
 651 0064 0648     		ldr	r0, .L55+8
 652 0066 FFF7FEFF 		bl	HAL_QSPI_Receive_DMA
 653              	.LVL35:
 237:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 654              		.loc 1 237 8 discriminator 1 view .LVU183
 655 006a 0446     		mov	r4, r0
 656              	.LVL36:
 237:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 657              		.loc 1 237 8 discriminator 1 view .LVU184
 658 006c 08B1     		cbz	r0, .L54
 238:Core/Src/z_qflash_W25QXXX.c ****     }
 659              		.loc 1 238 13 view .LVU185
 660 006e 0124     		movs	r4, #1
 661 0070 F4E7     		b	.L49
 662              	.L54:
 240:Core/Src/z_qflash_W25QXXX.c **** #else
 663              		.loc 1 240 2 is_stmt 1 view .LVU186
 664 0072 FFF7FEFF 		bl	QFlash_WaitForDataAvailable
 665              	.LVL37:
 250:Core/Src/z_qflash_W25QXXX.c **** }
 666              		.loc 1 250 2 view .LVU187
 250:Core/Src/z_qflash_W25QXXX.c **** }
 667              		.loc 1 250 9 is_stmt 0 view .LVU188
 668 0076 F1E7     		b	.L49
 669              	.L56:
 670              		.align	2
 671              	.L55:
 672 0078 00000000 		.word	QSpiAvailable
 673 007c 00000000 		.word	QSpiReadDataAvailable
 674 0080 00000000 		.word	hqspi
 675              		.cfi_endproc
 676              	.LFE151:
 678              		.section	.text.QFlash_WriteEnable,"ax",%progbits
 679              		.align	1
 680              		.global	QFlash_WriteEnable
 681              		.syntax unified
 682              		.thumb
 683              		.thumb_func
 685              	QFlash_WriteEnable:
 686              	.LFB154:
 252:Core/Src/z_qflash_W25QXXX.c **** 
 253:Core/Src/z_qflash_W25QXXX.c **** 
 254:Core/Src/z_qflash_W25QXXX.c **** 
 255:Core/Src/z_qflash_W25QXXX.c **** 
 256:Core/Src/z_qflash_W25QXXX.c **** /******************************************************************
 257:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	reset memory chip, then
 258:Core/Src/z_qflash_W25QXXX.c ****  * 			read manufacutrer and device ID
 259:Core/Src/z_qflash_W25QXXX.c ****  * 			checking if the connected device is a Winbond Flash
 260:Core/Src/z_qflash_W25QXXX.c ****  ******************************************************************/
 261:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_Init(){
 262:Core/Src/z_qflash_W25QXXX.c **** uint8_t data[256];
 263:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 18


 264:Core/Src/z_qflash_W25QXXX.c **** 	HAL_Delay(6);	// supposing init is called on system startup: 5 ms (tPUW) required after power-up t
 265:Core/Src/z_qflash_W25QXXX.c **** 
 266:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_ChipSelect();
 267:Core/Src/z_qflash_W25QXXX.c **** 
 268:Core/Src/z_qflash_W25QXXX.c **** // reset the device (supposing it is a W25Q)
 269:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_Reset()!=HAL_OK)
 270:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 271:Core/Src/z_qflash_W25QXXX.c **** 
 272:Core/Src/z_qflash_W25QXXX.c **** // testing if an SFPD device is connected and working
 273:Core/Src/z_qflash_W25QXXX.c **** 	for (uint8_t k=0;k!=3;k++)
 274:Core/Src/z_qflash_W25QXXX.c **** 		  data[k]=0xFF;
 275:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_ReadSFDP(data))
 276:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 277:Core/Src/z_qflash_W25QXXX.c **** 	if (!((data[0]=='S') && (data[1]=='F') && (data[2]=='D') && (data[3]=='P')))
 278:Core/Src/z_qflash_W25QXXX.c **** 		if (!((data[0]=='S') && (data[2]=='F') && (data[5]=='D') && (data[7]=='P')))  //this is in case o
 279:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 280:Core/Src/z_qflash_W25QXXX.c **** 
 281:Core/Src/z_qflash_W25QXXX.c **** //testing if it is a Winbond memory
 282:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_ReadJedecID(data)) //select the memSize byte
 283:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 284:Core/Src/z_qflash_W25QXXX.c **** 	if (data[0] != 0xEF)  // if ManufacturerID is not Winbond (0xEF)
 285:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 286:Core/Src/z_qflash_W25QXXX.c **** 
 287:Core/Src/z_qflash_W25QXXX.c **** 
 288:Core/Src/z_qflash_W25QXXX.c **** #ifdef FLASH_QSPI_MEMORY_MAPPED
 289:Core/Src/z_qflash_W25QXXX.c **** // reset and tests are OK: enable memory mapped mode
 290:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_EnableMemoryMappedMode()==HAL_ERROR)
 291:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 292:Core/Src/z_qflash_W25QXXX.c **** #endif //FLASH_QSPI_MEMORY_MAPPED
 293:Core/Src/z_qflash_W25QXXX.c **** 	// Deselect chip
 294:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_ChipDeselect();
 295:Core/Src/z_qflash_W25QXXX.c **** 	
 296:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;  //return memSize as per table in Flash_ReadJedecID() definition
 297:Core/Src/z_qflash_W25QXXX.c **** }
 298:Core/Src/z_qflash_W25QXXX.c **** 
 299:Core/Src/z_qflash_W25QXXX.c **** 
 300:Core/Src/z_qflash_W25QXXX.c **** 
 301:Core/Src/z_qflash_W25QXXX.c **** 
 302:Core/Src/z_qflash_W25QXXX.c **** #ifdef FLASH_QSPI_MEMORY_MAPPED
 303:Core/Src/z_qflash_W25QXXX.c **** 
 304:Core/Src/z_qflash_W25QXXX.c **** 
 305:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_EnableMemoryMappedMode(void) {
 306:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 307:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 308:Core/Src/z_qflash_W25QXXX.c **** 
 309:Core/Src/z_qflash_W25QXXX.c **** 	// Setup reading command
 310:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 311:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction		= QFLASH_READ_COMMAND;
 312:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DummyCycles 		= QFLASH_READ_DUMMYC;
 313:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateBytes     = QFLASH_ALT_BYTES;
 314:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateBytesSize = QFLASH_ALT_BYTES_S;
 315:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateByteMode  = QFLASH_ALT_BYTES_M;
 316:Core/Src/z_qflash_W25QXXX.c **** 
 317:Core/Src/z_qflash_W25QXXX.c **** 	// Set memory-mapped mode CS and prefetch handling:
 318:Core/Src/z_qflash_W25QXXX.c **** 	// timeout disabled: prefetch and CS always active
 319:Core/Src/z_qflash_W25QXXX.c **** 	sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 320:Core/Src/z_qflash_W25QXXX.c **** /*
ARM GAS  /tmp/ccBrB8pH.s 			page 19


 321:Core/Src/z_qflash_W25QXXX.c **** 	// Set memory-mapped mode CS and prefetch handling
 322:Core/Src/z_qflash_W25QXXX.c **** 	// timeout enabled: prefetch and CS disabled after 4 SPI clock cycles
 323:Core/Src/z_qflash_W25QXXX.c **** 	sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_ENABLE;
 324:Core/Src/z_qflash_W25QXXX.c **** 	sMemMappedCfg.TimeOutPeriod=4;
 325:Core/Src/z_qflash_W25QXXX.c **** */
 326:Core/Src/z_qflash_W25QXXX.c **** 
 327:Core/Src/z_qflash_W25QXXX.c **** 
 328:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 329:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 330:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 331:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_MemoryMapped(&FLASH_QSPI_PORT, &sCommand, &sMemMappedCfg) != HAL_OK) {
 332:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 333:Core/Src/z_qflash_W25QXXX.c **** 	}
 334:Core/Src/z_qflash_W25QXXX.c **** 
 335:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 336:Core/Src/z_qflash_W25QXXX.c **** }
 337:Core/Src/z_qflash_W25QXXX.c **** 
 338:Core/Src/z_qflash_W25QXXX.c **** #else
 339:Core/Src/z_qflash_W25QXXX.c **** 
 340:Core/Src/z_qflash_W25QXXX.c **** 
 341:Core/Src/z_qflash_W25QXXX.c **** /**************************
 342:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	reads from Flash Eeprom
 343:Core/Src/z_qflash_W25QXXX.c ****  * 			using "communication mode" selected by
 344:Core/Src/z_qflash_W25QXXX.c ****  * 			command doesn't check for the BUSY flag in SR1
 345:Core/Src/z_qflash_W25QXXX.c ****  * 			that must be done before calling this function
 346:Core/Src/z_qflash_W25QXXX.c ****  * 			current version of library doesn't need it
 347:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	addr		EEPROM address to start reading
 348:Core/Src/z_qflash_W25QXXX.c ****  *  		data		buffer to fill with read data
 349:Core/Src/z_qflash_W25QXXX.c ****  * 			dataSize	number of bytes to read
 350:Core/Src/z_qflash_W25QXXX.c ****  **************************/
 351:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_Read(uint32_t address,  uint8_t* buffer, uint32_t dataSize) {
 352:Core/Src/z_qflash_W25QXXX.c **** QSPI_CommandTypeDef sCommand = {0};
 353:Core/Src/z_qflash_W25QXXX.c **** 
 354:Core/Src/z_qflash_W25QXXX.c **** 	// Select chip
 355:Core/Src/z_qflash_W25QXXX.c **** 	// QFlash_ChipSelect();
 356:Core/Src/z_qflash_W25QXXX.c **** 
 357:Core/Src/z_qflash_W25QXXX.c **** 	if (dataSize==0) {
 358:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_ChipDeselect();
 359:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_OK;
 360:Core/Src/z_qflash_W25QXXX.c **** 	}
 361:Core/Src/z_qflash_W25QXXX.c **** 
 362:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 363:Core/Src/z_qflash_W25QXXX.c ****     sCommand.Instruction		= QFLASH_READ_COMMAND;
 364:Core/Src/z_qflash_W25QXXX.c ****     sCommand.Address			= address;
 365:Core/Src/z_qflash_W25QXXX.c ****     sCommand.NbData				= dataSize;
 366:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DummyCycles 		= QFLASH_READ_DUMMYC;
 367:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateBytes     = QFLASH_ALT_BYTES;
 368:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateBytesSize = QFLASH_ALT_BYTES_S;
 369:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateByteMode  = QFLASH_ALT_BYTES_M;
 370:Core/Src/z_qflash_W25QXXX.c **** 
 371:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 372:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 373:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 374:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 375:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 376:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 377:Core/Src/z_qflash_W25QXXX.c ****     }
ARM GAS  /tmp/ccBrB8pH.s 			page 20


 378:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive_DMA(&FLASH_QSPI_PORT, buffer) != HAL_OK) { // Receive data
 379:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 380:Core/Src/z_qflash_W25QXXX.c ****     }
 381:Core/Src/z_qflash_W25QXXX.c **** #ifdef FLASH_QSPI_WAIT_FOR_READING_COMPLETE
 382:Core/Src/z_qflash_W25QXXX.c ****     QFlash_WaitForDataAvailable(0);
 383:Core/Src/z_qflash_W25QXXX.c **** #endif //FLASH_QSPI_WAIT_FOR_READING_COMPLETED
 384:Core/Src/z_qflash_W25QXXX.c **** 
 385:Core/Src/z_qflash_W25QXXX.c **** #else
 386:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 387:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 388:Core/Src/z_qflash_W25QXXX.c ****     }
 389:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive(&FLASH_QSPI_PORT, buffer, QFLASH_DEF_TIMEOUT) != HAL_OK) { // Receive data
 390:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 391:Core/Src/z_qflash_W25QXXX.c ****     }
 392:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 393:Core/Src/z_qflash_W25QXXX.c ****     
 394:Core/Src/z_qflash_W25QXXX.c ****     // QFlash_ChipDeselect();
 395:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 396:Core/Src/z_qflash_W25QXXX.c **** }
 397:Core/Src/z_qflash_W25QXXX.c **** 
 398:Core/Src/z_qflash_W25QXXX.c **** 
 399:Core/Src/z_qflash_W25QXXX.c **** 
 400:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_WriteEnable(){
 687              		.loc 1 400 39 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 56
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691 0000 00B5     		push	{lr}
 692              	.LCFI14:
 693              		.cfi_def_cfa_offset 4
 694              		.cfi_offset 14, -4
 695 0002 8FB0     		sub	sp, sp, #60
 696              	.LCFI15:
 697              		.cfi_def_cfa_offset 64
 401:Core/Src/z_qflash_W25QXXX.c **** QSPI_CommandTypeDef sCommand = {0};
 698              		.loc 1 401 1 view .LVU190
 699              		.loc 1 401 21 is_stmt 0 view .LVU191
 700 0004 3822     		movs	r2, #56
 701 0006 0021     		movs	r1, #0
 702 0008 6846     		mov	r0, sp
 703 000a FFF7FEFF 		bl	memset
 704              	.LVL38:
 402:Core/Src/z_qflash_W25QXXX.c **** 
 403:Core/Src/z_qflash_W25QXXX.c **** 
 404:Core/Src/z_qflash_W25QXXX.c **** //Send a "Write Enable" command
 405:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 705              		.loc 1 405 2 is_stmt 1 view .LVU192
 706 000e 6846     		mov	r0, sp
 707 0010 FFF7FEFF 		bl	QFlash_DefaultCmd
 708              	.LVL39:
 406:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_W_ENABLE;
 709              		.loc 1 406 2 view .LVU193
 710              		.loc 1 406 23 is_stmt 0 view .LVU194
 711 0014 0623     		movs	r3, #6
 712 0016 0093     		str	r3, [sp]
 407:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode 		= QSPI_DATA_NONE;
 713              		.loc 1 407 2 is_stmt 1 view .LVU195
ARM GAS  /tmp/ccBrB8pH.s 			page 21


 714              		.loc 1 407 22 is_stmt 0 view .LVU196
 715 0018 0023     		movs	r3, #0
 716 001a 0993     		str	r3, [sp, #36]
 408:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 717              		.loc 1 408 2 is_stmt 1 view .LVU197
 718              		.loc 1 408 23 is_stmt 0 view .LVU198
 719 001c 0793     		str	r3, [sp, #28]
 409:Core/Src/z_qflash_W25QXXX.c **** 
 410:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 411:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 720              		.loc 1 411 2 is_stmt 1 view .LVU199
 721              	.L58:
 722              		.loc 1 411 26 discriminator 1 view .LVU200
 723              		.loc 1 411 9 discriminator 1 view .LVU201
 724 001e 084B     		ldr	r3, .L63
 725 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 726 0022 002B     		cmp	r3, #0
 727 0024 FBD0     		beq	.L58
 728              		.loc 1 411 27 discriminator 2 view .LVU202
 412:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 413:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 729              		.loc 1 413 2 view .LVU203
 730              		.loc 1 413 6 is_stmt 0 view .LVU204
 731 0026 41F28832 		movw	r2, #5000
 732 002a 6946     		mov	r1, sp
 733 002c 0548     		ldr	r0, .L63+4
 734 002e FFF7FEFF 		bl	HAL_QSPI_Command
 735              	.LVL40:
 736              		.loc 1 413 5 discriminator 1 view .LVU205
 737 0032 10B9     		cbnz	r0, .L62
 738              	.L59:
 414:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 415:Core/Src/z_qflash_W25QXXX.c **** 	}
 416:Core/Src/z_qflash_W25QXXX.c **** 
 417:Core/Src/z_qflash_W25QXXX.c **** /*
 418:Core/Src/z_qflash_W25QXXX.c **** //Wait for Write Enable bit set
 419:Core/Src/z_qflash_W25QXXX.c **** 
 420:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_AutoPollingTypeDef sConfig;
 421:Core/Src/z_qflash_W25QXXX.c **** 
 422:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 423:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction = W25_R_SR1;
 424:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode = QSPI_DATA_1_LINE;
 425:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode = QSPI_ADDRESS_NONE;
 426:Core/Src/z_qflash_W25QXXX.c **** 
 427:Core/Src/z_qflash_W25QXXX.c **** 	sConfig.Mask = SR1_BIT_WEL;
 428:Core/Src/z_qflash_W25QXXX.c **** 	sConfig.Match = 2;
 429:Core/Src/z_qflash_W25QXXX.c **** 	sConfig.MatchMode = QSPI_MATCH_MODE_AND;
 430:Core/Src/z_qflash_W25QXXX.c **** 	sConfig.StatusBytesSize = 1;
 431:Core/Src/z_qflash_W25QXXX.c **** 	sConfig.Interval = 0x10;
 432:Core/Src/z_qflash_W25QXXX.c **** 	sConfig.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 433:Core/Src/z_qflash_W25QXXX.c **** 
 434:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_AutoPolling(&FLASH_QSPI_PORT, &sCommand, &sConfig, QFLASH_BSY_TIMEOUT) != HAL_OK) {
 435:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 436:Core/Src/z_qflash_W25QXXX.c **** 	}
 437:Core/Src/z_qflash_W25QXXX.c **** */
 438:Core/Src/z_qflash_W25QXXX.c **** 
 439:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
ARM GAS  /tmp/ccBrB8pH.s 			page 22


 440:Core/Src/z_qflash_W25QXXX.c **** 
 441:Core/Src/z_qflash_W25QXXX.c **** }
 739              		.loc 1 441 1 view .LVU206
 740 0034 0FB0     		add	sp, sp, #60
 741              	.LCFI16:
 742              		.cfi_remember_state
 743              		.cfi_def_cfa_offset 4
 744              		@ sp needed
 745 0036 5DF804FB 		ldr	pc, [sp], #4
 746              	.L62:
 747              	.LCFI17:
 748              		.cfi_restore_state
 414:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 749              		.loc 1 414 10 view .LVU207
 750 003a 0120     		movs	r0, #1
 751 003c FAE7     		b	.L59
 752              	.L64:
 753 003e 00BF     		.align	2
 754              	.L63:
 755 0040 00000000 		.word	QSpiAvailable
 756 0044 00000000 		.word	hqspi
 757              		.cfi_endproc
 758              	.LFE154:
 760              		.section	.text.QFlash_WriteDisable,"ax",%progbits
 761              		.align	1
 762              		.global	QFlash_WriteDisable
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 767              	QFlash_WriteDisable:
 768              	.LFB155:
 442:Core/Src/z_qflash_W25QXXX.c **** 
 443:Core/Src/z_qflash_W25QXXX.c **** 
 444:Core/Src/z_qflash_W25QXXX.c **** 
 445:Core/Src/z_qflash_W25QXXX.c **** 
 446:Core/Src/z_qflash_W25QXXX.c **** 
 447:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_WriteDisable(){
 769              		.loc 1 447 40 is_stmt 1 view -0
 770              		.cfi_startproc
 771              		@ args = 0, pretend = 0, frame = 56
 772              		@ frame_needed = 0, uses_anonymous_args = 0
 773 0000 00B5     		push	{lr}
 774              	.LCFI18:
 775              		.cfi_def_cfa_offset 4
 776              		.cfi_offset 14, -4
 777 0002 8FB0     		sub	sp, sp, #60
 778              	.LCFI19:
 779              		.cfi_def_cfa_offset 64
 448:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 780              		.loc 1 448 2 view .LVU209
 781              		.loc 1 448 22 is_stmt 0 view .LVU210
 782 0004 3822     		movs	r2, #56
 783 0006 0021     		movs	r1, #0
 784 0008 6846     		mov	r0, sp
 785 000a FFF7FEFF 		bl	memset
 786              	.LVL41:
 449:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 23


 450:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 787              		.loc 1 450 2 is_stmt 1 view .LVU211
 788 000e 6846     		mov	r0, sp
 789 0010 FFF7FEFF 		bl	QFlash_DefaultCmd
 790              	.LVL42:
 451:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_W_DISABLE;
 791              		.loc 1 451 2 view .LVU212
 792              		.loc 1 451 23 is_stmt 0 view .LVU213
 793 0014 0423     		movs	r3, #4
 794 0016 0093     		str	r3, [sp]
 452:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 795              		.loc 1 452 5 is_stmt 1 view .LVU214
 796              		.loc 1 452 25 is_stmt 0 view .LVU215
 797 0018 0023     		movs	r3, #0
 798 001a 0993     		str	r3, [sp, #36]
 453:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 799              		.loc 1 453 5 is_stmt 1 view .LVU216
 800              		.loc 1 453 26 is_stmt 0 view .LVU217
 801 001c 0793     		str	r3, [sp, #28]
 454:Core/Src/z_qflash_W25QXXX.c **** 
 455:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 456:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 802              		.loc 1 456 2 is_stmt 1 view .LVU218
 803              	.L66:
 804              		.loc 1 456 26 discriminator 1 view .LVU219
 805              		.loc 1 456 9 discriminator 1 view .LVU220
 806 001e 084B     		ldr	r3, .L71
 807 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 808 0022 002B     		cmp	r3, #0
 809 0024 FBD0     		beq	.L66
 810              		.loc 1 456 27 discriminator 2 view .LVU221
 457:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 458:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 811              		.loc 1 458 5 view .LVU222
 812              		.loc 1 458 9 is_stmt 0 view .LVU223
 813 0026 41F28832 		movw	r2, #5000
 814 002a 6946     		mov	r1, sp
 815 002c 0548     		ldr	r0, .L71+4
 816 002e FFF7FEFF 		bl	HAL_QSPI_Command
 817              	.LVL43:
 818              		.loc 1 458 8 discriminator 1 view .LVU224
 819 0032 10B9     		cbnz	r0, .L70
 820              	.L67:
 459:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 460:Core/Src/z_qflash_W25QXXX.c ****     }
 461:Core/Src/z_qflash_W25QXXX.c **** 
 462:Core/Src/z_qflash_W25QXXX.c ****     return HAL_OK;
 463:Core/Src/z_qflash_W25QXXX.c **** }
 821              		.loc 1 463 1 view .LVU225
 822 0034 0FB0     		add	sp, sp, #60
 823              	.LCFI20:
 824              		.cfi_remember_state
 825              		.cfi_def_cfa_offset 4
 826              		@ sp needed
 827 0036 5DF804FB 		ldr	pc, [sp], #4
 828              	.L70:
 829              	.LCFI21:
ARM GAS  /tmp/ccBrB8pH.s 			page 24


 830              		.cfi_restore_state
 459:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 831              		.loc 1 459 16 view .LVU226
 832 003a 0120     		movs	r0, #1
 833 003c FAE7     		b	.L67
 834              	.L72:
 835 003e 00BF     		.align	2
 836              	.L71:
 837 0040 00000000 		.word	QSpiAvailable
 838 0044 00000000 		.word	hqspi
 839              		.cfi_endproc
 840              	.LFE155:
 842              		.section	.text.QFlash_ReadSR1,"ax",%progbits
 843              		.align	1
 844              		.global	QFlash_ReadSR1
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 849              	QFlash_ReadSR1:
 850              	.LVL44:
 851              	.LFB156:
 464:Core/Src/z_qflash_W25QXXX.c **** 
 465:Core/Src/z_qflash_W25QXXX.c **** 
 466:Core/Src/z_qflash_W25QXXX.c **** 
 467:Core/Src/z_qflash_W25QXXX.c **** 
 468:Core/Src/z_qflash_W25QXXX.c **** 
 469:Core/Src/z_qflash_W25QXXX.c **** /**********************************
 470:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	read 	STATUS REGISTER 1
 471:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	dataptr	points to a 1 byte registering the SR1 value
 472:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
 473:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_ReadSR1(uint8_t *dataptr){
 852              		.loc 1 473 51 is_stmt 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 56
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856              		.loc 1 473 51 is_stmt 0 view .LVU228
 857 0000 10B5     		push	{r4, lr}
 858              	.LCFI22:
 859              		.cfi_def_cfa_offset 8
 860              		.cfi_offset 4, -8
 861              		.cfi_offset 14, -4
 862 0002 8EB0     		sub	sp, sp, #56
 863              	.LCFI23:
 864              		.cfi_def_cfa_offset 64
 865 0004 0446     		mov	r4, r0
 474:Core/Src/z_qflash_W25QXXX.c **** QSPI_CommandTypeDef sCommand = {0};
 866              		.loc 1 474 1 is_stmt 1 view .LVU229
 867              		.loc 1 474 21 is_stmt 0 view .LVU230
 868 0006 3822     		movs	r2, #56
 869 0008 0021     		movs	r1, #0
 870 000a 6846     		mov	r0, sp
 871              	.LVL45:
 872              		.loc 1 474 21 view .LVU231
 873 000c FFF7FEFF 		bl	memset
 874              	.LVL46:
 475:Core/Src/z_qflash_W25QXXX.c **** 
 476:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
ARM GAS  /tmp/ccBrB8pH.s 			page 25


 875              		.loc 1 476 2 is_stmt 1 view .LVU232
 876 0010 6846     		mov	r0, sp
 877 0012 FFF7FEFF 		bl	QFlash_DefaultCmd
 878              	.LVL47:
 477:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_R_SR1;
 879              		.loc 1 477 2 view .LVU233
 880              		.loc 1 477 23 is_stmt 0 view .LVU234
 881 0016 0523     		movs	r3, #5
 882 0018 0093     		str	r3, [sp]
 478:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_1_LINE;
 883              		.loc 1 478 5 is_stmt 1 view .LVU235
 884              		.loc 1 478 25 is_stmt 0 view .LVU236
 885 001a 4FF08073 		mov	r3, #16777216
 886 001e 0993     		str	r3, [sp, #36]
 479:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 887              		.loc 1 479 2 is_stmt 1 view .LVU237
 888              		.loc 1 479 23 is_stmt 0 view .LVU238
 889 0020 0023     		movs	r3, #0
 890 0022 0793     		str	r3, [sp, #28]
 480:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressSize	= QSPI_ADDRESS_NONE;
 891              		.loc 1 480 2 is_stmt 1 view .LVU239
 892              		.loc 1 480 23 is_stmt 0 view .LVU240
 893 0024 0393     		str	r3, [sp, #12]
 481:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= 0x0;
 894              		.loc 1 481 2 is_stmt 1 view .LVU241
 895              		.loc 1 481 20 is_stmt 0 view .LVU242
 896 0026 0193     		str	r3, [sp, #4]
 482:Core/Src/z_qflash_W25QXXX.c ****     sCommand.NbData			= 1;
 897              		.loc 1 482 5 is_stmt 1 view .LVU243
 898              		.loc 1 482 23 is_stmt 0 view .LVU244
 899 0028 0123     		movs	r3, #1
 900 002a 0A93     		str	r3, [sp, #40]
 483:Core/Src/z_qflash_W25QXXX.c **** 
 484:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 485:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 901              		.loc 1 485 2 is_stmt 1 view .LVU245
 902              	.L74:
 903              		.loc 1 485 26 discriminator 1 view .LVU246
 904              		.loc 1 485 9 discriminator 1 view .LVU247
 905 002c 0F4B     		ldr	r3, .L81
 906 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 907 0030 002B     		cmp	r3, #0
 908 0032 FBD0     		beq	.L74
 909              		.loc 1 485 27 discriminator 2 view .LVU248
 486:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 910              		.loc 1 486 2 view .LVU249
 911              		.loc 1 486 15 is_stmt 0 view .LVU250
 912 0034 0023     		movs	r3, #0
 913 0036 0D4A     		ldr	r2, .L81
 914 0038 1370     		strb	r3, [r2]
 487:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 915              		.loc 1 487 2 is_stmt 1 view .LVU251
 916              		.loc 1 487 23 is_stmt 0 view .LVU252
 917 003a 0D4A     		ldr	r2, .L81+4
 918 003c 1370     		strb	r3, [r2]
 488:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 919              		.loc 1 488 5 is_stmt 1 view .LVU253
ARM GAS  /tmp/ccBrB8pH.s 			page 26


 920              		.loc 1 488 9 is_stmt 0 view .LVU254
 921 003e 41F28832 		movw	r2, #5000
 922 0042 6946     		mov	r1, sp
 923 0044 0B48     		ldr	r0, .L81+8
 924 0046 FFF7FEFF 		bl	HAL_QSPI_Command
 925              	.LVL48:
 926              		.loc 1 488 8 discriminator 1 view .LVU255
 927 004a 18B1     		cbz	r0, .L79
 489:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 928              		.loc 1 489 16 view .LVU256
 929 004c 0124     		movs	r4, #1
 930              	.LVL49:
 931              	.L75:
 490:Core/Src/z_qflash_W25QXXX.c ****     }
 491:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive_DMA(&FLASH_QSPI_PORT, dataptr) != HAL_OK) { // Receive data
 492:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 493:Core/Src/z_qflash_W25QXXX.c ****     }
 494:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_WaitForDataAvailable(0);
 495:Core/Src/z_qflash_W25QXXX.c **** #else
 496:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 497:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 498:Core/Src/z_qflash_W25QXXX.c ****     }
 499:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive(&FLASH_QSPI_PORT, dataptr, QFLASH_DEF_TIMEOUT) != HAL_OK) { // Receive dat
 500:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 501:Core/Src/z_qflash_W25QXXX.c ****     }
 502:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 503:Core/Src/z_qflash_W25QXXX.c **** 
 504:Core/Src/z_qflash_W25QXXX.c ****     return HAL_OK;
 505:Core/Src/z_qflash_W25QXXX.c **** }
 932              		.loc 1 505 1 view .LVU257
 933 004e 2046     		mov	r0, r4
 934 0050 0EB0     		add	sp, sp, #56
 935              	.LCFI24:
 936              		.cfi_remember_state
 937              		.cfi_def_cfa_offset 8
 938              		@ sp needed
 939 0052 10BD     		pop	{r4, pc}
 940              	.LVL50:
 941              	.L79:
 942              	.LCFI25:
 943              		.cfi_restore_state
 491:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 944              		.loc 1 491 5 is_stmt 1 view .LVU258
 491:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 945              		.loc 1 491 9 is_stmt 0 view .LVU259
 946 0054 2146     		mov	r1, r4
 947 0056 0748     		ldr	r0, .L81+8
 948 0058 FFF7FEFF 		bl	HAL_QSPI_Receive_DMA
 949              	.LVL51:
 491:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 950              		.loc 1 491 8 discriminator 1 view .LVU260
 951 005c 0446     		mov	r4, r0
 952              	.LVL52:
 491:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 953              		.loc 1 491 8 discriminator 1 view .LVU261
 954 005e 08B1     		cbz	r0, .L80
 492:Core/Src/z_qflash_W25QXXX.c ****     }
ARM GAS  /tmp/ccBrB8pH.s 			page 27


 955              		.loc 1 492 13 view .LVU262
 956 0060 0124     		movs	r4, #1
 957 0062 F4E7     		b	.L75
 958              	.L80:
 494:Core/Src/z_qflash_W25QXXX.c **** #else
 959              		.loc 1 494 2 is_stmt 1 view .LVU263
 960 0064 FFF7FEFF 		bl	QFlash_WaitForDataAvailable
 961              	.LVL53:
 504:Core/Src/z_qflash_W25QXXX.c **** }
 962              		.loc 1 504 5 view .LVU264
 504:Core/Src/z_qflash_W25QXXX.c **** }
 963              		.loc 1 504 12 is_stmt 0 view .LVU265
 964 0068 F1E7     		b	.L75
 965              	.L82:
 966 006a 00BF     		.align	2
 967              	.L81:
 968 006c 00000000 		.word	QSpiAvailable
 969 0070 00000000 		.word	QSpiReadDataAvailable
 970 0074 00000000 		.word	hqspi
 971              		.cfi_endproc
 972              	.LFE156:
 974              		.section	.text.QFlash_ReadSR2,"ax",%progbits
 975              		.align	1
 976              		.global	QFlash_ReadSR2
 977              		.syntax unified
 978              		.thumb
 979              		.thumb_func
 981              	QFlash_ReadSR2:
 982              	.LVL54:
 983              	.LFB157:
 506:Core/Src/z_qflash_W25QXXX.c **** 
 507:Core/Src/z_qflash_W25QXXX.c **** 
 508:Core/Src/z_qflash_W25QXXX.c **** 
 509:Core/Src/z_qflash_W25QXXX.c **** 
 510:Core/Src/z_qflash_W25QXXX.c **** 
 511:Core/Src/z_qflash_W25QXXX.c **** /**********************************
 512:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	read STATUS REGISTER 2
 513:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	dataptr	points to a 1 byte registering the SR2 value
 514:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
 515:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_ReadSR2(uint8_t *dataptr){
 984              		.loc 1 515 51 is_stmt 1 view -0
 985              		.cfi_startproc
 986              		@ args = 0, pretend = 0, frame = 56
 987              		@ frame_needed = 0, uses_anonymous_args = 0
 988              		.loc 1 515 51 is_stmt 0 view .LVU267
 989 0000 10B5     		push	{r4, lr}
 990              	.LCFI26:
 991              		.cfi_def_cfa_offset 8
 992              		.cfi_offset 4, -8
 993              		.cfi_offset 14, -4
 994 0002 8EB0     		sub	sp, sp, #56
 995              	.LCFI27:
 996              		.cfi_def_cfa_offset 64
 997 0004 0446     		mov	r4, r0
 516:Core/Src/z_qflash_W25QXXX.c **** 
 517:Core/Src/z_qflash_W25QXXX.c **** QSPI_CommandTypeDef sCommand = {0};
 998              		.loc 1 517 1 is_stmt 1 view .LVU268
ARM GAS  /tmp/ccBrB8pH.s 			page 28


 999              		.loc 1 517 21 is_stmt 0 view .LVU269
 1000 0006 3822     		movs	r2, #56
 1001 0008 0021     		movs	r1, #0
 1002 000a 6846     		mov	r0, sp
 1003              	.LVL55:
 1004              		.loc 1 517 21 view .LVU270
 1005 000c FFF7FEFF 		bl	memset
 1006              	.LVL56:
 518:Core/Src/z_qflash_W25QXXX.c **** 
 519:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 1007              		.loc 1 519 2 is_stmt 1 view .LVU271
 1008 0010 6846     		mov	r0, sp
 1009 0012 FFF7FEFF 		bl	QFlash_DefaultCmd
 1010              	.LVL57:
 520:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_R_SR2;
 1011              		.loc 1 520 2 view .LVU272
 1012              		.loc 1 520 23 is_stmt 0 view .LVU273
 1013 0016 3523     		movs	r3, #53
 1014 0018 0093     		str	r3, [sp]
 521:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_1_LINE;
 1015              		.loc 1 521 5 is_stmt 1 view .LVU274
 1016              		.loc 1 521 25 is_stmt 0 view .LVU275
 1017 001a 4FF08073 		mov	r3, #16777216
 1018 001e 0993     		str	r3, [sp, #36]
 522:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 1019              		.loc 1 522 2 is_stmt 1 view .LVU276
 1020              		.loc 1 522 23 is_stmt 0 view .LVU277
 1021 0020 0023     		movs	r3, #0
 1022 0022 0793     		str	r3, [sp, #28]
 523:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressSize	= QSPI_ADDRESS_NONE;
 1023              		.loc 1 523 2 is_stmt 1 view .LVU278
 1024              		.loc 1 523 23 is_stmt 0 view .LVU279
 1025 0024 0393     		str	r3, [sp, #12]
 524:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= 0x0;
 1026              		.loc 1 524 2 is_stmt 1 view .LVU280
 1027              		.loc 1 524 20 is_stmt 0 view .LVU281
 1028 0026 0193     		str	r3, [sp, #4]
 525:Core/Src/z_qflash_W25QXXX.c ****     sCommand.NbData			= 1;
 1029              		.loc 1 525 5 is_stmt 1 view .LVU282
 1030              		.loc 1 525 23 is_stmt 0 view .LVU283
 1031 0028 0123     		movs	r3, #1
 1032 002a 0A93     		str	r3, [sp, #40]
 526:Core/Src/z_qflash_W25QXXX.c **** 
 527:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 528:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 1033              		.loc 1 528 2 is_stmt 1 view .LVU284
 1034              	.L84:
 1035              		.loc 1 528 26 discriminator 1 view .LVU285
 1036              		.loc 1 528 9 discriminator 1 view .LVU286
 1037 002c 0F4B     		ldr	r3, .L91
 1038 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1039 0030 002B     		cmp	r3, #0
 1040 0032 FBD0     		beq	.L84
 1041              		.loc 1 528 27 discriminator 2 view .LVU287
 529:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 1042              		.loc 1 529 2 view .LVU288
 1043              		.loc 1 529 15 is_stmt 0 view .LVU289
ARM GAS  /tmp/ccBrB8pH.s 			page 29


 1044 0034 0023     		movs	r3, #0
 1045 0036 0D4A     		ldr	r2, .L91
 1046 0038 1370     		strb	r3, [r2]
 530:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 1047              		.loc 1 530 2 is_stmt 1 view .LVU290
 1048              		.loc 1 530 23 is_stmt 0 view .LVU291
 1049 003a 0D4A     		ldr	r2, .L91+4
 1050 003c 1370     		strb	r3, [r2]
 531:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 1051              		.loc 1 531 5 is_stmt 1 view .LVU292
 1052              		.loc 1 531 9 is_stmt 0 view .LVU293
 1053 003e 41F28832 		movw	r2, #5000
 1054 0042 6946     		mov	r1, sp
 1055 0044 0B48     		ldr	r0, .L91+8
 1056 0046 FFF7FEFF 		bl	HAL_QSPI_Command
 1057              	.LVL58:
 1058              		.loc 1 531 8 discriminator 1 view .LVU294
 1059 004a 18B1     		cbz	r0, .L89
 532:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 1060              		.loc 1 532 16 view .LVU295
 1061 004c 0124     		movs	r4, #1
 1062              	.LVL59:
 1063              	.L85:
 533:Core/Src/z_qflash_W25QXXX.c ****     }
 534:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive_DMA(&FLASH_QSPI_PORT, dataptr) != HAL_OK) { // Receive data
 535:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 536:Core/Src/z_qflash_W25QXXX.c ****     }
 537:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_WaitForDataAvailable(0);
 538:Core/Src/z_qflash_W25QXXX.c **** #else
 539:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 540:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 541:Core/Src/z_qflash_W25QXXX.c ****     }
 542:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive(&FLASH_QSPI_PORT, dataptr, QFLASH_DEF_TIMEOUT) != HAL_OK) { // Receive dat
 543:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 544:Core/Src/z_qflash_W25QXXX.c ****     }
 545:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 546:Core/Src/z_qflash_W25QXXX.c **** 
 547:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 548:Core/Src/z_qflash_W25QXXX.c **** }
 1064              		.loc 1 548 1 view .LVU296
 1065 004e 2046     		mov	r0, r4
 1066 0050 0EB0     		add	sp, sp, #56
 1067              	.LCFI28:
 1068              		.cfi_remember_state
 1069              		.cfi_def_cfa_offset 8
 1070              		@ sp needed
 1071 0052 10BD     		pop	{r4, pc}
 1072              	.LVL60:
 1073              	.L89:
 1074              	.LCFI29:
 1075              		.cfi_restore_state
 534:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 1076              		.loc 1 534 5 is_stmt 1 view .LVU297
 534:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 1077              		.loc 1 534 9 is_stmt 0 view .LVU298
 1078 0054 2146     		mov	r1, r4
 1079 0056 0748     		ldr	r0, .L91+8
ARM GAS  /tmp/ccBrB8pH.s 			page 30


 1080 0058 FFF7FEFF 		bl	HAL_QSPI_Receive_DMA
 1081              	.LVL61:
 534:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 1082              		.loc 1 534 8 discriminator 1 view .LVU299
 1083 005c 0446     		mov	r4, r0
 1084              	.LVL62:
 534:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 1085              		.loc 1 534 8 discriminator 1 view .LVU300
 1086 005e 08B1     		cbz	r0, .L90
 535:Core/Src/z_qflash_W25QXXX.c ****     }
 1087              		.loc 1 535 13 view .LVU301
 1088 0060 0124     		movs	r4, #1
 1089 0062 F4E7     		b	.L85
 1090              	.L90:
 537:Core/Src/z_qflash_W25QXXX.c **** #else
 1091              		.loc 1 537 2 is_stmt 1 view .LVU302
 1092 0064 FFF7FEFF 		bl	QFlash_WaitForDataAvailable
 1093              	.LVL63:
 547:Core/Src/z_qflash_W25QXXX.c **** }
 1094              		.loc 1 547 2 view .LVU303
 547:Core/Src/z_qflash_W25QXXX.c **** }
 1095              		.loc 1 547 9 is_stmt 0 view .LVU304
 1096 0068 F1E7     		b	.L85
 1097              	.L92:
 1098 006a 00BF     		.align	2
 1099              	.L91:
 1100 006c 00000000 		.word	QSpiAvailable
 1101 0070 00000000 		.word	QSpiReadDataAvailable
 1102 0074 00000000 		.word	hqspi
 1103              		.cfi_endproc
 1104              	.LFE157:
 1106              		.section	.text.QFlash_ReadSR3,"ax",%progbits
 1107              		.align	1
 1108              		.global	QFlash_ReadSR3
 1109              		.syntax unified
 1110              		.thumb
 1111              		.thumb_func
 1113              	QFlash_ReadSR3:
 1114              	.LVL64:
 1115              	.LFB158:
 549:Core/Src/z_qflash_W25QXXX.c **** 
 550:Core/Src/z_qflash_W25QXXX.c **** 
 551:Core/Src/z_qflash_W25QXXX.c **** 
 552:Core/Src/z_qflash_W25QXXX.c **** 
 553:Core/Src/z_qflash_W25QXXX.c **** 
 554:Core/Src/z_qflash_W25QXXX.c **** /**********************************
 555:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	read STATUS REGISTER 3
 556:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	dataptr	points to a 1 byte registering the SR2 value
 557:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
 558:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_ReadSR3(uint8_t *dataptr){
 1116              		.loc 1 558 51 is_stmt 1 view -0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 56
 1119              		@ frame_needed = 0, uses_anonymous_args = 0
 1120              		.loc 1 558 51 is_stmt 0 view .LVU306
 1121 0000 10B5     		push	{r4, lr}
 1122              	.LCFI30:
ARM GAS  /tmp/ccBrB8pH.s 			page 31


 1123              		.cfi_def_cfa_offset 8
 1124              		.cfi_offset 4, -8
 1125              		.cfi_offset 14, -4
 1126 0002 8EB0     		sub	sp, sp, #56
 1127              	.LCFI31:
 1128              		.cfi_def_cfa_offset 64
 1129 0004 0446     		mov	r4, r0
 559:Core/Src/z_qflash_W25QXXX.c **** QSPI_CommandTypeDef sCommand = {0};
 1130              		.loc 1 559 1 is_stmt 1 view .LVU307
 1131              		.loc 1 559 21 is_stmt 0 view .LVU308
 1132 0006 3822     		movs	r2, #56
 1133 0008 0021     		movs	r1, #0
 1134 000a 6846     		mov	r0, sp
 1135              	.LVL65:
 1136              		.loc 1 559 21 view .LVU309
 1137 000c FFF7FEFF 		bl	memset
 1138              	.LVL66:
 560:Core/Src/z_qflash_W25QXXX.c **** 
 561:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 1139              		.loc 1 561 2 is_stmt 1 view .LVU310
 1140 0010 6846     		mov	r0, sp
 1141 0012 FFF7FEFF 		bl	QFlash_DefaultCmd
 1142              	.LVL67:
 562:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_R_SR3;
 1143              		.loc 1 562 2 view .LVU311
 1144              		.loc 1 562 23 is_stmt 0 view .LVU312
 1145 0016 1523     		movs	r3, #21
 1146 0018 0093     		str	r3, [sp]
 563:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_1_LINE;
 1147              		.loc 1 563 5 is_stmt 1 view .LVU313
 1148              		.loc 1 563 25 is_stmt 0 view .LVU314
 1149 001a 4FF08073 		mov	r3, #16777216
 1150 001e 0993     		str	r3, [sp, #36]
 564:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 1151              		.loc 1 564 2 is_stmt 1 view .LVU315
 1152              		.loc 1 564 23 is_stmt 0 view .LVU316
 1153 0020 0023     		movs	r3, #0
 1154 0022 0793     		str	r3, [sp, #28]
 565:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressSize	= QSPI_ADDRESS_NONE;
 1155              		.loc 1 565 2 is_stmt 1 view .LVU317
 1156              		.loc 1 565 23 is_stmt 0 view .LVU318
 1157 0024 0393     		str	r3, [sp, #12]
 566:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= 0x0;
 1158              		.loc 1 566 2 is_stmt 1 view .LVU319
 1159              		.loc 1 566 20 is_stmt 0 view .LVU320
 1160 0026 0193     		str	r3, [sp, #4]
 567:Core/Src/z_qflash_W25QXXX.c ****     sCommand.NbData			= 1;
 1161              		.loc 1 567 5 is_stmt 1 view .LVU321
 1162              		.loc 1 567 23 is_stmt 0 view .LVU322
 1163 0028 0123     		movs	r3, #1
 1164 002a 0A93     		str	r3, [sp, #40]
 568:Core/Src/z_qflash_W25QXXX.c **** 
 569:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 570:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 1165              		.loc 1 570 2 is_stmt 1 view .LVU323
 1166              	.L94:
 1167              		.loc 1 570 26 discriminator 1 view .LVU324
ARM GAS  /tmp/ccBrB8pH.s 			page 32


 1168              		.loc 1 570 9 discriminator 1 view .LVU325
 1169 002c 0F4B     		ldr	r3, .L101
 1170 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1171 0030 002B     		cmp	r3, #0
 1172 0032 FBD0     		beq	.L94
 1173              		.loc 1 570 27 discriminator 2 view .LVU326
 571:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 1174              		.loc 1 571 2 view .LVU327
 1175              		.loc 1 571 15 is_stmt 0 view .LVU328
 1176 0034 0023     		movs	r3, #0
 1177 0036 0D4A     		ldr	r2, .L101
 1178 0038 1370     		strb	r3, [r2]
 572:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 1179              		.loc 1 572 2 is_stmt 1 view .LVU329
 1180              		.loc 1 572 23 is_stmt 0 view .LVU330
 1181 003a 0D4A     		ldr	r2, .L101+4
 1182 003c 1370     		strb	r3, [r2]
 573:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 1183              		.loc 1 573 5 is_stmt 1 view .LVU331
 1184              		.loc 1 573 9 is_stmt 0 view .LVU332
 1185 003e 41F28832 		movw	r2, #5000
 1186 0042 6946     		mov	r1, sp
 1187 0044 0B48     		ldr	r0, .L101+8
 1188 0046 FFF7FEFF 		bl	HAL_QSPI_Command
 1189              	.LVL68:
 1190              		.loc 1 573 8 discriminator 1 view .LVU333
 1191 004a 18B1     		cbz	r0, .L99
 574:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 1192              		.loc 1 574 16 view .LVU334
 1193 004c 0124     		movs	r4, #1
 1194              	.LVL69:
 1195              	.L95:
 575:Core/Src/z_qflash_W25QXXX.c ****     }
 576:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive_DMA(&FLASH_QSPI_PORT, dataptr) != HAL_OK) { // Receive data
 577:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 578:Core/Src/z_qflash_W25QXXX.c ****     }
 579:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_WaitForDataAvailable(0);
 580:Core/Src/z_qflash_W25QXXX.c **** #else
 581:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 582:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 583:Core/Src/z_qflash_W25QXXX.c ****     }
 584:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive(&FLASH_QSPI_PORT, dataptr, QFLASH_DEF_TIMEOUT) != HAL_OK) { // Receive dat
 585:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 586:Core/Src/z_qflash_W25QXXX.c ****     }
 587:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 588:Core/Src/z_qflash_W25QXXX.c **** 
 589:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 590:Core/Src/z_qflash_W25QXXX.c **** }
 1196              		.loc 1 590 1 view .LVU335
 1197 004e 2046     		mov	r0, r4
 1198 0050 0EB0     		add	sp, sp, #56
 1199              	.LCFI32:
 1200              		.cfi_remember_state
 1201              		.cfi_def_cfa_offset 8
 1202              		@ sp needed
 1203 0052 10BD     		pop	{r4, pc}
 1204              	.LVL70:
ARM GAS  /tmp/ccBrB8pH.s 			page 33


 1205              	.L99:
 1206              	.LCFI33:
 1207              		.cfi_restore_state
 576:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 1208              		.loc 1 576 5 is_stmt 1 view .LVU336
 576:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 1209              		.loc 1 576 9 is_stmt 0 view .LVU337
 1210 0054 2146     		mov	r1, r4
 1211 0056 0748     		ldr	r0, .L101+8
 1212 0058 FFF7FEFF 		bl	HAL_QSPI_Receive_DMA
 1213              	.LVL71:
 576:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 1214              		.loc 1 576 8 discriminator 1 view .LVU338
 1215 005c 0446     		mov	r4, r0
 1216              	.LVL72:
 576:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 1217              		.loc 1 576 8 discriminator 1 view .LVU339
 1218 005e 08B1     		cbz	r0, .L100
 577:Core/Src/z_qflash_W25QXXX.c ****     }
 1219              		.loc 1 577 13 view .LVU340
 1220 0060 0124     		movs	r4, #1
 1221 0062 F4E7     		b	.L95
 1222              	.L100:
 579:Core/Src/z_qflash_W25QXXX.c **** #else
 1223              		.loc 1 579 2 is_stmt 1 view .LVU341
 1224 0064 FFF7FEFF 		bl	QFlash_WaitForDataAvailable
 1225              	.LVL73:
 589:Core/Src/z_qflash_W25QXXX.c **** }
 1226              		.loc 1 589 2 view .LVU342
 589:Core/Src/z_qflash_W25QXXX.c **** }
 1227              		.loc 1 589 9 is_stmt 0 view .LVU343
 1228 0068 F1E7     		b	.L95
 1229              	.L102:
 1230 006a 00BF     		.align	2
 1231              	.L101:
 1232 006c 00000000 		.word	QSpiAvailable
 1233 0070 00000000 		.word	QSpiReadDataAvailable
 1234 0074 00000000 		.word	hqspi
 1235              		.cfi_endproc
 1236              	.LFE158:
 1238              		.section	.text.QFlash_CheckSR1,"ax",%progbits
 1239              		.align	1
 1240              		.global	QFlash_CheckSR1
 1241              		.syntax unified
 1242              		.thumb
 1243              		.thumb_func
 1245              	QFlash_CheckSR1:
 1246              	.LFB161:
 591:Core/Src/z_qflash_W25QXXX.c **** 
 592:Core/Src/z_qflash_W25QXXX.c **** 
 593:Core/Src/z_qflash_W25QXXX.c **** 
 594:Core/Src/z_qflash_W25QXXX.c **** 
 595:Core/Src/z_qflash_W25QXXX.c **** 
 596:Core/Src/z_qflash_W25QXXX.c **** 
 597:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef  QFlash_WriteSR2(uint8_t data){
 598:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 599:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 34


 600:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 601:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 602:Core/Src/z_qflash_W25QXXX.c **** 
 603:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 604:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_W_SR2;
 605:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode 		= QSPI_DATA_1_LINE;
 606:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 607:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressSize	= QSPI_ADDRESS_NONE;
 608:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= 0x0;
 609:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData			= 1;
 610:Core/Src/z_qflash_W25QXXX.c **** 
 611:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 612:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 613:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 614:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 615:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 616:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 617:Core/Src/z_qflash_W25QXXX.c **** 	}
 618:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Transmit_DMA(&FLASH_QSPI_PORT, &data) != HAL_OK) { // Receive data
 619:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 620:Core/Src/z_qflash_W25QXXX.c **** 	}
 621:Core/Src/z_qflash_W25QXXX.c **** #else
 622:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 623:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 624:Core/Src/z_qflash_W25QXXX.c **** 	}
 625:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Transmit(&FLASH_QSPI_PORT, &data, QFLASH_DEF_TIMEOUT) != HAL_OK) {
 626:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 627:Core/Src/z_qflash_W25QXXX.c **** 	}
 628:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 629:Core/Src/z_qflash_W25QXXX.c **** 
 630:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_WaitForWritingComplete();
 631:Core/Src/z_qflash_W25QXXX.c **** 
 632:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 633:Core/Src/z_qflash_W25QXXX.c **** }
 634:Core/Src/z_qflash_W25QXXX.c **** 
 635:Core/Src/z_qflash_W25QXXX.c **** 
 636:Core/Src/z_qflash_W25QXXX.c **** 
 637:Core/Src/z_qflash_W25QXXX.c **** 
 638:Core/Src/z_qflash_W25QXXX.c **** 
 639:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef  QFlash_WriteSR3(uint8_t data){
 640:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 641:Core/Src/z_qflash_W25QXXX.c **** 
 642:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 643:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 644:Core/Src/z_qflash_W25QXXX.c **** 
 645:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 646:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_W_SR3;
 647:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode 		= QSPI_DATA_1_LINE;
 648:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 649:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressSize	= QSPI_ADDRESS_NONE;
 650:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= 0x0;
 651:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData			= 1;
 652:Core/Src/z_qflash_W25QXXX.c **** 
 653:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_QDMA_MODE
 654:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 655:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 656:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
ARM GAS  /tmp/ccBrB8pH.s 			page 35


 657:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 658:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 659:Core/Src/z_qflash_W25QXXX.c **** 	}
 660:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Transmit_DMA(&FLASH_QSPI_PORT, &data) != HAL_OK) { // Receive data
 661:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 662:Core/Src/z_qflash_W25QXXX.c **** 	}
 663:Core/Src/z_qflash_W25QXXX.c **** #else
 664:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 665:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 666:Core/Src/z_qflash_W25QXXX.c **** 	}
 667:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Transmit(&FLASH_QSPI_PORT, &data, QFLASH_DEF_TIMEOUT) != HAL_OK) { // Receive data
 668:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 669:Core/Src/z_qflash_W25QXXX.c **** 	}
 670:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 671:Core/Src/z_qflash_W25QXXX.c **** 
 672:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_WaitForWritingComplete();
 673:Core/Src/z_qflash_W25QXXX.c **** 
 674:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 675:Core/Src/z_qflash_W25QXXX.c **** }
 676:Core/Src/z_qflash_W25QXXX.c **** 
 677:Core/Src/z_qflash_W25QXXX.c **** 
 678:Core/Src/z_qflash_W25QXXX.c **** 
 679:Core/Src/z_qflash_W25QXXX.c **** 
 680:Core/Src/z_qflash_W25QXXX.c **** 
 681:Core/Src/z_qflash_W25QXXX.c **** 
 682:Core/Src/z_qflash_W25QXXX.c **** /*********************************
 683:Core/Src/z_qflash_W25QXXX.c ****  * just a funcion testing Status
 684:Core/Src/z_qflash_W25QXXX.c ****  * Register 1 reading
 685:Core/Src/z_qflash_W25QXXX.c ****  * It verifies flash is not busy and
 686:Core/Src/z_qflash_W25QXXX.c ****  * not write-enabled
 687:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
 688:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_CheckSR1() {
 1247              		.loc 1 688 37 is_stmt 1 view -0
 1248              		.cfi_startproc
 1249              		@ args = 0, pretend = 0, frame = 8
 1250              		@ frame_needed = 0, uses_anonymous_args = 0
 1251 0000 00B5     		push	{lr}
 1252              	.LCFI34:
 1253              		.cfi_def_cfa_offset 4
 1254              		.cfi_offset 14, -4
 1255 0002 83B0     		sub	sp, sp, #12
 1256              	.LCFI35:
 1257              		.cfi_def_cfa_offset 16
 689:Core/Src/z_qflash_W25QXXX.c **** 	HAL_StatusTypeDef result = HAL_OK;
 1258              		.loc 1 689 2 view .LVU345
 1259              	.LVL74:
 690:Core/Src/z_qflash_W25QXXX.c **** 	uint8_t sr;
 1260              		.loc 1 690 2 view .LVU346
 691:Core/Src/z_qflash_W25QXXX.c **** 
 692:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_ReadSR1(&sr);
 1261              		.loc 1 692 2 view .LVU347
 1262 0004 0DF10700 		add	r0, sp, #7
 1263 0008 FFF7FEFF 		bl	QFlash_ReadSR1
 1264              	.LVL75:
 693:Core/Src/z_qflash_W25QXXX.c **** 
 694:Core/Src/z_qflash_W25QXXX.c **** //bitwise test of the SR1 content
 695:Core/Src/z_qflash_W25QXXX.c **** 	if (!((sr & 1)==0)) {  //why flash is busy? It shouldn't
ARM GAS  /tmp/ccBrB8pH.s 			page 36


 1265              		.loc 1 695 2 view .LVU348
 1266              		.loc 1 695 12 is_stmt 0 view .LVU349
 1267 000c 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 1268              		.loc 1 695 5 view .LVU350
 1269 0010 10F0010F 		tst	r0, #1
 1270 0014 12D1     		bne	.L105
 696:Core/Src/z_qflash_W25QXXX.c **** 		result=HAL_ERROR;
 697:Core/Src/z_qflash_W25QXXX.c **** 	} else if (!((sr & 2)==0)) {  //if write_enabled, disable it
 1271              		.loc 1 697 9 is_stmt 1 view .LVU351
 1272              		.loc 1 697 12 is_stmt 0 view .LVU352
 1273 0016 10F00200 		ands	r0, r0, #2
 1274 001a 10D0     		beq	.L104
 698:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_WriteDisable();
 1275              		.loc 1 698 3 is_stmt 1 view .LVU353
 1276 001c FFF7FEFF 		bl	QFlash_WriteDisable
 1277              	.LVL76:
 699:Core/Src/z_qflash_W25QXXX.c **** 		HAL_Delay(1);
 1278              		.loc 1 699 3 view .LVU354
 1279 0020 0120     		movs	r0, #1
 1280 0022 FFF7FEFF 		bl	HAL_Delay
 1281              	.LVL77:
 700:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_ReadSR1(&sr);
 1282              		.loc 1 700 3 view .LVU355
 1283 0026 0DF10700 		add	r0, sp, #7
 1284 002a FFF7FEFF 		bl	QFlash_ReadSR1
 1285              	.LVL78:
 701:Core/Src/z_qflash_W25QXXX.c **** 		if (!((sr & 2)==0)){ //why flash is still writeable? It shouldn't
 1286              		.loc 1 701 3 view .LVU356
 1287              		.loc 1 701 13 is_stmt 0 view .LVU357
 1288 002e 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 1289              		.loc 1 701 6 view .LVU358
 1290 0032 10F00200 		ands	r0, r0, #2
 1291 0036 02D0     		beq	.L104
 702:Core/Src/z_qflash_W25QXXX.c **** 			result=HAL_ERROR;
 1292              		.loc 1 702 10 view .LVU359
 1293 0038 0120     		movs	r0, #1
 1294 003a 00E0     		b	.L104
 1295              	.L105:
 696:Core/Src/z_qflash_W25QXXX.c **** 	} else if (!((sr & 2)==0)) {  //if write_enabled, disable it
 1296              		.loc 1 696 9 view .LVU360
 1297 003c 0120     		movs	r0, #1
 1298              	.L104:
 1299              	.LVL79:
 703:Core/Src/z_qflash_W25QXXX.c **** 		}
 704:Core/Src/z_qflash_W25QXXX.c **** 	}
 705:Core/Src/z_qflash_W25QXXX.c **** 	return result;
 1300              		.loc 1 705 2 is_stmt 1 view .LVU361
 706:Core/Src/z_qflash_W25QXXX.c **** }
 1301              		.loc 1 706 1 is_stmt 0 view .LVU362
 1302 003e 03B0     		add	sp, sp, #12
 1303              	.LCFI36:
 1304              		.cfi_def_cfa_offset 4
 1305              		@ sp needed
 1306 0040 5DF804FB 		ldr	pc, [sp], #4
 1307              		.cfi_endproc
 1308              	.LFE161:
 1310              		.section	.text.QFlash_WaitForWritingComplete,"ax",%progbits
ARM GAS  /tmp/ccBrB8pH.s 			page 37


 1311              		.align	1
 1312              		.global	QFlash_WaitForWritingComplete
 1313              		.syntax unified
 1314              		.thumb
 1315              		.thumb_func
 1317              	QFlash_WaitForWritingComplete:
 1318              	.LFB162:
 707:Core/Src/z_qflash_W25QXXX.c **** 
 708:Core/Src/z_qflash_W25QXXX.c **** 
 709:Core/Src/z_qflash_W25QXXX.c **** 
 710:Core/Src/z_qflash_W25QXXX.c **** 
 711:Core/Src/z_qflash_W25QXXX.c **** 
 712:Core/Src/z_qflash_W25QXXX.c **** 
 713:Core/Src/z_qflash_W25QXXX.c **** 
 714:Core/Src/z_qflash_W25QXXX.c **** 
 715:Core/Src/z_qflash_W25QXXX.c **** 
 716:Core/Src/z_qflash_W25QXXX.c **** 
 717:Core/Src/z_qflash_W25QXXX.c **** 
 718:Core/Src/z_qflash_W25QXXX.c **** 
 719:Core/Src/z_qflash_W25QXXX.c **** 
 720:Core/Src/z_qflash_W25QXXX.c **** /**************************
 721:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	keeps looping inside this function until "BUSY" bit in SR1 register
 722:Core/Src/z_qflash_W25QXXX.c ****  * 			becomes 0, meaning that the runnin data operation (writing or erasing)
 723:Core/Src/z_qflash_W25QXXX.c ****  * 			on the chip, ended
 724:Core/Src/z_qflash_W25QXXX.c ****  **************************/
 725:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_WaitForWritingComplete(){
 1319              		.loc 1 725 50 is_stmt 1 view -0
 1320              		.cfi_startproc
 1321              		@ args = 0, pretend = 0, frame = 80
 1322              		@ frame_needed = 0, uses_anonymous_args = 0
 1323 0000 00B5     		push	{lr}
 1324              	.LCFI37:
 1325              		.cfi_def_cfa_offset 4
 1326              		.cfi_offset 14, -4
 1327 0002 95B0     		sub	sp, sp, #84
 1328              	.LCFI38:
 1329              		.cfi_def_cfa_offset 88
 726:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 1330              		.loc 1 726 2 view .LVU364
 1331              		.loc 1 726 22 is_stmt 0 view .LVU365
 1332 0004 3822     		movs	r2, #56
 1333 0006 0021     		movs	r1, #0
 1334 0008 06A8     		add	r0, sp, #24
 1335 000a FFF7FEFF 		bl	memset
 1336              	.LVL80:
 727:Core/Src/z_qflash_W25QXXX.c **** 
 728:Core/Src/z_qflash_W25QXXX.c **** 
 729:Core/Src/z_qflash_W25QXXX.c **** /* using HAL_QSPI_AutoPolling()*/
 730:Core/Src/z_qflash_W25QXXX.c **** 
 731:Core/Src/z_qflash_W25QXXX.c **** QSPI_AutoPollingTypeDef sConfig;
 1337              		.loc 1 731 1 is_stmt 1 view .LVU366
 732:Core/Src/z_qflash_W25QXXX.c **** 
 733:Core/Src/z_qflash_W25QXXX.c **** QFlash_DefaultCmd(&sCommand);
 1338              		.loc 1 733 1 view .LVU367
 1339 000e 06A8     		add	r0, sp, #24
 1340 0010 FFF7FEFF 		bl	QFlash_DefaultCmd
 1341              	.LVL81:
ARM GAS  /tmp/ccBrB8pH.s 			page 38


 734:Core/Src/z_qflash_W25QXXX.c ****     sCommand.Instruction = W25_R_SR1;
 1342              		.loc 1 734 5 view .LVU368
 1343              		.loc 1 734 26 is_stmt 0 view .LVU369
 1344 0014 0523     		movs	r3, #5
 1345 0016 0693     		str	r3, [sp, #24]
 735:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressMode = QSPI_ADDRESS_NONE;
 1346              		.loc 1 735 5 is_stmt 1 view .LVU370
 1347              		.loc 1 735 26 is_stmt 0 view .LVU371
 1348 0018 0023     		movs	r3, #0
 1349 001a 0D93     		str	r3, [sp, #52]
 736:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode = QSPI_DATA_1_LINE;
 1350              		.loc 1 736 5 is_stmt 1 view .LVU372
 1351              		.loc 1 736 23 is_stmt 0 view .LVU373
 1352 001c 4FF08072 		mov	r2, #16777216
 1353 0020 0F92     		str	r2, [sp, #60]
 737:Core/Src/z_qflash_W25QXXX.c **** 
 738:Core/Src/z_qflash_W25QXXX.c ****     sConfig.Mask = SR1_BIT_BSY;
 1354              		.loc 1 738 5 is_stmt 1 view .LVU374
 1355              		.loc 1 738 18 is_stmt 0 view .LVU375
 1356 0022 0122     		movs	r2, #1
 1357 0024 0192     		str	r2, [sp, #4]
 739:Core/Src/z_qflash_W25QXXX.c ****     sConfig.Match = 0;
 1358              		.loc 1 739 5 is_stmt 1 view .LVU376
 1359              		.loc 1 739 19 is_stmt 0 view .LVU377
 1360 0026 0093     		str	r3, [sp]
 740:Core/Src/z_qflash_W25QXXX.c ****     sConfig.MatchMode = QSPI_MATCH_MODE_AND;
 1361              		.loc 1 740 5 is_stmt 1 view .LVU378
 1362              		.loc 1 740 23 is_stmt 0 view .LVU379
 1363 0028 0493     		str	r3, [sp, #16]
 741:Core/Src/z_qflash_W25QXXX.c ****     sConfig.StatusBytesSize = 1;
 1364              		.loc 1 741 5 is_stmt 1 view .LVU380
 1365              		.loc 1 741 29 is_stmt 0 view .LVU381
 1366 002a 0392     		str	r2, [sp, #12]
 742:Core/Src/z_qflash_W25QXXX.c ****     sConfig.Interval = 0x10;
 1367              		.loc 1 742 5 is_stmt 1 view .LVU382
 1368              		.loc 1 742 22 is_stmt 0 view .LVU383
 1369 002c 1023     		movs	r3, #16
 1370 002e 0293     		str	r3, [sp, #8]
 743:Core/Src/z_qflash_W25QXXX.c ****     sConfig.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 1371              		.loc 1 743 5 is_stmt 1 view .LVU384
 1372              		.loc 1 743 27 is_stmt 0 view .LVU385
 1373 0030 4FF48003 		mov	r3, #4194304
 1374 0034 0593     		str	r3, [sp, #20]
 744:Core/Src/z_qflash_W25QXXX.c **** 
 745:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 746:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 1375              		.loc 1 746 2 is_stmt 1 view .LVU386
 1376              	.L109:
 1377              		.loc 1 746 26 discriminator 1 view .LVU387
 1378              		.loc 1 746 9 discriminator 1 view .LVU388
 1379 0036 084B     		ldr	r3, .L114
 1380 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1381 003a 002B     		cmp	r3, #0
 1382 003c FBD0     		beq	.L109
 1383              		.loc 1 746 27 discriminator 2 view .LVU389
 747:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 748:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 39


 749:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_AutoPolling(&FLASH_QSPI_PORT, &sCommand, &sConfig, QFLASH_BSY_TIMEOUT) != HAL_OK) 
 1384              		.loc 1 749 5 view .LVU390
 1385              		.loc 1 749 9 is_stmt 0 view .LVU391
 1386 003e 074B     		ldr	r3, .L114+4
 1387 0040 6A46     		mov	r2, sp
 1388 0042 06A9     		add	r1, sp, #24
 1389 0044 0648     		ldr	r0, .L114+8
 1390 0046 FFF7FEFF 		bl	HAL_QSPI_AutoPolling
 1391              	.LVL82:
 1392              		.loc 1 749 8 discriminator 1 view .LVU392
 1393 004a 10B9     		cbnz	r0, .L113
 1394              	.L110:
 750:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 751:Core/Src/z_qflash_W25QXXX.c ****     }
 752:Core/Src/z_qflash_W25QXXX.c **** 
 753:Core/Src/z_qflash_W25QXXX.c **** /* alternative implementation "SPI style"
 754:Core/Src/z_qflash_W25QXXX.c ****  * looping, directly  reading Status Register 1
 755:Core/Src/z_qflash_W25QXXX.c ****  * until Busy flag resets
 756:Core/Src/z_qflash_W25QXXX.c ****  * (k just count loops)
 757:Core/Src/z_qflash_W25QXXX.c ****  */
 758:Core/Src/z_qflash_W25QXXX.c **** /*
 759:Core/Src/z_qflash_W25QXXX.c **** 	uint8_t sr;
 760:Core/Src/z_qflash_W25QXXX.c ****     uint32_t k=0;
 761:Core/Src/z_qflash_W25QXXX.c **** 	do {
 762:Core/Src/z_qflash_W25QXXX.c **** 		sr=QFlash_ReadSR1();
 763:Core/Src/z_qflash_W25QXXX.c **** 		sr=(sr & 1);
 764:Core/Src/z_qflash_W25QXXX.c **** 		k+=1;
 765:Core/Src/z_qflash_W25QXXX.c **** 	}	while (sr);
 766:Core/Src/z_qflash_W25QXXX.c **** 
 767:Core/Src/z_qflash_W25QXXX.c **** */
 768:Core/Src/z_qflash_W25QXXX.c **** 
 769:Core/Src/z_qflash_W25QXXX.c ****     return HAL_OK;
 770:Core/Src/z_qflash_W25QXXX.c **** 
 771:Core/Src/z_qflash_W25QXXX.c **** }
 1395              		.loc 1 771 1 view .LVU393
 1396 004c 15B0     		add	sp, sp, #84
 1397              	.LCFI39:
 1398              		.cfi_remember_state
 1399              		.cfi_def_cfa_offset 4
 1400              		@ sp needed
 1401 004e 5DF804FB 		ldr	pc, [sp], #4
 1402              	.L113:
 1403              	.LCFI40:
 1404              		.cfi_restore_state
 750:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 1405              		.loc 1 750 16 view .LVU394
 1406 0052 0120     		movs	r0, #1
 1407 0054 FAE7     		b	.L110
 1408              	.L115:
 1409 0056 00BF     		.align	2
 1410              	.L114:
 1411 0058 00000000 		.word	QSpiAvailable
 1412 005c A0860100 		.word	100000
 1413 0060 00000000 		.word	hqspi
 1414              		.cfi_endproc
 1415              	.LFE162:
 1417              		.section	.text.QFlash_WriteSR2,"ax",%progbits
ARM GAS  /tmp/ccBrB8pH.s 			page 40


 1418              		.align	1
 1419              		.global	QFlash_WriteSR2
 1420              		.syntax unified
 1421              		.thumb
 1422              		.thumb_func
 1424              	QFlash_WriteSR2:
 1425              	.LVL83:
 1426              	.LFB159:
 597:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 1427              		.loc 1 597 49 is_stmt 1 view -0
 1428              		.cfi_startproc
 1429              		@ args = 0, pretend = 0, frame = 64
 1430              		@ frame_needed = 0, uses_anonymous_args = 0
 597:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 1431              		.loc 1 597 49 is_stmt 0 view .LVU396
 1432 0000 10B5     		push	{r4, lr}
 1433              	.LCFI41:
 1434              		.cfi_def_cfa_offset 8
 1435              		.cfi_offset 4, -8
 1436              		.cfi_offset 14, -4
 1437 0002 90B0     		sub	sp, sp, #64
 1438              	.LCFI42:
 1439              		.cfi_def_cfa_offset 72
 1440 0004 8DF80700 		strb	r0, [sp, #7]
 598:Core/Src/z_qflash_W25QXXX.c **** 
 1441              		.loc 1 598 2 is_stmt 1 view .LVU397
 598:Core/Src/z_qflash_W25QXXX.c **** 
 1442              		.loc 1 598 22 is_stmt 0 view .LVU398
 1443 0008 3822     		movs	r2, #56
 1444 000a 0021     		movs	r1, #0
 1445 000c 02A8     		add	r0, sp, #8
 1446              	.LVL84:
 598:Core/Src/z_qflash_W25QXXX.c **** 
 1447              		.loc 1 598 22 view .LVU399
 1448 000e FFF7FEFF 		bl	memset
 1449              	.LVL85:
 600:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1450              		.loc 1 600 2 is_stmt 1 view .LVU400
 600:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1451              		.loc 1 600 6 is_stmt 0 view .LVU401
 1452 0012 FFF7FEFF 		bl	QFlash_WriteEnable
 1453              	.LVL86:
 600:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1454              		.loc 1 600 5 discriminator 1 view .LVU402
 1455 0016 18B1     		cbz	r0, .L123
 601:Core/Src/z_qflash_W25QXXX.c **** 
 1456              		.loc 1 601 10 view .LVU403
 1457 0018 0124     		movs	r4, #1
 1458              	.L117:
 633:Core/Src/z_qflash_W25QXXX.c **** 
 1459              		.loc 1 633 1 view .LVU404
 1460 001a 2046     		mov	r0, r4
 1461 001c 10B0     		add	sp, sp, #64
 1462              	.LCFI43:
 1463              		.cfi_remember_state
 1464              		.cfi_def_cfa_offset 8
 1465              		@ sp needed
ARM GAS  /tmp/ccBrB8pH.s 			page 41


 1466 001e 10BD     		pop	{r4, pc}
 1467              	.L123:
 1468              	.LCFI44:
 1469              		.cfi_restore_state
 603:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_W_SR2;
 1470              		.loc 1 603 2 is_stmt 1 view .LVU405
 1471 0020 02A8     		add	r0, sp, #8
 1472 0022 FFF7FEFF 		bl	QFlash_DefaultCmd
 1473              	.LVL87:
 604:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode 		= QSPI_DATA_1_LINE;
 1474              		.loc 1 604 2 view .LVU406
 604:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode 		= QSPI_DATA_1_LINE;
 1475              		.loc 1 604 23 is_stmt 0 view .LVU407
 1476 0026 3123     		movs	r3, #49
 1477 0028 0293     		str	r3, [sp, #8]
 605:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 1478              		.loc 1 605 2 is_stmt 1 view .LVU408
 605:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 1479              		.loc 1 605 22 is_stmt 0 view .LVU409
 1480 002a 4FF08073 		mov	r3, #16777216
 1481 002e 0B93     		str	r3, [sp, #44]
 606:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressSize	= QSPI_ADDRESS_NONE;
 1482              		.loc 1 606 2 is_stmt 1 view .LVU410
 606:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressSize	= QSPI_ADDRESS_NONE;
 1483              		.loc 1 606 23 is_stmt 0 view .LVU411
 1484 0030 0023     		movs	r3, #0
 1485 0032 0993     		str	r3, [sp, #36]
 607:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= 0x0;
 1486              		.loc 1 607 2 is_stmt 1 view .LVU412
 607:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= 0x0;
 1487              		.loc 1 607 23 is_stmt 0 view .LVU413
 1488 0034 0593     		str	r3, [sp, #20]
 608:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData			= 1;
 1489              		.loc 1 608 2 is_stmt 1 view .LVU414
 608:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData			= 1;
 1490              		.loc 1 608 20 is_stmt 0 view .LVU415
 1491 0036 0393     		str	r3, [sp, #12]
 609:Core/Src/z_qflash_W25QXXX.c **** 
 1492              		.loc 1 609 2 is_stmt 1 view .LVU416
 609:Core/Src/z_qflash_W25QXXX.c **** 
 1493              		.loc 1 609 20 is_stmt 0 view .LVU417
 1494 0038 0123     		movs	r3, #1
 1495 003a 0C93     		str	r3, [sp, #48]
 612:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 1496              		.loc 1 612 2 is_stmt 1 view .LVU418
 1497              	.L118:
 612:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 1498              		.loc 1 612 26 discriminator 1 view .LVU419
 612:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 1499              		.loc 1 612 9 discriminator 1 view .LVU420
 1500 003c 0E4B     		ldr	r3, .L126
 1501 003e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1502 0040 002B     		cmp	r3, #0
 1503 0042 FBD0     		beq	.L118
 612:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 1504              		.loc 1 612 27 discriminator 2 view .LVU421
 613:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
ARM GAS  /tmp/ccBrB8pH.s 			page 42


 1505              		.loc 1 613 2 view .LVU422
 613:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 1506              		.loc 1 613 15 is_stmt 0 view .LVU423
 1507 0044 0023     		movs	r3, #0
 1508 0046 0C4A     		ldr	r2, .L126
 1509 0048 1370     		strb	r3, [r2]
 614:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 1510              		.loc 1 614 2 is_stmt 1 view .LVU424
 614:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 1511              		.loc 1 614 23 is_stmt 0 view .LVU425
 1512 004a 0C4A     		ldr	r2, .L126+4
 1513 004c 1370     		strb	r3, [r2]
 615:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1514              		.loc 1 615 2 is_stmt 1 view .LVU426
 615:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1515              		.loc 1 615 6 is_stmt 0 view .LVU427
 1516 004e 41F28832 		movw	r2, #5000
 1517 0052 02A9     		add	r1, sp, #8
 1518 0054 0A48     		ldr	r0, .L126+8
 1519 0056 FFF7FEFF 		bl	HAL_QSPI_Command
 1520              	.LVL88:
 615:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1521              		.loc 1 615 5 discriminator 1 view .LVU428
 1522 005a 08B1     		cbz	r0, .L124
 616:Core/Src/z_qflash_W25QXXX.c **** 	}
 1523              		.loc 1 616 10 view .LVU429
 1524 005c 0124     		movs	r4, #1
 1525 005e DCE7     		b	.L117
 1526              	.L124:
 618:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1527              		.loc 1 618 2 is_stmt 1 view .LVU430
 618:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1528              		.loc 1 618 6 is_stmt 0 view .LVU431
 1529 0060 0DF10701 		add	r1, sp, #7
 1530 0064 0648     		ldr	r0, .L126+8
 1531 0066 FFF7FEFF 		bl	HAL_QSPI_Transmit_DMA
 1532              	.LVL89:
 618:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1533              		.loc 1 618 5 discriminator 1 view .LVU432
 1534 006a 0446     		mov	r4, r0
 1535 006c 08B1     		cbz	r0, .L125
 619:Core/Src/z_qflash_W25QXXX.c **** 	}
 1536              		.loc 1 619 10 view .LVU433
 1537 006e 0124     		movs	r4, #1
 1538 0070 D3E7     		b	.L117
 1539              	.L125:
 630:Core/Src/z_qflash_W25QXXX.c **** 
 1540              		.loc 1 630 2 is_stmt 1 view .LVU434
 1541 0072 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 1542              	.LVL90:
 632:Core/Src/z_qflash_W25QXXX.c **** }
 1543              		.loc 1 632 2 view .LVU435
 632:Core/Src/z_qflash_W25QXXX.c **** }
 1544              		.loc 1 632 9 is_stmt 0 view .LVU436
 1545 0076 D0E7     		b	.L117
 1546              	.L127:
 1547              		.align	2
ARM GAS  /tmp/ccBrB8pH.s 			page 43


 1548              	.L126:
 1549 0078 00000000 		.word	QSpiAvailable
 1550 007c 00000000 		.word	QSpiReadDataAvailable
 1551 0080 00000000 		.word	hqspi
 1552              		.cfi_endproc
 1553              	.LFE159:
 1555              		.section	.text.QFlash_WriteSR3,"ax",%progbits
 1556              		.align	1
 1557              		.global	QFlash_WriteSR3
 1558              		.syntax unified
 1559              		.thumb
 1560              		.thumb_func
 1562              	QFlash_WriteSR3:
 1563              	.LVL91:
 1564              	.LFB160:
 639:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 1565              		.loc 1 639 49 is_stmt 1 view -0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 64
 1568              		@ frame_needed = 0, uses_anonymous_args = 0
 639:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 1569              		.loc 1 639 49 is_stmt 0 view .LVU438
 1570 0000 10B5     		push	{r4, lr}
 1571              	.LCFI45:
 1572              		.cfi_def_cfa_offset 8
 1573              		.cfi_offset 4, -8
 1574              		.cfi_offset 14, -4
 1575 0002 90B0     		sub	sp, sp, #64
 1576              	.LCFI46:
 1577              		.cfi_def_cfa_offset 72
 1578 0004 8DF80700 		strb	r0, [sp, #7]
 640:Core/Src/z_qflash_W25QXXX.c **** 
 1579              		.loc 1 640 2 is_stmt 1 view .LVU439
 640:Core/Src/z_qflash_W25QXXX.c **** 
 1580              		.loc 1 640 22 is_stmt 0 view .LVU440
 1581 0008 3822     		movs	r2, #56
 1582 000a 0021     		movs	r1, #0
 1583 000c 02A8     		add	r0, sp, #8
 1584              	.LVL92:
 640:Core/Src/z_qflash_W25QXXX.c **** 
 1585              		.loc 1 640 22 view .LVU441
 1586 000e FFF7FEFF 		bl	memset
 1587              	.LVL93:
 642:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1588              		.loc 1 642 2 is_stmt 1 view .LVU442
 642:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1589              		.loc 1 642 6 is_stmt 0 view .LVU443
 1590 0012 FFF7FEFF 		bl	QFlash_WriteEnable
 1591              	.LVL94:
 642:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1592              		.loc 1 642 5 discriminator 1 view .LVU444
 1593 0016 18B1     		cbz	r0, .L134
 643:Core/Src/z_qflash_W25QXXX.c **** 
 1594              		.loc 1 643 10 view .LVU445
 1595 0018 0124     		movs	r4, #1
 1596              	.L129:
 675:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 44


 1597              		.loc 1 675 1 view .LVU446
 1598 001a 2046     		mov	r0, r4
 1599 001c 10B0     		add	sp, sp, #64
 1600              	.LCFI47:
 1601              		.cfi_remember_state
 1602              		.cfi_def_cfa_offset 8
 1603              		@ sp needed
 1604 001e 10BD     		pop	{r4, pc}
 1605              	.L134:
 1606              	.LCFI48:
 1607              		.cfi_restore_state
 645:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_W_SR3;
 1608              		.loc 1 645 2 is_stmt 1 view .LVU447
 1609 0020 02A8     		add	r0, sp, #8
 1610 0022 FFF7FEFF 		bl	QFlash_DefaultCmd
 1611              	.LVL95:
 646:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode 		= QSPI_DATA_1_LINE;
 1612              		.loc 1 646 2 view .LVU448
 646:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.DataMode 		= QSPI_DATA_1_LINE;
 1613              		.loc 1 646 23 is_stmt 0 view .LVU449
 1614 0026 1123     		movs	r3, #17
 1615 0028 0293     		str	r3, [sp, #8]
 647:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 1616              		.loc 1 647 2 is_stmt 1 view .LVU450
 647:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 1617              		.loc 1 647 22 is_stmt 0 view .LVU451
 1618 002a 4FF08073 		mov	r3, #16777216
 1619 002e 0B93     		str	r3, [sp, #44]
 648:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressSize	= QSPI_ADDRESS_NONE;
 1620              		.loc 1 648 2 is_stmt 1 view .LVU452
 648:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressSize	= QSPI_ADDRESS_NONE;
 1621              		.loc 1 648 23 is_stmt 0 view .LVU453
 1622 0030 0023     		movs	r3, #0
 1623 0032 0993     		str	r3, [sp, #36]
 649:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= 0x0;
 1624              		.loc 1 649 2 is_stmt 1 view .LVU454
 649:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= 0x0;
 1625              		.loc 1 649 23 is_stmt 0 view .LVU455
 1626 0034 0593     		str	r3, [sp, #20]
 650:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData			= 1;
 1627              		.loc 1 650 2 is_stmt 1 view .LVU456
 650:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData			= 1;
 1628              		.loc 1 650 20 is_stmt 0 view .LVU457
 1629 0036 0393     		str	r3, [sp, #12]
 651:Core/Src/z_qflash_W25QXXX.c **** 
 1630              		.loc 1 651 2 is_stmt 1 view .LVU458
 651:Core/Src/z_qflash_W25QXXX.c **** 
 1631              		.loc 1 651 20 is_stmt 0 view .LVU459
 1632 0038 0123     		movs	r3, #1
 1633 003a 0C93     		str	r3, [sp, #48]
 664:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1634              		.loc 1 664 2 is_stmt 1 view .LVU460
 664:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1635              		.loc 1 664 6 is_stmt 0 view .LVU461
 1636 003c 41F28832 		movw	r2, #5000
 1637 0040 02A9     		add	r1, sp, #8
 1638 0042 0A48     		ldr	r0, .L137
ARM GAS  /tmp/ccBrB8pH.s 			page 45


 1639 0044 FFF7FEFF 		bl	HAL_QSPI_Command
 1640              	.LVL96:
 664:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1641              		.loc 1 664 5 discriminator 1 view .LVU462
 1642 0048 08B1     		cbz	r0, .L135
 665:Core/Src/z_qflash_W25QXXX.c **** 	}
 1643              		.loc 1 665 10 view .LVU463
 1644 004a 0124     		movs	r4, #1
 1645 004c E5E7     		b	.L129
 1646              	.L135:
 667:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1647              		.loc 1 667 2 is_stmt 1 view .LVU464
 667:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1648              		.loc 1 667 6 is_stmt 0 view .LVU465
 1649 004e 41F28832 		movw	r2, #5000
 1650 0052 0DF10701 		add	r1, sp, #7
 1651 0056 0548     		ldr	r0, .L137
 1652 0058 FFF7FEFF 		bl	HAL_QSPI_Transmit
 1653              	.LVL97:
 667:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1654              		.loc 1 667 5 discriminator 1 view .LVU466
 1655 005c 0446     		mov	r4, r0
 1656 005e 08B1     		cbz	r0, .L136
 668:Core/Src/z_qflash_W25QXXX.c **** 	}
 1657              		.loc 1 668 10 view .LVU467
 1658 0060 0124     		movs	r4, #1
 1659 0062 DAE7     		b	.L129
 1660              	.L136:
 672:Core/Src/z_qflash_W25QXXX.c **** 
 1661              		.loc 1 672 2 is_stmt 1 view .LVU468
 1662 0064 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 1663              	.LVL98:
 674:Core/Src/z_qflash_W25QXXX.c **** }
 1664              		.loc 1 674 2 view .LVU469
 674:Core/Src/z_qflash_W25QXXX.c **** }
 1665              		.loc 1 674 9 is_stmt 0 view .LVU470
 1666 0068 D7E7     		b	.L129
 1667              	.L138:
 1668 006a 00BF     		.align	2
 1669              	.L137:
 1670 006c 00000000 		.word	hqspi
 1671              		.cfi_endproc
 1672              	.LFE160:
 1674              		.section	.text.QFlash_SErase4k,"ax",%progbits
 1675              		.align	1
 1676              		.global	QFlash_SErase4k
 1677              		.syntax unified
 1678              		.thumb
 1679              		.thumb_func
 1681              	QFlash_SErase4k:
 1682              	.LVL99:
 1683              	.LFB165:
 772:Core/Src/z_qflash_W25QXXX.c **** 
 773:Core/Src/z_qflash_W25QXXX.c **** 
 774:Core/Src/z_qflash_W25QXXX.c **** 
 775:Core/Src/z_qflash_W25QXXX.c **** 
 776:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 46


 777:Core/Src/z_qflash_W25QXXX.c **** 
 778:Core/Src/z_qflash_W25QXXX.c **** 
 779:Core/Src/z_qflash_W25QXXX.c **** /***********************************************************************
 780:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	it writes into a single FLASH page
 781:Core/Src/z_qflash_W25QXXX.c ****  * 			function doesn't check for the BUSY flag in SR1
 782:Core/Src/z_qflash_W25QXXX.c ****  * 			function doesn't check for the EEPROM writing enabled
 783:Core/Src/z_qflash_W25QXXX.c ****  * 			function doesn't wait for the writing complete
 784:Core/Src/z_qflash_W25QXXX.c ****  * 			function doesn't check for the EEPROM page boundary override
 785:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	addr		EEPROM address to start writing
 786:Core/Src/z_qflash_W25QXXX.c ****  *  		data		buffer containing data to write into EEPROM
 787:Core/Src/z_qflash_W25QXXX.c ****  * 			dataSize	number of bytes to write
 788:Core/Src/z_qflash_W25QXXX.c ****  ***********************************************************************/
 789:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_WriteASinglePage(uint32_t addr, uint8_t* dataptr, uint16_t dataSize){
 790:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 791:Core/Src/z_qflash_W25QXXX.c **** 
 792:Core/Src/z_qflash_W25QXXX.c **** 	// Select chip
 793:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_ChipSelect();
 794:Core/Src/z_qflash_W25QXXX.c **** 
 795:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 796:Core/Src/z_qflash_W25QXXX.c **** 	if (!dataSize) {
 797:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_ChipDeselect();
 798:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_OK;
 799:Core/Src/z_qflash_W25QXXX.c **** 	}
 800:Core/Src/z_qflash_W25QXXX.c **** 
 801:Core/Src/z_qflash_W25QXXX.c ****     sCommand.Instruction	= QFLASH_WRITE_COMMAND;
 802:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_1_LINE;
 803:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QFLASH_WDATA_MODE;
 804:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData			= dataSize;
 805:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= addr;
 806:Core/Src/z_qflash_W25QXXX.c **** 
 807:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 808:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 809:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 810:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 811:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 812:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 813:Core/Src/z_qflash_W25QXXX.c ****     }
 814:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Transmit_DMA(&FLASH_QSPI_PORT, dataptr) != HAL_OK) { // Receive data
 815:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 816:Core/Src/z_qflash_W25QXXX.c ****     }
 817:Core/Src/z_qflash_W25QXXX.c **** #else
 818:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 819:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 820:Core/Src/z_qflash_W25QXXX.c ****     }
 821:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Transmit(&FLASH_QSPI_PORT, dataptr, QFLASH_DEF_TIMEOUT) != HAL_OK) { // Receive da
 822:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 823:Core/Src/z_qflash_W25QXXX.c ****     }
 824:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 825:Core/Src/z_qflash_W25QXXX.c ****     
 826:Core/Src/z_qflash_W25QXXX.c ****     QFlash_ChipDeselect();
 827:Core/Src/z_qflash_W25QXXX.c ****     
 828:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 829:Core/Src/z_qflash_W25QXXX.c **** }
 830:Core/Src/z_qflash_W25QXXX.c **** 
 831:Core/Src/z_qflash_W25QXXX.c **** 
 832:Core/Src/z_qflash_W25QXXX.c **** 
 833:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 47


 834:Core/Src/z_qflash_W25QXXX.c **** /**********************************************************************
 835:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	function writing into EEPROM
 836:Core/Src/z_qflash_W25QXXX.c ****  * 			Handling "write enable" commands
 837:Core/Src/z_qflash_W25QXXX.c ****  * 			It splits (if needed) received data into the single pages,
 838:Core/Src/z_qflash_W25QXXX.c ****  * 			lounching writing sessions for each page
 839:Core/Src/z_qflash_W25QXXX.c ****  * 			and waiting the writing complete each time
 840:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	addr		EEPROM address to start writing
 841:Core/Src/z_qflash_W25QXXX.c ****  *  		data		buffer containing data to write into EEPROM
 842:Core/Src/z_qflash_W25QXXX.c ****  * 			dataSize	number of bytes to write
 843:Core/Src/z_qflash_W25QXXX.c ****  ***********************************************************************/
 844:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef  QFlash_Write(uint32_t addr, uint8_t* data, uint32_t dataSize){
 845:Core/Src/z_qflash_W25QXXX.c **** uint32_t quota;
 846:Core/Src/z_qflash_W25QXXX.c **** uint32_t inpage_addr;
 847:Core/Src/z_qflash_W25QXXX.c **** 
 848:Core/Src/z_qflash_W25QXXX.c **** 	// Select chip
 849:Core/Src/z_qflash_W25QXXX.c **** 	// QFlash_ChipSelect();
 850:Core/Src/z_qflash_W25QXXX.c **** 
 851:Core/Src/z_qflash_W25QXXX.c **** 	if (dataSize==0) {
 852:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_ChipDeselect();
 853:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_OK;
 854:Core/Src/z_qflash_W25QXXX.c **** 	}
 855:Core/Src/z_qflash_W25QXXX.c **** 
 856:Core/Src/z_qflash_W25QXXX.c **** 	// quota is the data size transferred until now
 857:Core/Src/z_qflash_W25QXXX.c **** 	quota=0;
 858:Core/Src/z_qflash_W25QXXX.c **** 
 859:Core/Src/z_qflash_W25QXXX.c **** 	// define the starting write position inside the first Flash page to write...
 860:Core/Src/z_qflash_W25QXXX.c **** 	inpage_addr=addr & (EXT_FLASH_PAGE_SIZE-1);
 861:Core/Src/z_qflash_W25QXXX.c **** 
 862:Core/Src/z_qflash_W25QXXX.c **** 	// ... so I can detect if more than 1 Flash page has still to be written
 863:Core/Src/z_qflash_W25QXXX.c **** 	while ((dataSize-quota+inpage_addr)>EXT_FLASH_PAGE_SIZE){
 864:Core/Src/z_qflash_W25QXXX.c **** 	//loop here, writing separate flash pages...
 865:Core/Src/z_qflash_W25QXXX.c **** 
 866:Core/Src/z_qflash_W25QXXX.c **** 		if (QFlash_WriteEnable())
 867:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 868:Core/Src/z_qflash_W25QXXX.c **** 		if (QFlash_WriteASinglePage(addr+quota,data+quota,EXT_FLASH_PAGE_SIZE-inpage_addr))
 869:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 870:Core/Src/z_qflash_W25QXXX.c **** 
 871:Core/Src/z_qflash_W25QXXX.c **** 		quota+=(EXT_FLASH_PAGE_SIZE-inpage_addr);
 872:Core/Src/z_qflash_W25QXXX.c **** 		// having aligned data to page border on the first writing
 873:Core/Src/z_qflash_W25QXXX.c **** 		// next writings start from 0 position inside a page
 874:Core/Src/z_qflash_W25QXXX.c **** 		inpage_addr=0;
 875:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_WaitForWritingComplete();
 876:Core/Src/z_qflash_W25QXXX.c **** 	}
 877:Core/Src/z_qflash_W25QXXX.c **** 							// now just write the last Flash page...
 878:Core/Src/z_qflash_W25QXXX.c **** 	if (dataSize-quota) {	// ... if any
 879:Core/Src/z_qflash_W25QXXX.c **** 
 880:Core/Src/z_qflash_W25QXXX.c **** 		if (QFlash_WriteEnable())
 881:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 882:Core/Src/z_qflash_W25QXXX.c **** 		if (QFlash_WriteASinglePage(addr+quota,data+quota,dataSize-quota))
 883:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 884:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_WaitForWritingComplete();
 885:Core/Src/z_qflash_W25QXXX.c **** 	}
 886:Core/Src/z_qflash_W25QXXX.c ****     
 887:Core/Src/z_qflash_W25QXXX.c ****     // QFlash_ChipDeselect();
 888:Core/Src/z_qflash_W25QXXX.c ****     
 889:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 890:Core/Src/z_qflash_W25QXXX.c **** }
ARM GAS  /tmp/ccBrB8pH.s 			page 48


 891:Core/Src/z_qflash_W25QXXX.c **** 
 892:Core/Src/z_qflash_W25QXXX.c **** 
 893:Core/Src/z_qflash_W25QXXX.c **** 
 894:Core/Src/z_qflash_W25QXXX.c **** 
 895:Core/Src/z_qflash_W25QXXX.c **** /**********************************
 896:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Erase to 0XFF all bytes in a 4k block
 897:Core/Src/z_qflash_W25QXXX.c ****  * 			4k block bounary is 0x1000, that means:
 898:Core/Src/z_qflash_W25QXXX.c ****  * 			0x1000, 0x2000, 0x3000, ...
 899:Core/Src/z_qflash_W25QXXX.c ****  * 			waiting the writing complete in each page
 900:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	addr	starting erase address
 901:Core/Src/z_qflash_W25QXXX.c ****  * 					(it must be a 4k sector boundary)
 902:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
 903:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef  QFlash_SErase4k(uint32_t addr){
 1684              		.loc 1 903 50 is_stmt 1 view -0
 1685              		.cfi_startproc
 1686              		@ args = 0, pretend = 0, frame = 56
 1687              		@ frame_needed = 0, uses_anonymous_args = 0
 1688              		.loc 1 903 50 is_stmt 0 view .LVU472
 1689 0000 10B5     		push	{r4, lr}
 1690              	.LCFI49:
 1691              		.cfi_def_cfa_offset 8
 1692              		.cfi_offset 4, -8
 1693              		.cfi_offset 14, -4
 1694 0002 8EB0     		sub	sp, sp, #56
 1695              	.LCFI50:
 1696              		.cfi_def_cfa_offset 64
 1697 0004 0446     		mov	r4, r0
 904:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 1698              		.loc 1 904 2 is_stmt 1 view .LVU473
 1699              		.loc 1 904 22 is_stmt 0 view .LVU474
 1700 0006 3822     		movs	r2, #56
 1701 0008 0021     		movs	r1, #0
 1702 000a 6846     		mov	r0, sp
 1703              	.LVL100:
 1704              		.loc 1 904 22 view .LVU475
 1705 000c FFF7FEFF 		bl	memset
 1706              	.LVL101:
 905:Core/Src/z_qflash_W25QXXX.c **** 
 906:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 1707              		.loc 1 906 2 is_stmt 1 view .LVU476
 1708 0010 6846     		mov	r0, sp
 1709 0012 FFF7FEFF 		bl	QFlash_DefaultCmd
 1710              	.LVL102:
 907:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WaitForWritingComplete())
 1711              		.loc 1 907 2 view .LVU477
 1712              		.loc 1 907 6 is_stmt 0 view .LVU478
 1713 0016 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 1714              	.LVL103:
 1715              		.loc 1 907 5 discriminator 1 view .LVU479
 1716 001a 10B1     		cbz	r0, .L147
 908:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1717              		.loc 1 908 10 view .LVU480
 1718 001c 0120     		movs	r0, #1
 1719              	.L140:
 909:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 910:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 911:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_S_ERASE4K;
ARM GAS  /tmp/ccBrB8pH.s 			page 49


 912:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 913:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode 	= QSPI_ADDRESS_1_LINE;
 914:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData 		= 0;
 915:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address 		= addr;
 916:Core/Src/z_qflash_W25QXXX.c **** 
 917:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 918:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 919:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 920:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 921:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 922:Core/Src/z_qflash_W25QXXX.c ****     }
 923:Core/Src/z_qflash_W25QXXX.c **** 
 924:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WaitForWritingComplete())
 925:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 926:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 927:Core/Src/z_qflash_W25QXXX.c **** }
 1720              		.loc 1 927 1 view .LVU481
 1721 001e 0EB0     		add	sp, sp, #56
 1722              	.LCFI51:
 1723              		.cfi_remember_state
 1724              		.cfi_def_cfa_offset 8
 1725              		@ sp needed
 1726 0020 10BD     		pop	{r4, pc}
 1727              	.LVL104:
 1728              	.L147:
 1729              	.LCFI52:
 1730              		.cfi_restore_state
 909:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 1731              		.loc 1 909 2 is_stmt 1 view .LVU482
 909:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 1732              		.loc 1 909 6 is_stmt 0 view .LVU483
 1733 0022 FFF7FEFF 		bl	QFlash_WriteEnable
 1734              	.LVL105:
 909:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 1735              		.loc 1 909 5 discriminator 1 view .LVU484
 1736 0026 D8B9     		cbnz	r0, .L143
 911:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 1737              		.loc 1 911 2 is_stmt 1 view .LVU485
 911:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 1738              		.loc 1 911 23 is_stmt 0 view .LVU486
 1739 0028 2023     		movs	r3, #32
 1740 002a 0093     		str	r3, [sp]
 912:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode 	= QSPI_ADDRESS_1_LINE;
 1741              		.loc 1 912 5 is_stmt 1 view .LVU487
 912:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode 	= QSPI_ADDRESS_1_LINE;
 1742              		.loc 1 912 25 is_stmt 0 view .LVU488
 1743 002c 0023     		movs	r3, #0
 1744 002e 0993     		str	r3, [sp, #36]
 913:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData 		= 0;
 1745              		.loc 1 913 2 is_stmt 1 view .LVU489
 913:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData 		= 0;
 1746              		.loc 1 913 24 is_stmt 0 view .LVU490
 1747 0030 4FF48062 		mov	r2, #1024
 1748 0034 0792     		str	r2, [sp, #28]
 914:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address 		= addr;
 1749              		.loc 1 914 2 is_stmt 1 view .LVU491
 914:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address 		= addr;
ARM GAS  /tmp/ccBrB8pH.s 			page 50


 1750              		.loc 1 914 20 is_stmt 0 view .LVU492
 1751 0036 0A93     		str	r3, [sp, #40]
 915:Core/Src/z_qflash_W25QXXX.c **** 
 1752              		.loc 1 915 2 is_stmt 1 view .LVU493
 915:Core/Src/z_qflash_W25QXXX.c **** 
 1753              		.loc 1 915 21 is_stmt 0 view .LVU494
 1754 0038 0194     		str	r4, [sp, #4]
 918:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 1755              		.loc 1 918 2 is_stmt 1 view .LVU495
 1756              	.L141:
 918:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 1757              		.loc 1 918 26 discriminator 1 view .LVU496
 918:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 1758              		.loc 1 918 9 discriminator 1 view .LVU497
 1759 003a 0A4B     		ldr	r3, .L149
 1760 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1761 003e 002B     		cmp	r3, #0
 1762 0040 FBD0     		beq	.L141
 918:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 1763              		.loc 1 918 27 discriminator 2 view .LVU498
 920:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 1764              		.loc 1 920 5 view .LVU499
 920:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 1765              		.loc 1 920 9 is_stmt 0 view .LVU500
 1766 0042 41F28832 		movw	r2, #5000
 1767 0046 6946     		mov	r1, sp
 1768 0048 0748     		ldr	r0, .L149+4
 1769 004a FFF7FEFF 		bl	HAL_QSPI_Command
 1770              	.LVL106:
 920:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 1771              		.loc 1 920 8 discriminator 1 view .LVU501
 1772 004e 08B1     		cbz	r0, .L148
 921:Core/Src/z_qflash_W25QXXX.c ****     }
 1773              		.loc 1 921 16 view .LVU502
 1774 0050 0120     		movs	r0, #1
 1775 0052 E4E7     		b	.L140
 1776              	.L148:
 924:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1777              		.loc 1 924 2 is_stmt 1 view .LVU503
 924:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1778              		.loc 1 924 6 is_stmt 0 view .LVU504
 1779 0054 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 1780              	.LVL107:
 924:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1781              		.loc 1 924 5 discriminator 1 view .LVU505
 1782 0058 0028     		cmp	r0, #0
 1783 005a E0D0     		beq	.L140
 925:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 1784              		.loc 1 925 10 view .LVU506
 1785 005c 0120     		movs	r0, #1
 1786 005e DEE7     		b	.L140
 1787              	.L143:
 910:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_S_ERASE4K;
 1788              		.loc 1 910 10 view .LVU507
 1789 0060 0120     		movs	r0, #1
 1790 0062 DCE7     		b	.L140
 1791              	.L150:
ARM GAS  /tmp/ccBrB8pH.s 			page 51


 1792              		.align	2
 1793              	.L149:
 1794 0064 00000000 		.word	QSpiAvailable
 1795 0068 00000000 		.word	hqspi
 1796              		.cfi_endproc
 1797              	.LFE165:
 1799              		.section	.text.QFlash_BErase32k,"ax",%progbits
 1800              		.align	1
 1801              		.global	QFlash_BErase32k
 1802              		.syntax unified
 1803              		.thumb
 1804              		.thumb_func
 1806              	QFlash_BErase32k:
 1807              	.LVL108:
 1808              	.LFB166:
 928:Core/Src/z_qflash_W25QXXX.c **** 
 929:Core/Src/z_qflash_W25QXXX.c **** 
 930:Core/Src/z_qflash_W25QXXX.c **** 
 931:Core/Src/z_qflash_W25QXXX.c **** 
 932:Core/Src/z_qflash_W25QXXX.c **** /**********************************
 933:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Erase to 0XFF all bytes in a 32k block
 934:Core/Src/z_qflash_W25QXXX.c ****  * 			32k block bounary is 0x08000, that means:
 935:Core/Src/z_qflash_W25QXXX.c ****  * 			0x008000, 0x010000, 0x018000, ...
 936:Core/Src/z_qflash_W25QXXX.c ****  * 			waiting the writing complete in each page
 937:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	addr	starting erase address
 938:Core/Src/z_qflash_W25QXXX.c ****  * 					(it must be a 32k block boundary)
 939:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
 940:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef  QFlash_BErase32k(uint32_t addr){
 1809              		.loc 1 940 51 is_stmt 1 view -0
 1810              		.cfi_startproc
 1811              		@ args = 0, pretend = 0, frame = 56
 1812              		@ frame_needed = 0, uses_anonymous_args = 0
 1813              		.loc 1 940 51 is_stmt 0 view .LVU509
 1814 0000 10B5     		push	{r4, lr}
 1815              	.LCFI53:
 1816              		.cfi_def_cfa_offset 8
 1817              		.cfi_offset 4, -8
 1818              		.cfi_offset 14, -4
 1819 0002 8EB0     		sub	sp, sp, #56
 1820              	.LCFI54:
 1821              		.cfi_def_cfa_offset 64
 1822 0004 0446     		mov	r4, r0
 941:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 1823              		.loc 1 941 2 is_stmt 1 view .LVU510
 1824              		.loc 1 941 22 is_stmt 0 view .LVU511
 1825 0006 3822     		movs	r2, #56
 1826 0008 0021     		movs	r1, #0
 1827 000a 6846     		mov	r0, sp
 1828              	.LVL109:
 1829              		.loc 1 941 22 view .LVU512
 1830 000c FFF7FEFF 		bl	memset
 1831              	.LVL110:
 942:Core/Src/z_qflash_W25QXXX.c **** 
 943:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 1832              		.loc 1 943 2 is_stmt 1 view .LVU513
 1833 0010 6846     		mov	r0, sp
 1834 0012 FFF7FEFF 		bl	QFlash_DefaultCmd
ARM GAS  /tmp/ccBrB8pH.s 			page 52


 1835              	.LVL111:
 944:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WaitForWritingComplete())
 1836              		.loc 1 944 2 view .LVU514
 1837              		.loc 1 944 6 is_stmt 0 view .LVU515
 1838 0016 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 1839              	.LVL112:
 1840              		.loc 1 944 5 discriminator 1 view .LVU516
 1841 001a 10B1     		cbz	r0, .L159
 945:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1842              		.loc 1 945 10 view .LVU517
 1843 001c 0120     		movs	r0, #1
 1844              	.L152:
 946:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 947:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 948:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_B_ERASE32K;
 949:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 950:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode 	= QSPI_ADDRESS_1_LINE;
 951:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData 		= 0;
 952:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address 		= addr;
 953:Core/Src/z_qflash_W25QXXX.c **** 
 954:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 955:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 956:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 957:Core/Src/z_qflash_W25QXXX.c **** 
 958:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 959:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 960:Core/Src/z_qflash_W25QXXX.c ****     }
 961:Core/Src/z_qflash_W25QXXX.c **** 
 962:Core/Src/z_qflash_W25QXXX.c ****     if (QFlash_WaitForWritingComplete())
 963:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 964:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 965:Core/Src/z_qflash_W25QXXX.c **** }
 1845              		.loc 1 965 1 view .LVU518
 1846 001e 0EB0     		add	sp, sp, #56
 1847              	.LCFI55:
 1848              		.cfi_remember_state
 1849              		.cfi_def_cfa_offset 8
 1850              		@ sp needed
 1851 0020 10BD     		pop	{r4, pc}
 1852              	.LVL113:
 1853              	.L159:
 1854              	.LCFI56:
 1855              		.cfi_restore_state
 946:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 1856              		.loc 1 946 2 is_stmt 1 view .LVU519
 946:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 1857              		.loc 1 946 6 is_stmt 0 view .LVU520
 1858 0022 FFF7FEFF 		bl	QFlash_WriteEnable
 1859              	.LVL114:
 946:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 1860              		.loc 1 946 5 discriminator 1 view .LVU521
 1861 0026 D8B9     		cbnz	r0, .L155
 948:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 1862              		.loc 1 948 2 is_stmt 1 view .LVU522
 948:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 1863              		.loc 1 948 23 is_stmt 0 view .LVU523
 1864 0028 5223     		movs	r3, #82
ARM GAS  /tmp/ccBrB8pH.s 			page 53


 1865 002a 0093     		str	r3, [sp]
 949:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode 	= QSPI_ADDRESS_1_LINE;
 1866              		.loc 1 949 5 is_stmt 1 view .LVU524
 949:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode 	= QSPI_ADDRESS_1_LINE;
 1867              		.loc 1 949 25 is_stmt 0 view .LVU525
 1868 002c 0023     		movs	r3, #0
 1869 002e 0993     		str	r3, [sp, #36]
 950:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData 		= 0;
 1870              		.loc 1 950 2 is_stmt 1 view .LVU526
 950:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData 		= 0;
 1871              		.loc 1 950 24 is_stmt 0 view .LVU527
 1872 0030 4FF48062 		mov	r2, #1024
 1873 0034 0792     		str	r2, [sp, #28]
 951:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address 		= addr;
 1874              		.loc 1 951 2 is_stmt 1 view .LVU528
 951:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address 		= addr;
 1875              		.loc 1 951 20 is_stmt 0 view .LVU529
 1876 0036 0A93     		str	r3, [sp, #40]
 952:Core/Src/z_qflash_W25QXXX.c **** 
 1877              		.loc 1 952 2 is_stmt 1 view .LVU530
 952:Core/Src/z_qflash_W25QXXX.c **** 
 1878              		.loc 1 952 21 is_stmt 0 view .LVU531
 1879 0038 0194     		str	r4, [sp, #4]
 955:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 1880              		.loc 1 955 2 is_stmt 1 view .LVU532
 1881              	.L153:
 955:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 1882              		.loc 1 955 26 discriminator 1 view .LVU533
 955:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 1883              		.loc 1 955 9 discriminator 1 view .LVU534
 1884 003a 0A4B     		ldr	r3, .L161
 1885 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1886 003e 002B     		cmp	r3, #0
 1887 0040 FBD0     		beq	.L153
 955:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 1888              		.loc 1 955 27 discriminator 2 view .LVU535
 958:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 1889              		.loc 1 958 2 view .LVU536
 958:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 1890              		.loc 1 958 6 is_stmt 0 view .LVU537
 1891 0042 41F28832 		movw	r2, #5000
 1892 0046 6946     		mov	r1, sp
 1893 0048 0748     		ldr	r0, .L161+4
 1894 004a FFF7FEFF 		bl	HAL_QSPI_Command
 1895              	.LVL115:
 958:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 1896              		.loc 1 958 5 discriminator 1 view .LVU538
 1897 004e 08B1     		cbz	r0, .L160
 959:Core/Src/z_qflash_W25QXXX.c ****     }
 1898              		.loc 1 959 16 view .LVU539
 1899 0050 0120     		movs	r0, #1
 1900 0052 E4E7     		b	.L152
 1901              	.L160:
 962:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1902              		.loc 1 962 5 is_stmt 1 view .LVU540
 962:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1903              		.loc 1 962 9 is_stmt 0 view .LVU541
ARM GAS  /tmp/ccBrB8pH.s 			page 54


 1904 0054 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 1905              	.LVL116:
 962:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 1906              		.loc 1 962 8 discriminator 1 view .LVU542
 1907 0058 0028     		cmp	r0, #0
 1908 005a E0D0     		beq	.L152
 963:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 1909              		.loc 1 963 10 view .LVU543
 1910 005c 0120     		movs	r0, #1
 1911 005e DEE7     		b	.L152
 1912              	.L155:
 947:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_B_ERASE32K;
 1913              		.loc 1 947 10 view .LVU544
 1914 0060 0120     		movs	r0, #1
 1915 0062 DCE7     		b	.L152
 1916              	.L162:
 1917              		.align	2
 1918              	.L161:
 1919 0064 00000000 		.word	QSpiAvailable
 1920 0068 00000000 		.word	hqspi
 1921              		.cfi_endproc
 1922              	.LFE166:
 1924              		.section	.text.QFlash_PowerDown,"ax",%progbits
 1925              		.align	1
 1926              		.global	QFlash_PowerDown
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1931              	QFlash_PowerDown:
 1932              	.LFB169:
 966:Core/Src/z_qflash_W25QXXX.c **** 
 967:Core/Src/z_qflash_W25QXXX.c **** 
 968:Core/Src/z_qflash_W25QXXX.c **** 
 969:Core/Src/z_qflash_W25QXXX.c **** 
 970:Core/Src/z_qflash_W25QXXX.c **** 
 971:Core/Src/z_qflash_W25QXXX.c **** /**********************************
 972:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Erase to 0XFF all bytes in a 64k block
 973:Core/Src/z_qflash_W25QXXX.c ****  * 			64k block bounary is 0x08000, that means:
 974:Core/Src/z_qflash_W25QXXX.c ****  * 			0x010000, 0x020000, 0x030000, ...
 975:Core/Src/z_qflash_W25QXXX.c ****  * 			waiting the writing complete in each page
 976:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	addr	starting erase address
 977:Core/Src/z_qflash_W25QXXX.c ****  * 					(it must be a 64k block boundary)
 978:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
 979:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_BErase64k(uint32_t addr){
 980:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 981:Core/Src/z_qflash_W25QXXX.c **** 
 982:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_ChipSelect();
 983:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 984:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WaitForWritingComplete())
 985:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 986:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 987:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 988:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_B_ERASE64K;
 989:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 990:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode 	= QSPI_ADDRESS_1_LINE;
 991:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData 		= 0;
 992:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address 		= addr;
ARM GAS  /tmp/ccBrB8pH.s 			page 55


 993:Core/Src/z_qflash_W25QXXX.c **** 
 994:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
 995:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 996:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 997:Core/Src/z_qflash_W25QXXX.c **** 
 998:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 999:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
1000:Core/Src/z_qflash_W25QXXX.c ****     }
1001:Core/Src/z_qflash_W25QXXX.c **** 
1002:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WaitForWritingComplete())
1003:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
1004:Core/Src/z_qflash_W25QXXX.c **** 
1005:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_ChipDeselect();
1006:Core/Src/z_qflash_W25QXXX.c **** 
1007:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
1008:Core/Src/z_qflash_W25QXXX.c **** }
1009:Core/Src/z_qflash_W25QXXX.c **** 
1010:Core/Src/z_qflash_W25QXXX.c **** 
1011:Core/Src/z_qflash_W25QXXX.c **** 
1012:Core/Src/z_qflash_W25QXXX.c **** 
1013:Core/Src/z_qflash_W25QXXX.c **** /**********************************
1014:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Full chip erase to 0XFF
1015:Core/Src/z_qflash_W25QXXX.c ****  * 			Chip Erase may need up to 100s
1016:Core/Src/z_qflash_W25QXXX.c ****  * 			(typ. 20s)
1017:Core/Src/z_qflash_W25QXXX.c ****  * 			waiting the writing complete in each page
1018:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
1019:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_ChipErase(){
1020:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
1021:Core/Src/z_qflash_W25QXXX.c **** 
1022:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_ChipSelect();
1023:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
1024:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WaitForWritingComplete())
1025:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
1026:Core/Src/z_qflash_W25QXXX.c **** 
1027:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
1028:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
1029:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_CH_ERASE;
1030:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
1031:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressMode	= QSPI_ADDRESS_NONE;
1032:Core/Src/z_qflash_W25QXXX.c **** 
1033:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
1034:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
1035:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
1036:Core/Src/z_qflash_W25QXXX.c **** 
1037:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
1038:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
1039:Core/Src/z_qflash_W25QXXX.c ****     }
1040:Core/Src/z_qflash_W25QXXX.c **** 
1041:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WaitForWritingComplete())
1042:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
1043:Core/Src/z_qflash_W25QXXX.c **** 
1044:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_ChipDeselect();
1045:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
1046:Core/Src/z_qflash_W25QXXX.c **** }
1047:Core/Src/z_qflash_W25QXXX.c **** 
1048:Core/Src/z_qflash_W25QXXX.c **** 
1049:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 56


1050:Core/Src/z_qflash_W25QXXX.c **** 
1051:Core/Src/z_qflash_W25QXXX.c **** 
1052:Core/Src/z_qflash_W25QXXX.c **** /**********************************
1053:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Initiates a powerdown
1054:Core/Src/z_qflash_W25QXXX.c ****  * 			after a powerDown only accepted a porweUp command
1055:Core/Src/z_qflash_W25QXXX.c ****  * 			opwerDown operation is 3us long
1056:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
1057:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_PowerDown(){
 1933              		.loc 1 1057 37 is_stmt 1 view -0
 1934              		.cfi_startproc
 1935              		@ args = 0, pretend = 0, frame = 56
 1936              		@ frame_needed = 0, uses_anonymous_args = 0
 1937 0000 00B5     		push	{lr}
 1938              	.LCFI57:
 1939              		.cfi_def_cfa_offset 4
 1940              		.cfi_offset 14, -4
 1941 0002 8FB0     		sub	sp, sp, #60
 1942              	.LCFI58:
 1943              		.cfi_def_cfa_offset 64
1058:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 1944              		.loc 1 1058 2 view .LVU546
 1945              		.loc 1 1058 22 is_stmt 0 view .LVU547
 1946 0004 3822     		movs	r2, #56
 1947 0006 0021     		movs	r1, #0
 1948 0008 6846     		mov	r0, sp
 1949 000a FFF7FEFF 		bl	memset
 1950              	.LVL117:
1059:Core/Src/z_qflash_W25QXXX.c **** 
1060:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 1951              		.loc 1 1060 2 is_stmt 1 view .LVU548
 1952 000e 6846     		mov	r0, sp
 1953 0010 FFF7FEFF 		bl	QFlash_DefaultCmd
 1954              	.LVL118:
1061:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WaitForWritingComplete())
 1955              		.loc 1 1061 2 view .LVU549
 1956              		.loc 1 1061 6 is_stmt 0 view .LVU550
 1957 0014 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 1958              	.LVL119:
 1959              		.loc 1 1061 5 discriminator 1 view .LVU551
 1960 0018 90B9     		cbnz	r0, .L166
1062:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
1063:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_POWERDOWN;
 1961              		.loc 1 1063 2 is_stmt 1 view .LVU552
 1962              		.loc 1 1063 23 is_stmt 0 view .LVU553
 1963 001a B923     		movs	r3, #185
 1964 001c 0093     		str	r3, [sp]
1064:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 1965              		.loc 1 1064 5 is_stmt 1 view .LVU554
 1966              		.loc 1 1064 25 is_stmt 0 view .LVU555
 1967 001e 0023     		movs	r3, #0
 1968 0020 0993     		str	r3, [sp, #36]
1065:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 1969              		.loc 1 1065 5 is_stmt 1 view .LVU556
 1970              		.loc 1 1065 26 is_stmt 0 view .LVU557
 1971 0022 0793     		str	r3, [sp, #28]
1066:Core/Src/z_qflash_W25QXXX.c **** 
1067:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
ARM GAS  /tmp/ccBrB8pH.s 			page 57


1068:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 1972              		.loc 1 1068 2 is_stmt 1 view .LVU558
 1973              	.L165:
 1974              		.loc 1 1068 26 discriminator 1 view .LVU559
 1975              		.loc 1 1068 9 discriminator 1 view .LVU560
 1976 0024 084B     		ldr	r3, .L170
 1977 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1978 0028 002B     		cmp	r3, #0
 1979 002a FBD0     		beq	.L165
 1980              		.loc 1 1068 27 discriminator 2 view .LVU561
1069:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
1070:Core/Src/z_qflash_W25QXXX.c **** 
1071:Core/Src/z_qflash_W25QXXX.c **** 	if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send command
 1981              		.loc 1 1071 2 view .LVU562
 1982              		.loc 1 1071 6 is_stmt 0 view .LVU563
 1983 002c 41F28832 		movw	r2, #5000
 1984 0030 6946     		mov	r1, sp
 1985 0032 0648     		ldr	r0, .L170+4
 1986 0034 FFF7FEFF 		bl	HAL_QSPI_Command
 1987              	.LVL120:
 1988              		.loc 1 1071 5 discriminator 1 view .LVU564
 1989 0038 20B9     		cbnz	r0, .L169
 1990              	.L164:
1072:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
1073:Core/Src/z_qflash_W25QXXX.c ****     }
1074:Core/Src/z_qflash_W25QXXX.c **** 
1075:Core/Src/z_qflash_W25QXXX.c ****     return HAL_OK;
1076:Core/Src/z_qflash_W25QXXX.c **** }
 1991              		.loc 1 1076 1 view .LVU565
 1992 003a 0FB0     		add	sp, sp, #60
 1993              	.LCFI59:
 1994              		.cfi_remember_state
 1995              		.cfi_def_cfa_offset 4
 1996              		@ sp needed
 1997 003c 5DF804FB 		ldr	pc, [sp], #4
 1998              	.L166:
 1999              	.LCFI60:
 2000              		.cfi_restore_state
1062:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_POWERDOWN;
 2001              		.loc 1 1062 10 view .LVU566
 2002 0040 0120     		movs	r0, #1
 2003 0042 FAE7     		b	.L164
 2004              	.L169:
1072:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 2005              		.loc 1 1072 16 view .LVU567
 2006 0044 0120     		movs	r0, #1
 2007 0046 F8E7     		b	.L164
 2008              	.L171:
 2009              		.align	2
 2010              	.L170:
 2011 0048 00000000 		.word	QSpiAvailable
 2012 004c 00000000 		.word	hqspi
 2013              		.cfi_endproc
 2014              	.LFE169:
 2016              		.section	.text.QFlash_PowerUp,"ax",%progbits
 2017              		.align	1
 2018              		.global	QFlash_PowerUp
ARM GAS  /tmp/ccBrB8pH.s 			page 58


 2019              		.syntax unified
 2020              		.thumb
 2021              		.thumb_func
 2023              	QFlash_PowerUp:
 2024              	.LFB170:
1077:Core/Src/z_qflash_W25QXXX.c **** 
1078:Core/Src/z_qflash_W25QXXX.c **** 
1079:Core/Src/z_qflash_W25QXXX.c **** 
1080:Core/Src/z_qflash_W25QXXX.c **** 
1081:Core/Src/z_qflash_W25QXXX.c **** 
1082:Core/Src/z_qflash_W25QXXX.c **** 
1083:Core/Src/z_qflash_W25QXXX.c **** 
1084:Core/Src/z_qflash_W25QXXX.c **** /**********************************
1085:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Release from powerdown (3 us to restart) or read device ID
1086:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
1087:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_PowerUp(){
 2025              		.loc 1 1087 35 is_stmt 1 view -0
 2026              		.cfi_startproc
 2027              		@ args = 0, pretend = 0, frame = 56
 2028              		@ frame_needed = 0, uses_anonymous_args = 0
 2029 0000 00B5     		push	{lr}
 2030              	.LCFI61:
 2031              		.cfi_def_cfa_offset 4
 2032              		.cfi_offset 14, -4
 2033 0002 8FB0     		sub	sp, sp, #60
 2034              	.LCFI62:
 2035              		.cfi_def_cfa_offset 64
1088:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 2036              		.loc 1 1088 2 view .LVU569
 2037              		.loc 1 1088 22 is_stmt 0 view .LVU570
 2038 0004 3822     		movs	r2, #56
 2039 0006 0021     		movs	r1, #0
 2040 0008 6846     		mov	r0, sp
 2041 000a FFF7FEFF 		bl	memset
 2042              	.LVL121:
1089:Core/Src/z_qflash_W25QXXX.c **** 
1090:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 2043              		.loc 1 1090 2 is_stmt 1 view .LVU571
 2044 000e 6846     		mov	r0, sp
 2045 0010 FFF7FEFF 		bl	QFlash_DefaultCmd
 2046              	.LVL122:
1091:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WaitForWritingComplete())
 2047              		.loc 1 1091 2 view .LVU572
 2048              		.loc 1 1091 6 is_stmt 0 view .LVU573
 2049 0014 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 2050              	.LVL123:
 2051              		.loc 1 1091 5 discriminator 1 view .LVU574
 2052 0018 90B9     		cbnz	r0, .L175
1092:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
1093:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_POWERUP_ID;
 2053              		.loc 1 1093 2 is_stmt 1 view .LVU575
 2054              		.loc 1 1093 23 is_stmt 0 view .LVU576
 2055 001a AB23     		movs	r3, #171
 2056 001c 0093     		str	r3, [sp]
1094:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 2057              		.loc 1 1094 5 is_stmt 1 view .LVU577
 2058              		.loc 1 1094 25 is_stmt 0 view .LVU578
ARM GAS  /tmp/ccBrB8pH.s 			page 59


 2059 001e 0023     		movs	r3, #0
 2060 0020 0993     		str	r3, [sp, #36]
1095:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 2061              		.loc 1 1095 5 is_stmt 1 view .LVU579
 2062              		.loc 1 1095 26 is_stmt 0 view .LVU580
 2063 0022 0793     		str	r3, [sp, #28]
1096:Core/Src/z_qflash_W25QXXX.c **** 
1097:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
1098:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 2064              		.loc 1 1098 2 is_stmt 1 view .LVU581
 2065              	.L174:
 2066              		.loc 1 1098 26 discriminator 1 view .LVU582
 2067              		.loc 1 1098 9 discriminator 1 view .LVU583
 2068 0024 084B     		ldr	r3, .L179
 2069 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2070 0028 002B     		cmp	r3, #0
 2071 002a FBD0     		beq	.L174
 2072              		.loc 1 1098 27 discriminator 2 view .LVU584
1099:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
1100:Core/Src/z_qflash_W25QXXX.c **** 
1101:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 2073              		.loc 1 1101 5 view .LVU585
 2074              		.loc 1 1101 9 is_stmt 0 view .LVU586
 2075 002c 41F28832 		movw	r2, #5000
 2076 0030 6946     		mov	r1, sp
 2077 0032 0648     		ldr	r0, .L179+4
 2078 0034 FFF7FEFF 		bl	HAL_QSPI_Command
 2079              	.LVL124:
 2080              		.loc 1 1101 8 discriminator 1 view .LVU587
 2081 0038 20B9     		cbnz	r0, .L178
 2082              	.L173:
1102:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
1103:Core/Src/z_qflash_W25QXXX.c ****     }
1104:Core/Src/z_qflash_W25QXXX.c **** 
1105:Core/Src/z_qflash_W25QXXX.c ****     return HAL_OK;
1106:Core/Src/z_qflash_W25QXXX.c **** }
 2083              		.loc 1 1106 1 view .LVU588
 2084 003a 0FB0     		add	sp, sp, #60
 2085              	.LCFI63:
 2086              		.cfi_remember_state
 2087              		.cfi_def_cfa_offset 4
 2088              		@ sp needed
 2089 003c 5DF804FB 		ldr	pc, [sp], #4
 2090              	.L175:
 2091              	.LCFI64:
 2092              		.cfi_restore_state
1092:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_POWERUP_ID;
 2093              		.loc 1 1092 10 view .LVU589
 2094 0040 0120     		movs	r0, #1
 2095 0042 FAE7     		b	.L173
 2096              	.L178:
1102:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 2097              		.loc 1 1102 16 view .LVU590
 2098 0044 0120     		movs	r0, #1
 2099 0046 F8E7     		b	.L173
 2100              	.L180:
 2101              		.align	2
ARM GAS  /tmp/ccBrB8pH.s 			page 60


 2102              	.L179:
 2103 0048 00000000 		.word	QSpiAvailable
 2104 004c 00000000 		.word	hqspi
 2105              		.cfi_endproc
 2106              	.LFE170:
 2108              		.section	.text.QFlash_ReadDevID,"ax",%progbits
 2109              		.align	1
 2110              		.global	QFlash_ReadDevID
 2111              		.syntax unified
 2112              		.thumb
 2113              		.thumb_func
 2115              	QFlash_ReadDevID:
 2116              	.LVL125:
 2117              	.LFB171:
1107:Core/Src/z_qflash_W25QXXX.c **** 
1108:Core/Src/z_qflash_W25QXXX.c **** 
1109:Core/Src/z_qflash_W25QXXX.c **** 
1110:Core/Src/z_qflash_W25QXXX.c **** 
1111:Core/Src/z_qflash_W25QXXX.c **** /**********************************
1112:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	read device id from chip
1113:Core/Src/z_qflash_W25QXXX.c ****  * @PARAM	dataptr	receives Device ID
1114:Core/Src/z_qflash_W25QXXX.c ****  *********************************/
1115:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_ReadDevID(uint8_t *dataptr){
 2118              		.loc 1 1115 53 is_stmt 1 view -0
 2119              		.cfi_startproc
 2120              		@ args = 0, pretend = 0, frame = 56
 2121              		@ frame_needed = 0, uses_anonymous_args = 0
 2122              		.loc 1 1115 53 is_stmt 0 view .LVU592
 2123 0000 10B5     		push	{r4, lr}
 2124              	.LCFI65:
 2125              		.cfi_def_cfa_offset 8
 2126              		.cfi_offset 4, -8
 2127              		.cfi_offset 14, -4
 2128 0002 8EB0     		sub	sp, sp, #56
 2129              	.LCFI66:
 2130              		.cfi_def_cfa_offset 64
 2131 0004 0446     		mov	r4, r0
1116:Core/Src/z_qflash_W25QXXX.c **** QSPI_CommandTypeDef sCommand = {0};
 2132              		.loc 1 1116 1 is_stmt 1 view .LVU593
 2133              		.loc 1 1116 21 is_stmt 0 view .LVU594
 2134 0006 3822     		movs	r2, #56
 2135 0008 0021     		movs	r1, #0
 2136 000a 6846     		mov	r0, sp
 2137              	.LVL126:
 2138              		.loc 1 1116 21 view .LVU595
 2139 000c FFF7FEFF 		bl	memset
 2140              	.LVL127:
1117:Core/Src/z_qflash_W25QXXX.c **** 
1118:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 2141              		.loc 1 1118 2 is_stmt 1 view .LVU596
 2142 0010 6846     		mov	r0, sp
 2143 0012 FFF7FEFF 		bl	QFlash_DefaultCmd
 2144              	.LVL128:
1119:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_POWERUP_ID;
 2145              		.loc 1 1119 2 view .LVU597
 2146              		.loc 1 1119 23 is_stmt 0 view .LVU598
 2147 0016 AB23     		movs	r3, #171
ARM GAS  /tmp/ccBrB8pH.s 			page 61


 2148 0018 0093     		str	r3, [sp]
1120:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_1_LINE;
 2149              		.loc 1 1120 5 is_stmt 1 view .LVU599
 2150              		.loc 1 1120 25 is_stmt 0 view .LVU600
 2151 001a 4FF08073 		mov	r3, #16777216
 2152 001e 0993     		str	r3, [sp, #36]
1121:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressMode	= QSPI_ADDRESS_1_LINE;
 2153              		.loc 1 1121 5 is_stmt 1 view .LVU601
 2154              		.loc 1 1121 26 is_stmt 0 view .LVU602
 2155 0020 4FF48063 		mov	r3, #1024
 2156 0024 0793     		str	r3, [sp, #28]
1122:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressSize 	= QSPI_ADDRESS_24_BITS;  // I need to send 3 dummy bytes avter command
 2157              		.loc 1 1122 5 is_stmt 1 view .LVU603
 2158              		.loc 1 1122 27 is_stmt 0 view .LVU604
 2159 0026 4FF40053 		mov	r3, #8192
 2160 002a 0393     		str	r3, [sp, #12]
1123:Core/Src/z_qflash_W25QXXX.c ****     sCommand.Address		= 0;
 2161              		.loc 1 1123 5 is_stmt 1 view .LVU605
 2162              		.loc 1 1123 23 is_stmt 0 view .LVU606
 2163 002c 0023     		movs	r3, #0
 2164 002e 0193     		str	r3, [sp, #4]
1124:Core/Src/z_qflash_W25QXXX.c ****     sCommand.NbData			= 1; //after 3 dummy bytes I can read the Device ID
 2165              		.loc 1 1124 5 is_stmt 1 view .LVU607
 2166              		.loc 1 1124 23 is_stmt 0 view .LVU608
 2167 0030 0122     		movs	r2, #1
 2168 0032 0A92     		str	r2, [sp, #40]
1125:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DummyCycles 	= 0;
 2169              		.loc 1 1125 5 is_stmt 1 view .LVU609
 2170              		.loc 1 1125 27 is_stmt 0 view .LVU610
 2171 0034 0593     		str	r3, [sp, #20]
1126:Core/Src/z_qflash_W25QXXX.c **** 
1127:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
1128:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 2172              		.loc 1 1128 2 is_stmt 1 view .LVU611
 2173              	.L182:
 2174              		.loc 1 1128 26 discriminator 1 view .LVU612
 2175              		.loc 1 1128 9 discriminator 1 view .LVU613
 2176 0036 0F4B     		ldr	r3, .L189
 2177 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2178 003a 002B     		cmp	r3, #0
 2179 003c FBD0     		beq	.L182
 2180              		.loc 1 1128 27 discriminator 2 view .LVU614
1129:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 2181              		.loc 1 1129 2 view .LVU615
 2182              		.loc 1 1129 15 is_stmt 0 view .LVU616
 2183 003e 0023     		movs	r3, #0
 2184 0040 0C4A     		ldr	r2, .L189
 2185 0042 1370     		strb	r3, [r2]
1130:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 2186              		.loc 1 1130 2 is_stmt 1 view .LVU617
 2187              		.loc 1 1130 23 is_stmt 0 view .LVU618
 2188 0044 0C4A     		ldr	r2, .L189+4
 2189 0046 1370     		strb	r3, [r2]
1131:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 2190              		.loc 1 1131 5 is_stmt 1 view .LVU619
 2191              		.loc 1 1131 9 is_stmt 0 view .LVU620
 2192 0048 41F28832 		movw	r2, #5000
ARM GAS  /tmp/ccBrB8pH.s 			page 62


 2193 004c 6946     		mov	r1, sp
 2194 004e 0B48     		ldr	r0, .L189+8
 2195 0050 FFF7FEFF 		bl	HAL_QSPI_Command
 2196              	.LVL129:
 2197              		.loc 1 1131 8 discriminator 1 view .LVU621
 2198 0054 18B1     		cbz	r0, .L187
1132:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 2199              		.loc 1 1132 16 view .LVU622
 2200 0056 0124     		movs	r4, #1
 2201              	.LVL130:
 2202              	.L183:
1133:Core/Src/z_qflash_W25QXXX.c ****     }
1134:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive_DMA(&FLASH_QSPI_PORT, dataptr) != HAL_OK) { // Receive data
1135:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
1136:Core/Src/z_qflash_W25QXXX.c ****     }
1137:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_WaitForDataAvailable(0);
1138:Core/Src/z_qflash_W25QXXX.c **** #else
1139:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
1140:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
1141:Core/Src/z_qflash_W25QXXX.c ****     }
1142:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive(&FLASH_QSPI_PORT, dataptr, QFLASH_DEF_TIMEOUT) != HAL_OK) { // Receive dat
1143:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
1144:Core/Src/z_qflash_W25QXXX.c ****     }
1145:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
1146:Core/Src/z_qflash_W25QXXX.c **** 
1147:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
1148:Core/Src/z_qflash_W25QXXX.c **** }
 2203              		.loc 1 1148 1 view .LVU623
 2204 0058 2046     		mov	r0, r4
 2205 005a 0EB0     		add	sp, sp, #56
 2206              	.LCFI67:
 2207              		.cfi_remember_state
 2208              		.cfi_def_cfa_offset 8
 2209              		@ sp needed
 2210 005c 10BD     		pop	{r4, pc}
 2211              	.LVL131:
 2212              	.L187:
 2213              	.LCFI68:
 2214              		.cfi_restore_state
1134:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2215              		.loc 1 1134 5 is_stmt 1 view .LVU624
1134:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2216              		.loc 1 1134 9 is_stmt 0 view .LVU625
 2217 005e 2146     		mov	r1, r4
 2218 0060 0648     		ldr	r0, .L189+8
 2219 0062 FFF7FEFF 		bl	HAL_QSPI_Receive_DMA
 2220              	.LVL132:
1134:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2221              		.loc 1 1134 8 discriminator 1 view .LVU626
 2222 0066 0446     		mov	r4, r0
 2223              	.LVL133:
1134:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2224              		.loc 1 1134 8 discriminator 1 view .LVU627
 2225 0068 08B1     		cbz	r0, .L188
1135:Core/Src/z_qflash_W25QXXX.c ****     }
 2226              		.loc 1 1135 13 view .LVU628
 2227 006a 0124     		movs	r4, #1
ARM GAS  /tmp/ccBrB8pH.s 			page 63


 2228 006c F4E7     		b	.L183
 2229              	.L188:
1137:Core/Src/z_qflash_W25QXXX.c **** #else
 2230              		.loc 1 1137 2 is_stmt 1 view .LVU629
 2231 006e FFF7FEFF 		bl	QFlash_WaitForDataAvailable
 2232              	.LVL134:
1147:Core/Src/z_qflash_W25QXXX.c **** }
 2233              		.loc 1 1147 2 view .LVU630
1147:Core/Src/z_qflash_W25QXXX.c **** }
 2234              		.loc 1 1147 9 is_stmt 0 view .LVU631
 2235 0072 F1E7     		b	.L183
 2236              	.L190:
 2237              		.align	2
 2238              	.L189:
 2239 0074 00000000 		.word	QSpiAvailable
 2240 0078 00000000 		.word	QSpiReadDataAvailable
 2241 007c 00000000 		.word	hqspi
 2242              		.cfi_endproc
 2243              	.LFE171:
 2245              		.section	.text.QFlash_ReadManufactutrerAndDevID,"ax",%progbits
 2246              		.align	1
 2247              		.global	QFlash_ReadManufactutrerAndDevID
 2248              		.syntax unified
 2249              		.thumb
 2250              		.thumb_func
 2252              	QFlash_ReadManufactutrerAndDevID:
 2253              	.LVL135:
 2254              	.LFB172:
1149:Core/Src/z_qflash_W25QXXX.c **** 
1150:Core/Src/z_qflash_W25QXXX.c **** 
1151:Core/Src/z_qflash_W25QXXX.c **** 
1152:Core/Src/z_qflash_W25QXXX.c **** 
1153:Core/Src/z_qflash_W25QXXX.c **** 
1154:Core/Src/z_qflash_W25QXXX.c **** HAL_StatusTypeDef QFlash_ReadManufactutrerAndDevID(uint16_t *dataptr) {
 2255              		.loc 1 1154 71 is_stmt 1 view -0
 2256              		.cfi_startproc
 2257              		@ args = 0, pretend = 0, frame = 56
 2258              		@ frame_needed = 0, uses_anonymous_args = 0
 2259              		.loc 1 1154 71 is_stmt 0 view .LVU633
 2260 0000 10B5     		push	{r4, lr}
 2261              	.LCFI69:
 2262              		.cfi_def_cfa_offset 8
 2263              		.cfi_offset 4, -8
 2264              		.cfi_offset 14, -4
 2265 0002 8EB0     		sub	sp, sp, #56
 2266              	.LCFI70:
 2267              		.cfi_def_cfa_offset 64
 2268 0004 0446     		mov	r4, r0
1155:Core/Src/z_qflash_W25QXXX.c **** QSPI_CommandTypeDef sCommand = {0};
 2269              		.loc 1 1155 1 is_stmt 1 view .LVU634
 2270              		.loc 1 1155 21 is_stmt 0 view .LVU635
 2271 0006 3822     		movs	r2, #56
 2272 0008 0021     		movs	r1, #0
 2273 000a 6846     		mov	r0, sp
 2274              	.LVL136:
 2275              		.loc 1 1155 21 view .LVU636
 2276 000c FFF7FEFF 		bl	memset
ARM GAS  /tmp/ccBrB8pH.s 			page 64


 2277              	.LVL137:
1156:Core/Src/z_qflash_W25QXXX.c **** 
1157:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 2278              		.loc 1 1157 2 is_stmt 1 view .LVU637
 2279 0010 6846     		mov	r0, sp
 2280 0012 FFF7FEFF 		bl	QFlash_DefaultCmd
 2281              	.LVL138:
1158:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_MAN_DEVICE_ID;
 2282              		.loc 1 1158 2 view .LVU638
 2283              		.loc 1 1158 23 is_stmt 0 view .LVU639
 2284 0016 9023     		movs	r3, #144
 2285 0018 0093     		str	r3, [sp]
1159:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_1_LINE;
 2286              		.loc 1 1159 5 is_stmt 1 view .LVU640
 2287              		.loc 1 1159 25 is_stmt 0 view .LVU641
 2288 001a 4FF08073 		mov	r3, #16777216
 2289 001e 0993     		str	r3, [sp, #36]
1160:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressMode	= QSPI_ADDRESS_1_LINE;
 2290              		.loc 1 1160 5 is_stmt 1 view .LVU642
 2291              		.loc 1 1160 26 is_stmt 0 view .LVU643
 2292 0020 4FF48063 		mov	r3, #1024
 2293 0024 0793     		str	r3, [sp, #28]
1161:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressSize 	= QSPI_ADDRESS_24_BITS;  // I need to send 3 dummy bytes avter command
 2294              		.loc 1 1161 5 is_stmt 1 view .LVU644
 2295              		.loc 1 1161 27 is_stmt 0 view .LVU645
 2296 0026 4FF40053 		mov	r3, #8192
 2297 002a 0393     		str	r3, [sp, #12]
1162:Core/Src/z_qflash_W25QXXX.c ****     sCommand.Address		= 0;
 2298              		.loc 1 1162 5 is_stmt 1 view .LVU646
 2299              		.loc 1 1162 23 is_stmt 0 view .LVU647
 2300 002c 0023     		movs	r3, #0
 2301 002e 0193     		str	r3, [sp, #4]
1163:Core/Src/z_qflash_W25QXXX.c ****     sCommand.NbData			= 2; //after 3 dummy bytes I can read the Device ID
 2302              		.loc 1 1163 5 is_stmt 1 view .LVU648
 2303              		.loc 1 1163 23 is_stmt 0 view .LVU649
 2304 0030 0222     		movs	r2, #2
 2305 0032 0A92     		str	r2, [sp, #40]
1164:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DummyCycles 	= 0;
 2306              		.loc 1 1164 5 is_stmt 1 view .LVU650
 2307              		.loc 1 1164 27 is_stmt 0 view .LVU651
 2308 0034 0593     		str	r3, [sp, #20]
1165:Core/Src/z_qflash_W25QXXX.c **** 
1166:Core/Src/z_qflash_W25QXXX.c **** #ifdef EXT_FLASH_QSPI_DMA_MODE
1167:Core/Src/z_qflash_W25QXXX.c **** 	while (!QSpiAvailable) {};  // waiting for a free QSPI port.
 2309              		.loc 1 1167 2 is_stmt 1 view .LVU652
 2310              	.L192:
 2311              		.loc 1 1167 26 discriminator 1 view .LVU653
 2312              		.loc 1 1167 9 discriminator 1 view .LVU654
 2313 0036 0F4B     		ldr	r3, .L199
 2314 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2315 003a 002B     		cmp	r3, #0
 2316 003c FBD0     		beq	.L192
 2317              		.loc 1 1167 27 discriminator 2 view .LVU655
1168:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 2318              		.loc 1 1168 2 view .LVU656
 2319              		.loc 1 1168 15 is_stmt 0 view .LVU657
 2320 003e 0023     		movs	r3, #0
ARM GAS  /tmp/ccBrB8pH.s 			page 65


 2321 0040 0C4A     		ldr	r2, .L199
 2322 0042 1370     		strb	r3, [r2]
1169:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 2323              		.loc 1 1169 2 is_stmt 1 view .LVU658
 2324              		.loc 1 1169 23 is_stmt 0 view .LVU659
 2325 0044 0C4A     		ldr	r2, .L199+4
 2326 0046 1370     		strb	r3, [r2]
1170:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 2327              		.loc 1 1170 5 is_stmt 1 view .LVU660
 2328              		.loc 1 1170 9 is_stmt 0 view .LVU661
 2329 0048 41F28832 		movw	r2, #5000
 2330 004c 6946     		mov	r1, sp
 2331 004e 0B48     		ldr	r0, .L199+8
 2332 0050 FFF7FEFF 		bl	HAL_QSPI_Command
 2333              	.LVL139:
 2334              		.loc 1 1170 8 discriminator 1 view .LVU662
 2335 0054 18B1     		cbz	r0, .L197
1171:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 2336              		.loc 1 1171 16 view .LVU663
 2337 0056 0124     		movs	r4, #1
 2338              	.LVL140:
 2339              	.L193:
1172:Core/Src/z_qflash_W25QXXX.c ****     }
1173:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive_DMA(&FLASH_QSPI_PORT, (uint8_t *) dataptr) != HAL_OK) { // Receive data
1174:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
1175:Core/Src/z_qflash_W25QXXX.c ****     }
1176:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_WaitForDataAvailable(0);
1177:Core/Src/z_qflash_W25QXXX.c **** #else
1178:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
1179:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
1180:Core/Src/z_qflash_W25QXXX.c ****     }
1181:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Receive(&FLASH_QSPI_PORT, (uint8_t *) dataptr, QFLASH_DEF_TIMEOUT) != HAL_OK) { //
1182:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
1183:Core/Src/z_qflash_W25QXXX.c ****     }
1184:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
1185:Core/Src/z_qflash_W25QXXX.c **** 
1186:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
1187:Core/Src/z_qflash_W25QXXX.c **** }
 2340              		.loc 1 1187 1 view .LVU664
 2341 0058 2046     		mov	r0, r4
 2342 005a 0EB0     		add	sp, sp, #56
 2343              	.LCFI71:
 2344              		.cfi_remember_state
 2345              		.cfi_def_cfa_offset 8
 2346              		@ sp needed
 2347 005c 10BD     		pop	{r4, pc}
 2348              	.LVL141:
 2349              	.L197:
 2350              	.LCFI72:
 2351              		.cfi_restore_state
1173:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2352              		.loc 1 1173 5 is_stmt 1 view .LVU665
1173:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2353              		.loc 1 1173 9 is_stmt 0 view .LVU666
 2354 005e 2146     		mov	r1, r4
 2355 0060 0648     		ldr	r0, .L199+8
 2356 0062 FFF7FEFF 		bl	HAL_QSPI_Receive_DMA
ARM GAS  /tmp/ccBrB8pH.s 			page 66


 2357              	.LVL142:
1173:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2358              		.loc 1 1173 8 discriminator 1 view .LVU667
 2359 0066 0446     		mov	r4, r0
 2360              	.LVL143:
1173:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2361              		.loc 1 1173 8 discriminator 1 view .LVU668
 2362 0068 08B1     		cbz	r0, .L198
1174:Core/Src/z_qflash_W25QXXX.c ****     }
 2363              		.loc 1 1174 13 view .LVU669
 2364 006a 0124     		movs	r4, #1
 2365 006c F4E7     		b	.L193
 2366              	.L198:
1176:Core/Src/z_qflash_W25QXXX.c **** #else
 2367              		.loc 1 1176 2 is_stmt 1 view .LVU670
 2368 006e FFF7FEFF 		bl	QFlash_WaitForDataAvailable
 2369              	.LVL144:
1186:Core/Src/z_qflash_W25QXXX.c **** }
 2370              		.loc 1 1186 2 view .LVU671
1186:Core/Src/z_qflash_W25QXXX.c **** }
 2371              		.loc 1 1186 9 is_stmt 0 view .LVU672
 2372 0072 F1E7     		b	.L193
 2373              	.L200:
 2374              		.align	2
 2375              	.L199:
 2376 0074 00000000 		.word	QSpiAvailable
 2377 0078 00000000 		.word	QSpiReadDataAvailable
 2378 007c 00000000 		.word	hqspi
 2379              		.cfi_endproc
 2380              	.LFE172:
 2382              		.section	.text.QFlash_ChipSelect,"ax",%progbits
 2383              		.align	1
 2384              		.global	QFlash_ChipSelect
 2385              		.syntax unified
 2386              		.thumb
 2387              		.thumb_func
 2389              	QFlash_ChipSelect:
 2390              	.LFB173:
1188:Core/Src/z_qflash_W25QXXX.c **** 
1189:Core/Src/z_qflash_W25QXXX.c **** 
1190:Core/Src/z_qflash_W25QXXX.c **** #endif //FLASH_QSPI_MEMORY_MAPPED
1191:Core/Src/z_qflash_W25QXXX.c **** 
1192:Core/Src/z_qflash_W25QXXX.c **** 
1193:Core/Src/z_qflash_W25QXXX.c **** 
1194:Core/Src/z_qflash_W25QXXX.c **** /**************************************
1195:Core/Src/z_qflash_W25QXXX.c ****  * Manual Chip Select Control Functions
1196:Core/Src/z_qflash_W25QXXX.c ****  **************************************/
1197:Core/Src/z_qflash_W25QXXX.c **** 
1198:Core/Src/z_qflash_W25QXXX.c **** /************************************************
1199:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Manually assert chip select (CS low)
1200:Core/Src/z_qflash_W25QXXX.c ****  * 			This function sets the CS line LOW to select
1201:Core/Src/z_qflash_W25QXXX.c ****  * 			the flash chip. Use this for manual control
1202:Core/Src/z_qflash_W25QXXX.c ****  * 			of the chip select when needed.
1203:Core/Src/z_qflash_W25QXXX.c ****  * @NOTE		This should only be used when QSPI peripheral
1204:Core/Src/z_qflash_W25QXXX.c ****  * 			is not actively controlling the CS line.
1205:Core/Src/z_qflash_W25QXXX.c ****  * 			Normally, the QSPI peripheral handles CS
1206:Core/Src/z_qflash_W25QXXX.c ****  * 			automatically during commands.
ARM GAS  /tmp/ccBrB8pH.s 			page 67


1207:Core/Src/z_qflash_W25QXXX.c ****  ************************************************/
1208:Core/Src/z_qflash_W25QXXX.c **** void QFlash_ChipSelect(void) {
 2391              		.loc 1 1208 30 is_stmt 1 view -0
 2392              		.cfi_startproc
 2393              		@ args = 0, pretend = 0, frame = 0
 2394              		@ frame_needed = 0, uses_anonymous_args = 0
 2395 0000 08B5     		push	{r3, lr}
 2396              	.LCFI73:
 2397              		.cfi_def_cfa_offset 8
 2398              		.cfi_offset 3, -8
 2399              		.cfi_offset 14, -4
1209:Core/Src/z_qflash_W25QXXX.c **** 	// Configure CS pin as GPIO output if not already done
1210:Core/Src/z_qflash_W25QXXX.c **** 	// GPIO_InitTypeDef GPIO_InitStruct = {0};
1211:Core/Src/z_qflash_W25QXXX.c **** 	// GPIO_InitStruct.Pin = QFLASH_CS_PIN;
1212:Core/Src/z_qflash_W25QXXX.c **** 	// GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
1213:Core/Src/z_qflash_W25QXXX.c **** 	// GPIO_InitStruct.Pull = GPIO_NOPULL;
1214:Core/Src/z_qflash_W25QXXX.c **** 	// GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
1215:Core/Src/z_qflash_W25QXXX.c **** 	// HAL_GPIO_Init(QFLASH_CS_PORT, &GPIO_InitStruct);
1216:Core/Src/z_qflash_W25QXXX.c **** 
1217:Core/Src/z_qflash_W25QXXX.c **** 	HAL_GPIO_WritePin(QFLASH_CS_PORT, QFLASH_CS_PIN, GPIO_PIN_RESET);
 2400              		.loc 1 1217 2 view .LVU674
 2401 0002 0022     		movs	r2, #0
 2402 0004 4021     		movs	r1, #64
 2403 0006 0248     		ldr	r0, .L203
 2404 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2405              	.LVL145:
1218:Core/Src/z_qflash_W25QXXX.c **** }
 2406              		.loc 1 1218 1 is_stmt 0 view .LVU675
 2407 000c 08BD     		pop	{r3, pc}
 2408              	.L204:
 2409 000e 00BF     		.align	2
 2410              	.L203:
 2411 0010 00180258 		.word	1476532224
 2412              		.cfi_endproc
 2413              	.LFE173:
 2415              		.section	.text.QFlash_ChipDeselect,"ax",%progbits
 2416              		.align	1
 2417              		.global	QFlash_ChipDeselect
 2418              		.syntax unified
 2419              		.thumb
 2420              		.thumb_func
 2422              	QFlash_ChipDeselect:
 2423              	.LFB174:
1219:Core/Src/z_qflash_W25QXXX.c **** 
1220:Core/Src/z_qflash_W25QXXX.c **** /************************************************
1221:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	Manually deassert chip select (CS high)
1222:Core/Src/z_qflash_W25QXXX.c ****  * 			This function sets the CS line HIGH to deselect
1223:Core/Src/z_qflash_W25QXXX.c ****  * 			the flash chip.
1224:Core/Src/z_qflash_W25QXXX.c ****  * @NOTE		After using manual CS control, you may want
1225:Core/Src/z_qflash_W25QXXX.c ****  * 			to reconfigure the pin back to alternate function
1226:Core/Src/z_qflash_W25QXXX.c ****  * 			mode for normal QSPI operation.
1227:Core/Src/z_qflash_W25QXXX.c ****  ************************************************/
1228:Core/Src/z_qflash_W25QXXX.c **** void QFlash_ChipDeselect(void) {
 2424              		.loc 1 1228 32 is_stmt 1 view -0
 2425              		.cfi_startproc
 2426              		@ args = 0, pretend = 0, frame = 0
 2427              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccBrB8pH.s 			page 68


 2428 0000 08B5     		push	{r3, lr}
 2429              	.LCFI74:
 2430              		.cfi_def_cfa_offset 8
 2431              		.cfi_offset 3, -8
 2432              		.cfi_offset 14, -4
1229:Core/Src/z_qflash_W25QXXX.c **** 	// Deassert CS (pull high)
1230:Core/Src/z_qflash_W25QXXX.c **** 	HAL_GPIO_WritePin(QFLASH_CS_PORT, QFLASH_CS_PIN, GPIO_PIN_SET);
 2433              		.loc 1 1230 2 view .LVU677
 2434 0002 0122     		movs	r2, #1
 2435 0004 4021     		movs	r1, #64
 2436 0006 0248     		ldr	r0, .L207
 2437 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2438              	.LVL146:
1231:Core/Src/z_qflash_W25QXXX.c **** }
 2439              		.loc 1 1231 1 is_stmt 0 view .LVU678
 2440 000c 08BD     		pop	{r3, pc}
 2441              	.L208:
 2442 000e 00BF     		.align	2
 2443              	.L207:
 2444 0010 00180258 		.word	1476532224
 2445              		.cfi_endproc
 2446              	.LFE174:
 2448              		.section	.text.QFlash_Init,"ax",%progbits
 2449              		.align	1
 2450              		.global	QFlash_Init
 2451              		.syntax unified
 2452              		.thumb
 2453              		.thumb_func
 2455              	QFlash_Init:
 2456              	.LFB152:
 261:Core/Src/z_qflash_W25QXXX.c **** uint8_t data[256];
 2457              		.loc 1 261 32 is_stmt 1 view -0
 2458              		.cfi_startproc
 2459              		@ args = 0, pretend = 0, frame = 256
 2460              		@ frame_needed = 0, uses_anonymous_args = 0
 2461 0000 10B5     		push	{r4, lr}
 2462              	.LCFI75:
 2463              		.cfi_def_cfa_offset 8
 2464              		.cfi_offset 4, -8
 2465              		.cfi_offset 14, -4
 2466 0002 C0B0     		sub	sp, sp, #256
 2467              	.LCFI76:
 2468              		.cfi_def_cfa_offset 264
 262:Core/Src/z_qflash_W25QXXX.c **** 
 2469              		.loc 1 262 1 view .LVU680
 264:Core/Src/z_qflash_W25QXXX.c **** 
 2470              		.loc 1 264 2 view .LVU681
 2471 0004 0620     		movs	r0, #6
 2472 0006 FFF7FEFF 		bl	HAL_Delay
 2473              	.LVL147:
 266:Core/Src/z_qflash_W25QXXX.c **** 
 2474              		.loc 1 266 2 view .LVU682
 2475 000a FFF7FEFF 		bl	QFlash_ChipSelect
 2476              	.LVL148:
 269:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 2477              		.loc 1 269 2 view .LVU683
 269:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
ARM GAS  /tmp/ccBrB8pH.s 			page 69


 2478              		.loc 1 269 6 is_stmt 0 view .LVU684
 2479 000e FFF7FEFF 		bl	QFlash_Reset
 2480              	.LVL149:
 269:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 2481              		.loc 1 269 5 discriminator 1 view .LVU685
 2482 0012 0346     		mov	r3, r0
 2483 0014 40B1     		cbz	r0, .L211
 270:Core/Src/z_qflash_W25QXXX.c **** 
 2484              		.loc 1 270 10 view .LVU686
 2485 0016 0124     		movs	r4, #1
 2486              	.L210:
 297:Core/Src/z_qflash_W25QXXX.c **** 
 2487              		.loc 1 297 1 view .LVU687
 2488 0018 2046     		mov	r0, r4
 2489 001a 40B0     		add	sp, sp, #256
 2490              	.LCFI77:
 2491              		.cfi_remember_state
 2492              		.cfi_def_cfa_offset 8
 2493              		@ sp needed
 2494 001c 10BD     		pop	{r4, pc}
 2495              	.LVL150:
 2496              	.L212:
 2497              	.LCFI78:
 2498              		.cfi_restore_state
 2499              	.LBB2:
 274:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_ReadSFDP(data))
 2500              		.loc 1 274 5 is_stmt 1 view .LVU688
 274:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_ReadSFDP(data))
 2501              		.loc 1 274 12 is_stmt 0 view .LVU689
 2502 001e FF22     		movs	r2, #255
 2503 0020 0DF80320 		strb	r2, [sp, r3]
 273:Core/Src/z_qflash_W25QXXX.c **** 		  data[k]=0xFF;
 2504              		.loc 1 273 25 is_stmt 1 discriminator 3 view .LVU690
 2505 0024 0133     		adds	r3, r3, #1
 2506              	.LVL151:
 273:Core/Src/z_qflash_W25QXXX.c **** 		  data[k]=0xFF;
 2507              		.loc 1 273 25 is_stmt 0 discriminator 3 view .LVU691
 2508 0026 DBB2     		uxtb	r3, r3
 2509              	.LVL152:
 2510              	.L211:
 273:Core/Src/z_qflash_W25QXXX.c **** 		  data[k]=0xFF;
 2511              		.loc 1 273 20 is_stmt 1 discriminator 1 view .LVU692
 2512 0028 032B     		cmp	r3, #3
 2513 002a F8D1     		bne	.L212
 2514              	.LBE2:
 275:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 2515              		.loc 1 275 2 view .LVU693
 275:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 2516              		.loc 1 275 6 is_stmt 0 view .LVU694
 2517 002c 6846     		mov	r0, sp
 2518 002e FFF7FEFF 		bl	QFlash_ReadSFDP
 2519              	.LVL153:
 275:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 2520              		.loc 1 275 5 discriminator 1 view .LVU695
 2521 0032 60BB     		cbnz	r0, .L216
 277:Core/Src/z_qflash_W25QXXX.c **** 		if (!((data[0]=='S') && (data[2]=='F') && (data[5]=='D') && (data[7]=='P')))  //this is in case o
 2522              		.loc 1 277 2 is_stmt 1 view .LVU696
ARM GAS  /tmp/ccBrB8pH.s 			page 70


 277:Core/Src/z_qflash_W25QXXX.c **** 		if (!((data[0]=='S') && (data[2]=='F') && (data[5]=='D') && (data[7]=='P')))  //this is in case o
 2523              		.loc 1 277 13 is_stmt 0 view .LVU697
 2524 0034 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 277:Core/Src/z_qflash_W25QXXX.c **** 		if (!((data[0]=='S') && (data[2]=='F') && (data[5]=='D') && (data[7]=='P')))  //this is in case o
 2525              		.loc 1 277 5 view .LVU698
 2526 0038 532B     		cmp	r3, #83
 2527 003a 18D0     		beq	.L224
 2528              	.L213:
 278:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2529              		.loc 1 278 3 is_stmt 1 view .LVU699
 278:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2530              		.loc 1 278 6 is_stmt 0 view .LVU700
 2531 003c 532B     		cmp	r3, #83
 2532 003e 28D1     		bne	.L217
 278:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2533              		.loc 1 278 32 discriminator 1 view .LVU701
 2534 0040 9DF80230 		ldrb	r3, [sp, #2]	@ zero_extendqisi2
 278:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2535              		.loc 1 278 24 discriminator 1 view .LVU702
 2536 0044 462B     		cmp	r3, #70
 2537 0046 26D1     		bne	.L218
 278:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2538              		.loc 1 278 50 discriminator 2 view .LVU703
 2539 0048 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 278:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2540              		.loc 1 278 42 discriminator 2 view .LVU704
 2541 004c 442B     		cmp	r3, #68
 2542 004e 24D1     		bne	.L219
 278:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2543              		.loc 1 278 68 discriminator 3 view .LVU705
 2544 0050 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 278:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2545              		.loc 1 278 7 discriminator 3 view .LVU706
 2546 0054 502B     		cmp	r3, #80
 2547 0056 22D1     		bne	.L220
 2548              	.L214:
 282:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 2549              		.loc 1 282 2 is_stmt 1 view .LVU707
 282:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 2550              		.loc 1 282 6 is_stmt 0 view .LVU708
 2551 0058 6846     		mov	r0, sp
 2552 005a FFF7FEFF 		bl	QFlash_ReadJedecID
 2553              	.LVL154:
 282:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 2554              		.loc 1 282 5 discriminator 1 view .LVU709
 2555 005e 0446     		mov	r4, r0
 2556 0060 F8B9     		cbnz	r0, .L221
 284:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 2557              		.loc 1 284 2 is_stmt 1 view .LVU710
 284:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 2558              		.loc 1 284 10 is_stmt 0 view .LVU711
 2559 0062 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 284:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 2560              		.loc 1 284 5 view .LVU712
 2561 0066 EF2B     		cmp	r3, #239
 2562 0068 0ED0     		beq	.L225
 285:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 71


 2563              		.loc 1 285 10 view .LVU713
 2564 006a 0124     		movs	r4, #1
 2565 006c D4E7     		b	.L210
 2566              	.L224:
 277:Core/Src/z_qflash_W25QXXX.c **** 		if (!((data[0]=='S') && (data[2]=='F') && (data[5]=='D') && (data[7]=='P')))  //this is in case o
 2567              		.loc 1 277 31 discriminator 1 view .LVU714
 2568 006e 9DF80120 		ldrb	r2, [sp, #1]	@ zero_extendqisi2
 277:Core/Src/z_qflash_W25QXXX.c **** 		if (!((data[0]=='S') && (data[2]=='F') && (data[5]=='D') && (data[7]=='P')))  //this is in case o
 2569              		.loc 1 277 23 discriminator 1 view .LVU715
 2570 0072 462A     		cmp	r2, #70
 2571 0074 E2D1     		bne	.L213
 277:Core/Src/z_qflash_W25QXXX.c **** 		if (!((data[0]=='S') && (data[2]=='F') && (data[5]=='D') && (data[7]=='P')))  //this is in case o
 2572              		.loc 1 277 49 discriminator 2 view .LVU716
 2573 0076 9DF80220 		ldrb	r2, [sp, #2]	@ zero_extendqisi2
 277:Core/Src/z_qflash_W25QXXX.c **** 		if (!((data[0]=='S') && (data[2]=='F') && (data[5]=='D') && (data[7]=='P')))  //this is in case o
 2574              		.loc 1 277 41 discriminator 2 view .LVU717
 2575 007a 442A     		cmp	r2, #68
 2576 007c DED1     		bne	.L213
 277:Core/Src/z_qflash_W25QXXX.c **** 		if (!((data[0]=='S') && (data[2]=='F') && (data[5]=='D') && (data[7]=='P')))  //this is in case o
 2577              		.loc 1 277 67 discriminator 3 view .LVU718
 2578 007e 9DF80320 		ldrb	r2, [sp, #3]	@ zero_extendqisi2
 277:Core/Src/z_qflash_W25QXXX.c **** 		if (!((data[0]=='S') && (data[2]=='F') && (data[5]=='D') && (data[7]=='P')))  //this is in case o
 2579              		.loc 1 277 6 discriminator 3 view .LVU719
 2580 0082 502A     		cmp	r2, #80
 2581 0084 DAD1     		bne	.L213
 2582 0086 E7E7     		b	.L214
 2583              	.L225:
 294:Core/Src/z_qflash_W25QXXX.c **** 	
 2584              		.loc 1 294 2 is_stmt 1 view .LVU720
 2585 0088 FFF7FEFF 		bl	QFlash_ChipDeselect
 2586              	.LVL155:
 296:Core/Src/z_qflash_W25QXXX.c **** }
 2587              		.loc 1 296 2 view .LVU721
 296:Core/Src/z_qflash_W25QXXX.c **** }
 2588              		.loc 1 296 9 is_stmt 0 view .LVU722
 2589 008c C4E7     		b	.L210
 2590              	.L216:
 276:Core/Src/z_qflash_W25QXXX.c **** 	if (!((data[0]=='S') && (data[1]=='F') && (data[2]=='D') && (data[3]=='P')))
 2591              		.loc 1 276 10 view .LVU723
 2592 008e 0124     		movs	r4, #1
 2593 0090 C2E7     		b	.L210
 2594              	.L217:
 279:Core/Src/z_qflash_W25QXXX.c **** 
 2595              		.loc 1 279 11 view .LVU724
 2596 0092 0124     		movs	r4, #1
 2597 0094 C0E7     		b	.L210
 2598              	.L218:
 2599 0096 0124     		movs	r4, #1
 2600 0098 BEE7     		b	.L210
 2601              	.L219:
 2602 009a 0124     		movs	r4, #1
 2603 009c BCE7     		b	.L210
 2604              	.L220:
 2605 009e 0124     		movs	r4, #1
 2606 00a0 BAE7     		b	.L210
 2607              	.L221:
 283:Core/Src/z_qflash_W25QXXX.c **** 	if (data[0] != 0xEF)  // if ManufacturerID is not Winbond (0xEF)
ARM GAS  /tmp/ccBrB8pH.s 			page 72


 2608              		.loc 1 283 10 view .LVU725
 2609 00a2 0124     		movs	r4, #1
 2610 00a4 B8E7     		b	.L210
 2611              		.cfi_endproc
 2612              	.LFE152:
 2614              		.section	.text.QFlash_Read,"ax",%progbits
 2615              		.align	1
 2616              		.global	QFlash_Read
 2617              		.syntax unified
 2618              		.thumb
 2619              		.thumb_func
 2621              	QFlash_Read:
 2622              	.LVL156:
 2623              	.LFB153:
 351:Core/Src/z_qflash_W25QXXX.c **** QSPI_CommandTypeDef sCommand = {0};
 2624              		.loc 1 351 86 is_stmt 1 view -0
 2625              		.cfi_startproc
 2626              		@ args = 0, pretend = 0, frame = 56
 2627              		@ frame_needed = 0, uses_anonymous_args = 0
 351:Core/Src/z_qflash_W25QXXX.c **** QSPI_CommandTypeDef sCommand = {0};
 2628              		.loc 1 351 86 is_stmt 0 view .LVU727
 2629 0000 70B5     		push	{r4, r5, r6, lr}
 2630              	.LCFI79:
 2631              		.cfi_def_cfa_offset 16
 2632              		.cfi_offset 4, -16
 2633              		.cfi_offset 5, -12
 2634              		.cfi_offset 6, -8
 2635              		.cfi_offset 14, -4
 2636 0002 8EB0     		sub	sp, sp, #56
 2637              	.LCFI80:
 2638              		.cfi_def_cfa_offset 72
 2639 0004 0546     		mov	r5, r0
 2640 0006 0E46     		mov	r6, r1
 2641 0008 1446     		mov	r4, r2
 352:Core/Src/z_qflash_W25QXXX.c **** 
 2642              		.loc 1 352 1 is_stmt 1 view .LVU728
 352:Core/Src/z_qflash_W25QXXX.c **** 
 2643              		.loc 1 352 21 is_stmt 0 view .LVU729
 2644 000a 3822     		movs	r2, #56
 2645              	.LVL157:
 352:Core/Src/z_qflash_W25QXXX.c **** 
 2646              		.loc 1 352 21 view .LVU730
 2647 000c 0021     		movs	r1, #0
 2648              	.LVL158:
 352:Core/Src/z_qflash_W25QXXX.c **** 
 2649              		.loc 1 352 21 view .LVU731
 2650 000e 6846     		mov	r0, sp
 2651              	.LVL159:
 352:Core/Src/z_qflash_W25QXXX.c **** 
 2652              		.loc 1 352 21 view .LVU732
 2653 0010 FFF7FEFF 		bl	memset
 2654              	.LVL160:
 357:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_ChipDeselect();
 2655              		.loc 1 357 2 is_stmt 1 view .LVU733
 357:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_ChipDeselect();
 2656              		.loc 1 357 5 is_stmt 0 view .LVU734
 2657 0014 0CB3     		cbz	r4, .L233
ARM GAS  /tmp/ccBrB8pH.s 			page 73


 362:Core/Src/z_qflash_W25QXXX.c ****     sCommand.Instruction		= QFLASH_READ_COMMAND;
 2658              		.loc 1 362 2 is_stmt 1 view .LVU735
 2659 0016 6846     		mov	r0, sp
 2660 0018 FFF7FEFF 		bl	QFlash_DefaultCmd
 2661              	.LVL161:
 363:Core/Src/z_qflash_W25QXXX.c ****     sCommand.Address			= address;
 2662              		.loc 1 363 5 view .LVU736
 363:Core/Src/z_qflash_W25QXXX.c ****     sCommand.Address			= address;
 2663              		.loc 1 363 27 is_stmt 0 view .LVU737
 2664 001c EB23     		movs	r3, #235
 2665 001e 0093     		str	r3, [sp]
 364:Core/Src/z_qflash_W25QXXX.c ****     sCommand.NbData				= dataSize;
 2666              		.loc 1 364 5 is_stmt 1 view .LVU738
 364:Core/Src/z_qflash_W25QXXX.c ****     sCommand.NbData				= dataSize;
 2667              		.loc 1 364 24 is_stmt 0 view .LVU739
 2668 0020 0195     		str	r5, [sp, #4]
 365:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DummyCycles 		= QFLASH_READ_DUMMYC;
 2669              		.loc 1 365 5 is_stmt 1 view .LVU740
 365:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DummyCycles 		= QFLASH_READ_DUMMYC;
 2670              		.loc 1 365 24 is_stmt 0 view .LVU741
 2671 0022 0A94     		str	r4, [sp, #40]
 366:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateBytes     = QFLASH_ALT_BYTES;
 2672              		.loc 1 366 5 is_stmt 1 view .LVU742
 366:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateBytes     = QFLASH_ALT_BYTES;
 2673              		.loc 1 366 28 is_stmt 0 view .LVU743
 2674 0024 0423     		movs	r3, #4
 2675 0026 0593     		str	r3, [sp, #20]
 367:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateBytesSize = QFLASH_ALT_BYTES_S;
 2676              		.loc 1 367 5 is_stmt 1 view .LVU744
 367:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateBytesSize = QFLASH_ALT_BYTES_S;
 2677              		.loc 1 367 33 is_stmt 0 view .LVU745
 2678 0028 FF23     		movs	r3, #255
 2679 002a 0293     		str	r3, [sp, #8]
 368:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateByteMode  = QFLASH_ALT_BYTES_M;
 2680              		.loc 1 368 5 is_stmt 1 view .LVU746
 368:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AlternateByteMode  = QFLASH_ALT_BYTES_M;
 2681              		.loc 1 368 33 is_stmt 0 view .LVU747
 2682 002c 0023     		movs	r3, #0
 2683 002e 0493     		str	r3, [sp, #16]
 369:Core/Src/z_qflash_W25QXXX.c **** 
 2684              		.loc 1 369 5 is_stmt 1 view .LVU748
 369:Core/Src/z_qflash_W25QXXX.c **** 
 2685              		.loc 1 369 33 is_stmt 0 view .LVU749
 2686 0030 4FF44043 		mov	r3, #49152
 2687 0034 0893     		str	r3, [sp, #32]
 372:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 2688              		.loc 1 372 2 is_stmt 1 view .LVU750
 2689              	.L229:
 372:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 2690              		.loc 1 372 26 discriminator 1 view .LVU751
 372:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 2691              		.loc 1 372 9 discriminator 1 view .LVU752
 2692 0036 0F4B     		ldr	r3, .L235
 2693 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2694 003a 002B     		cmp	r3, #0
 2695 003c FBD0     		beq	.L229
 372:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
ARM GAS  /tmp/ccBrB8pH.s 			page 74


 2696              		.loc 1 372 27 discriminator 2 view .LVU753
 373:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 2697              		.loc 1 373 2 view .LVU754
 373:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 2698              		.loc 1 373 15 is_stmt 0 view .LVU755
 2699 003e 0023     		movs	r3, #0
 2700 0040 0C4A     		ldr	r2, .L235
 2701 0042 1370     		strb	r3, [r2]
 374:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 2702              		.loc 1 374 2 is_stmt 1 view .LVU756
 374:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 2703              		.loc 1 374 23 is_stmt 0 view .LVU757
 2704 0044 0C4A     		ldr	r2, .L235+4
 2705 0046 1370     		strb	r3, [r2]
 375:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 2706              		.loc 1 375 5 is_stmt 1 view .LVU758
 375:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 2707              		.loc 1 375 9 is_stmt 0 view .LVU759
 2708 0048 41F28832 		movw	r2, #5000
 2709 004c 6946     		mov	r1, sp
 2710 004e 0B48     		ldr	r0, .L235+8
 2711 0050 FFF7FEFF 		bl	HAL_QSPI_Command
 2712              	.LVL162:
 375:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 2713              		.loc 1 375 8 discriminator 1 view .LVU760
 2714 0054 30B1     		cbz	r0, .L234
 376:Core/Src/z_qflash_W25QXXX.c ****     }
 2715              		.loc 1 376 16 view .LVU761
 2716 0056 0120     		movs	r0, #1
 2717 0058 02E0     		b	.L228
 2718              	.L233:
 358:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_OK;
 2719              		.loc 1 358 3 is_stmt 1 view .LVU762
 2720 005a FFF7FEFF 		bl	QFlash_ChipDeselect
 2721              	.LVL163:
 359:Core/Src/z_qflash_W25QXXX.c **** 	}
 2722              		.loc 1 359 3 view .LVU763
 359:Core/Src/z_qflash_W25QXXX.c **** 	}
 2723              		.loc 1 359 10 is_stmt 0 view .LVU764
 2724 005e 0020     		movs	r0, #0
 2725              	.L228:
 396:Core/Src/z_qflash_W25QXXX.c **** 
 2726              		.loc 1 396 1 view .LVU765
 2727 0060 0EB0     		add	sp, sp, #56
 2728              	.LCFI81:
 2729              		.cfi_remember_state
 2730              		.cfi_def_cfa_offset 16
 2731              		@ sp needed
 2732 0062 70BD     		pop	{r4, r5, r6, pc}
 2733              	.LVL164:
 2734              	.L234:
 2735              	.LCFI82:
 2736              		.cfi_restore_state
 378:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2737              		.loc 1 378 5 is_stmt 1 view .LVU766
 378:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2738              		.loc 1 378 9 is_stmt 0 view .LVU767
ARM GAS  /tmp/ccBrB8pH.s 			page 75


 2739 0064 3146     		mov	r1, r6
 2740 0066 0548     		ldr	r0, .L235+8
 2741 0068 FFF7FEFF 		bl	HAL_QSPI_Receive_DMA
 2742              	.LVL165:
 378:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2743              		.loc 1 378 8 discriminator 1 view .LVU768
 2744 006c 0028     		cmp	r0, #0
 2745 006e F7D0     		beq	.L228
 379:Core/Src/z_qflash_W25QXXX.c ****     }
 2746              		.loc 1 379 13 view .LVU769
 2747 0070 0120     		movs	r0, #1
 2748 0072 F5E7     		b	.L228
 2749              	.L236:
 2750              		.align	2
 2751              	.L235:
 2752 0074 00000000 		.word	QSpiAvailable
 2753 0078 00000000 		.word	QSpiReadDataAvailable
 2754 007c 00000000 		.word	hqspi
 2755              		.cfi_endproc
 2756              	.LFE153:
 2758              		.section	.text.QFlash_WriteASinglePage,"ax",%progbits
 2759              		.align	1
 2760              		.global	QFlash_WriteASinglePage
 2761              		.syntax unified
 2762              		.thumb
 2763              		.thumb_func
 2765              	QFlash_WriteASinglePage:
 2766              	.LVL166:
 2767              	.LFB163:
 789:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 2768              		.loc 1 789 94 is_stmt 1 view -0
 2769              		.cfi_startproc
 2770              		@ args = 0, pretend = 0, frame = 56
 2771              		@ frame_needed = 0, uses_anonymous_args = 0
 789:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 2772              		.loc 1 789 94 is_stmt 0 view .LVU771
 2773 0000 70B5     		push	{r4, r5, r6, lr}
 2774              	.LCFI83:
 2775              		.cfi_def_cfa_offset 16
 2776              		.cfi_offset 4, -16
 2777              		.cfi_offset 5, -12
 2778              		.cfi_offset 6, -8
 2779              		.cfi_offset 14, -4
 2780 0002 8EB0     		sub	sp, sp, #56
 2781              	.LCFI84:
 2782              		.cfi_def_cfa_offset 72
 2783 0004 0546     		mov	r5, r0
 2784 0006 0E46     		mov	r6, r1
 2785 0008 1446     		mov	r4, r2
 790:Core/Src/z_qflash_W25QXXX.c **** 
 2786              		.loc 1 790 2 is_stmt 1 view .LVU772
 790:Core/Src/z_qflash_W25QXXX.c **** 
 2787              		.loc 1 790 22 is_stmt 0 view .LVU773
 2788 000a 3822     		movs	r2, #56
 2789              	.LVL167:
 790:Core/Src/z_qflash_W25QXXX.c **** 
 2790              		.loc 1 790 22 view .LVU774
ARM GAS  /tmp/ccBrB8pH.s 			page 76


 2791 000c 0021     		movs	r1, #0
 2792              	.LVL168:
 790:Core/Src/z_qflash_W25QXXX.c **** 
 2793              		.loc 1 790 22 view .LVU775
 2794 000e 6846     		mov	r0, sp
 2795              	.LVL169:
 790:Core/Src/z_qflash_W25QXXX.c **** 
 2796              		.loc 1 790 22 view .LVU776
 2797 0010 FFF7FEFF 		bl	memset
 2798              	.LVL170:
 793:Core/Src/z_qflash_W25QXXX.c **** 
 2799              		.loc 1 793 2 is_stmt 1 view .LVU777
 2800 0014 FFF7FEFF 		bl	QFlash_ChipSelect
 2801              	.LVL171:
 795:Core/Src/z_qflash_W25QXXX.c **** 	if (!dataSize) {
 2802              		.loc 1 795 2 view .LVU778
 2803 0018 6846     		mov	r0, sp
 2804 001a FFF7FEFF 		bl	QFlash_DefaultCmd
 2805              	.LVL172:
 796:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_ChipDeselect();
 2806              		.loc 1 796 2 view .LVU779
 796:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_ChipDeselect();
 2807              		.loc 1 796 5 is_stmt 0 view .LVU780
 2808 001e ECB1     		cbz	r4, .L244
 801:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_1_LINE;
 2809              		.loc 1 801 5 is_stmt 1 view .LVU781
 801:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode	= QSPI_ADDRESS_1_LINE;
 2810              		.loc 1 801 26 is_stmt 0 view .LVU782
 2811 0020 3223     		movs	r3, #50
 2812 0022 0093     		str	r3, [sp]
 802:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QFLASH_WDATA_MODE;
 2813              		.loc 1 802 2 is_stmt 1 view .LVU783
 802:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QFLASH_WDATA_MODE;
 2814              		.loc 1 802 23 is_stmt 0 view .LVU784
 2815 0024 4FF48063 		mov	r3, #1024
 2816 0028 0793     		str	r3, [sp, #28]
 803:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData			= dataSize;
 2817              		.loc 1 803 5 is_stmt 1 view .LVU785
 803:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData			= dataSize;
 2818              		.loc 1 803 25 is_stmt 0 view .LVU786
 2819 002a 4FF04073 		mov	r3, #50331648
 2820 002e 0993     		str	r3, [sp, #36]
 804:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= addr;
 2821              		.loc 1 804 2 is_stmt 1 view .LVU787
 804:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address		= addr;
 2822              		.loc 1 804 20 is_stmt 0 view .LVU788
 2823 0030 0A94     		str	r4, [sp, #40]
 805:Core/Src/z_qflash_W25QXXX.c **** 
 2824              		.loc 1 805 2 is_stmt 1 view .LVU789
 805:Core/Src/z_qflash_W25QXXX.c **** 
 2825              		.loc 1 805 20 is_stmt 0 view .LVU790
 2826 0032 0195     		str	r5, [sp, #4]
 808:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 2827              		.loc 1 808 2 is_stmt 1 view .LVU791
 2828              	.L240:
 808:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 2829              		.loc 1 808 26 discriminator 1 view .LVU792
ARM GAS  /tmp/ccBrB8pH.s 			page 77


 808:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 2830              		.loc 1 808 9 discriminator 1 view .LVU793
 2831 0034 104B     		ldr	r3, .L247
 2832 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2833 0038 002B     		cmp	r3, #0
 2834 003a FBD0     		beq	.L240
 808:Core/Src/z_qflash_W25QXXX.c **** 	QSpiAvailable=0;			//set QSPI busy
 2835              		.loc 1 808 27 discriminator 2 view .LVU794
 809:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 2836              		.loc 1 809 2 view .LVU795
 809:Core/Src/z_qflash_W25QXXX.c **** 	QSpiReadDataAvailable=0;	//set data read unavailable yet
 2837              		.loc 1 809 15 is_stmt 0 view .LVU796
 2838 003c 0023     		movs	r3, #0
 2839 003e 0E4A     		ldr	r2, .L247
 2840 0040 1370     		strb	r3, [r2]
 810:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 2841              		.loc 1 810 2 is_stmt 1 view .LVU797
 810:Core/Src/z_qflash_W25QXXX.c ****     if (HAL_QSPI_Command(&FLASH_QSPI_PORT, &sCommand, QFLASH_DEF_TIMEOUT) != HAL_OK) {  //Send comm
 2842              		.loc 1 810 23 is_stmt 0 view .LVU798
 2843 0042 0E4A     		ldr	r2, .L247+4
 2844 0044 1370     		strb	r3, [r2]
 811:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 2845              		.loc 1 811 5 is_stmt 1 view .LVU799
 811:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 2846              		.loc 1 811 9 is_stmt 0 view .LVU800
 2847 0046 41F28832 		movw	r2, #5000
 2848 004a 6946     		mov	r1, sp
 2849 004c 0C48     		ldr	r0, .L247+8
 2850 004e FFF7FEFF 		bl	HAL_QSPI_Command
 2851              	.LVL173:
 811:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 2852              		.loc 1 811 8 discriminator 1 view .LVU801
 2853 0052 30B1     		cbz	r0, .L245
 812:Core/Src/z_qflash_W25QXXX.c ****     }
 2854              		.loc 1 812 16 view .LVU802
 2855 0054 0124     		movs	r4, #1
 2856              	.LVL174:
 2857              	.L239:
 829:Core/Src/z_qflash_W25QXXX.c **** 
 2858              		.loc 1 829 1 view .LVU803
 2859 0056 2046     		mov	r0, r4
 2860 0058 0EB0     		add	sp, sp, #56
 2861              	.LCFI85:
 2862              		.cfi_remember_state
 2863              		.cfi_def_cfa_offset 16
 2864              		@ sp needed
 2865 005a 70BD     		pop	{r4, r5, r6, pc}
 2866              	.LVL175:
 2867              	.L244:
 2868              	.LCFI86:
 2869              		.cfi_restore_state
 797:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_OK;
 2870              		.loc 1 797 3 is_stmt 1 view .LVU804
 2871 005c FFF7FEFF 		bl	QFlash_ChipDeselect
 2872              	.LVL176:
 798:Core/Src/z_qflash_W25QXXX.c **** 	}
 2873              		.loc 1 798 3 view .LVU805
ARM GAS  /tmp/ccBrB8pH.s 			page 78


 798:Core/Src/z_qflash_W25QXXX.c **** 	}
 2874              		.loc 1 798 10 is_stmt 0 view .LVU806
 2875 0060 F9E7     		b	.L239
 2876              	.L245:
 814:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2877              		.loc 1 814 5 is_stmt 1 view .LVU807
 814:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2878              		.loc 1 814 9 is_stmt 0 view .LVU808
 2879 0062 3146     		mov	r1, r6
 2880 0064 0648     		ldr	r0, .L247+8
 2881 0066 FFF7FEFF 		bl	HAL_QSPI_Transmit_DMA
 2882              	.LVL177:
 814:Core/Src/z_qflash_W25QXXX.c ****     	return HAL_ERROR;
 2883              		.loc 1 814 8 discriminator 1 view .LVU809
 2884 006a 0446     		mov	r4, r0
 2885 006c 08B1     		cbz	r0, .L246
 815:Core/Src/z_qflash_W25QXXX.c ****     }
 2886              		.loc 1 815 13 view .LVU810
 2887 006e 0124     		movs	r4, #1
 2888 0070 F1E7     		b	.L239
 2889              	.L246:
 826:Core/Src/z_qflash_W25QXXX.c ****     
 2890              		.loc 1 826 5 is_stmt 1 view .LVU811
 2891 0072 FFF7FEFF 		bl	QFlash_ChipDeselect
 2892              	.LVL178:
 828:Core/Src/z_qflash_W25QXXX.c **** }
 2893              		.loc 1 828 2 view .LVU812
 828:Core/Src/z_qflash_W25QXXX.c **** }
 2894              		.loc 1 828 9 is_stmt 0 view .LVU813
 2895 0076 EEE7     		b	.L239
 2896              	.L248:
 2897              		.align	2
 2898              	.L247:
 2899 0078 00000000 		.word	QSpiAvailable
 2900 007c 00000000 		.word	QSpiReadDataAvailable
 2901 0080 00000000 		.word	hqspi
 2902              		.cfi_endproc
 2903              	.LFE163:
 2905              		.section	.text.QFlash_Write,"ax",%progbits
 2906              		.align	1
 2907              		.global	QFlash_Write
 2908              		.syntax unified
 2909              		.thumb
 2910              		.thumb_func
 2912              	QFlash_Write:
 2913              	.LVL179:
 2914              	.LFB164:
 844:Core/Src/z_qflash_W25QXXX.c **** uint32_t quota;
 2915              		.loc 1 844 81 is_stmt 1 view -0
 2916              		.cfi_startproc
 2917              		@ args = 0, pretend = 0, frame = 0
 2918              		@ frame_needed = 0, uses_anonymous_args = 0
 844:Core/Src/z_qflash_W25QXXX.c **** uint32_t quota;
 2919              		.loc 1 844 81 is_stmt 0 view .LVU815
 2920 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2921              	.LCFI87:
 2922              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccBrB8pH.s 			page 79


 2923              		.cfi_offset 4, -24
 2924              		.cfi_offset 5, -20
 2925              		.cfi_offset 6, -16
 2926              		.cfi_offset 7, -12
 2927              		.cfi_offset 8, -8
 2928              		.cfi_offset 14, -4
 845:Core/Src/z_qflash_W25QXXX.c **** uint32_t inpage_addr;
 2929              		.loc 1 845 1 is_stmt 1 view .LVU816
 846:Core/Src/z_qflash_W25QXXX.c **** 
 2930              		.loc 1 846 1 view .LVU817
 851:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_ChipDeselect();
 2931              		.loc 1 851 2 view .LVU818
 851:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_ChipDeselect();
 2932              		.loc 1 851 5 is_stmt 0 view .LVU819
 2933 0004 E2B1     		cbz	r2, .L260
 2934 0006 0646     		mov	r6, r0
 2935 0008 0F46     		mov	r7, r1
 2936 000a 9046     		mov	r8, r2
 857:Core/Src/z_qflash_W25QXXX.c **** 
 2937              		.loc 1 857 2 is_stmt 1 view .LVU820
 2938              	.LVL180:
 860:Core/Src/z_qflash_W25QXXX.c **** 
 2939              		.loc 1 860 2 view .LVU821
 860:Core/Src/z_qflash_W25QXXX.c **** 
 2940              		.loc 1 860 13 is_stmt 0 view .LVU822
 2941 000c C5B2     		uxtb	r5, r0
 2942              	.LVL181:
 863:Core/Src/z_qflash_W25QXXX.c **** 	//loop here, writing separate flash pages...
 2943              		.loc 1 863 2 is_stmt 1 view .LVU823
 857:Core/Src/z_qflash_W25QXXX.c **** 
 2944              		.loc 1 857 7 is_stmt 0 view .LVU824
 2945 000e 0024     		movs	r4, #0
 2946              	.LVL182:
 2947              	.L252:
 863:Core/Src/z_qflash_W25QXXX.c **** 	//loop here, writing separate flash pages...
 2948              		.loc 1 863 37 is_stmt 1 view .LVU825
 863:Core/Src/z_qflash_W25QXXX.c **** 	//loop here, writing separate flash pages...
 2949              		.loc 1 863 18 is_stmt 0 view .LVU826
 2950 0010 A8EB0403 		sub	r3, r8, r4
 863:Core/Src/z_qflash_W25QXXX.c **** 	//loop here, writing separate flash pages...
 2951              		.loc 1 863 24 view .LVU827
 2952 0014 2B44     		add	r3, r3, r5
 863:Core/Src/z_qflash_W25QXXX.c **** 	//loop here, writing separate flash pages...
 2953              		.loc 1 863 37 view .LVU828
 2954 0016 B3F5807F 		cmp	r3, #256
 2955 001a 15D9     		bls	.L261
 866:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2956              		.loc 1 866 3 is_stmt 1 view .LVU829
 866:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2957              		.loc 1 866 7 is_stmt 0 view .LVU830
 2958 001c FFF7FEFF 		bl	QFlash_WriteEnable
 2959              	.LVL183:
 866:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2960              		.loc 1 866 6 discriminator 1 view .LVU831
 2961 0020 48BB     		cbnz	r0, .L254
 868:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2962              		.loc 1 868 3 is_stmt 1 view .LVU832
ARM GAS  /tmp/ccBrB8pH.s 			page 80


 868:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2963              		.loc 1 868 7 is_stmt 0 view .LVU833
 2964 0022 C5F58072 		rsb	r2, r5, #256
 2965 0026 92B2     		uxth	r2, r2
 2966 0028 3919     		adds	r1, r7, r4
 2967 002a A019     		adds	r0, r4, r6
 2968 002c FFF7FEFF 		bl	QFlash_WriteASinglePage
 2969              	.LVL184:
 868:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 2970              		.loc 1 868 6 discriminator 1 view .LVU834
 2971 0030 28BB     		cbnz	r0, .L255
 871:Core/Src/z_qflash_W25QXXX.c **** 		// having aligned data to page border on the first writing
 2972              		.loc 1 871 3 is_stmt 1 view .LVU835
 871:Core/Src/z_qflash_W25QXXX.c **** 		// having aligned data to page border on the first writing
 2973              		.loc 1 871 8 is_stmt 0 view .LVU836
 2974 0032 641B     		subs	r4, r4, r5
 2975              	.LVL185:
 871:Core/Src/z_qflash_W25QXXX.c **** 		// having aligned data to page border on the first writing
 2976              		.loc 1 871 8 view .LVU837
 2977 0034 04F58074 		add	r4, r4, #256
 2978              	.LVL186:
 874:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_WaitForWritingComplete();
 2979              		.loc 1 874 3 is_stmt 1 view .LVU838
 875:Core/Src/z_qflash_W25QXXX.c **** 	}
 2980              		.loc 1 875 3 view .LVU839
 2981 0038 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 2982              	.LVL187:
 874:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_WaitForWritingComplete();
 2983              		.loc 1 874 14 is_stmt 0 view .LVU840
 2984 003c 0025     		movs	r5, #0
 2985 003e E7E7     		b	.L252
 2986              	.LVL188:
 2987              	.L260:
 852:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_OK;
 2988              		.loc 1 852 3 is_stmt 1 view .LVU841
 2989 0040 FFF7FEFF 		bl	QFlash_ChipDeselect
 2990              	.LVL189:
 853:Core/Src/z_qflash_W25QXXX.c **** 	}
 2991              		.loc 1 853 3 view .LVU842
 853:Core/Src/z_qflash_W25QXXX.c **** 	}
 2992              		.loc 1 853 10 is_stmt 0 view .LVU843
 2993 0044 0024     		movs	r4, #0
 2994 0046 17E0     		b	.L251
 2995              	.LVL190:
 2996              	.L261:
 878:Core/Src/z_qflash_W25QXXX.c **** 
 2997              		.loc 1 878 2 is_stmt 1 view .LVU844
 878:Core/Src/z_qflash_W25QXXX.c **** 
 2998              		.loc 1 878 5 is_stmt 0 view .LVU845
 2999 0048 4445     		cmp	r4, r8
 3000 004a 01D1     		bne	.L262
 889:Core/Src/z_qflash_W25QXXX.c **** }
 3001              		.loc 1 889 9 view .LVU846
 3002 004c 0024     		movs	r4, #0
 3003              	.LVL191:
 889:Core/Src/z_qflash_W25QXXX.c **** }
 3004              		.loc 1 889 9 view .LVU847
ARM GAS  /tmp/ccBrB8pH.s 			page 81


 3005 004e 13E0     		b	.L251
 3006              	.LVL192:
 3007              	.L262:
 880:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 3008              		.loc 1 880 3 is_stmt 1 view .LVU848
 880:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 3009              		.loc 1 880 7 is_stmt 0 view .LVU849
 3010 0050 FFF7FEFF 		bl	QFlash_WriteEnable
 3011              	.LVL193:
 880:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 3012              		.loc 1 880 6 discriminator 1 view .LVU850
 3013 0054 08B1     		cbz	r0, .L263
 881:Core/Src/z_qflash_W25QXXX.c **** 		if (QFlash_WriteASinglePage(addr+quota,data+quota,dataSize-quota))
 3014              		.loc 1 881 11 view .LVU851
 3015 0056 0124     		movs	r4, #1
 3016              	.LVL194:
 881:Core/Src/z_qflash_W25QXXX.c **** 		if (QFlash_WriteASinglePage(addr+quota,data+quota,dataSize-quota))
 3017              		.loc 1 881 11 view .LVU852
 3018 0058 0EE0     		b	.L251
 3019              	.LVL195:
 3020              	.L263:
 882:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 3021              		.loc 1 882 3 is_stmt 1 view .LVU853
 882:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 3022              		.loc 1 882 7 is_stmt 0 view .LVU854
 3023 005a A8EB0402 		sub	r2, r8, r4
 3024 005e 92B2     		uxth	r2, r2
 3025 0060 3919     		adds	r1, r7, r4
 3026 0062 A019     		adds	r0, r4, r6
 3027 0064 FFF7FEFF 		bl	QFlash_WriteASinglePage
 3028              	.LVL196:
 882:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 3029              		.loc 1 882 6 discriminator 1 view .LVU855
 3030 0068 0446     		mov	r4, r0
 3031              	.LVL197:
 882:Core/Src/z_qflash_W25QXXX.c **** 			return HAL_ERROR;
 3032              		.loc 1 882 6 discriminator 1 view .LVU856
 3033 006a 08B1     		cbz	r0, .L264
 883:Core/Src/z_qflash_W25QXXX.c **** 		QFlash_WaitForWritingComplete();
 3034              		.loc 1 883 11 view .LVU857
 3035 006c 0124     		movs	r4, #1
 3036 006e 03E0     		b	.L251
 3037              	.L264:
 884:Core/Src/z_qflash_W25QXXX.c **** 	}
 3038              		.loc 1 884 3 is_stmt 1 view .LVU858
 3039 0070 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 3040              	.LVL198:
 3041 0074 00E0     		b	.L251
 3042              	.LVL199:
 3043              	.L254:
 867:Core/Src/z_qflash_W25QXXX.c **** 		if (QFlash_WriteASinglePage(addr+quota,data+quota,EXT_FLASH_PAGE_SIZE-inpage_addr))
 3044              		.loc 1 867 11 is_stmt 0 view .LVU859
 3045 0076 0124     		movs	r4, #1
 3046              	.LVL200:
 3047              	.L251:
 890:Core/Src/z_qflash_W25QXXX.c **** 
 3048              		.loc 1 890 1 view .LVU860
ARM GAS  /tmp/ccBrB8pH.s 			page 82


 3049 0078 2046     		mov	r0, r4
 3050 007a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3051              	.LVL201:
 3052              	.L255:
 869:Core/Src/z_qflash_W25QXXX.c **** 
 3053              		.loc 1 869 11 view .LVU861
 3054 007e 0124     		movs	r4, #1
 3055              	.LVL202:
 869:Core/Src/z_qflash_W25QXXX.c **** 
 3056              		.loc 1 869 11 view .LVU862
 3057 0080 FAE7     		b	.L251
 3058              		.cfi_endproc
 3059              	.LFE164:
 3061              		.section	.text.QFlash_BErase64k,"ax",%progbits
 3062              		.align	1
 3063              		.global	QFlash_BErase64k
 3064              		.syntax unified
 3065              		.thumb
 3066              		.thumb_func
 3068              	QFlash_BErase64k:
 3069              	.LVL203:
 3070              	.LFB167:
 979:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 3071              		.loc 1 979 50 is_stmt 1 view -0
 3072              		.cfi_startproc
 3073              		@ args = 0, pretend = 0, frame = 56
 3074              		@ frame_needed = 0, uses_anonymous_args = 0
 979:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 3075              		.loc 1 979 50 is_stmt 0 view .LVU864
 3076 0000 10B5     		push	{r4, lr}
 3077              	.LCFI88:
 3078              		.cfi_def_cfa_offset 8
 3079              		.cfi_offset 4, -8
 3080              		.cfi_offset 14, -4
 3081 0002 8EB0     		sub	sp, sp, #56
 3082              	.LCFI89:
 3083              		.cfi_def_cfa_offset 64
 3084 0004 0446     		mov	r4, r0
 980:Core/Src/z_qflash_W25QXXX.c **** 
 3085              		.loc 1 980 2 is_stmt 1 view .LVU865
 980:Core/Src/z_qflash_W25QXXX.c **** 
 3086              		.loc 1 980 22 is_stmt 0 view .LVU866
 3087 0006 3822     		movs	r2, #56
 3088 0008 0021     		movs	r1, #0
 3089 000a 6846     		mov	r0, sp
 3090              	.LVL204:
 980:Core/Src/z_qflash_W25QXXX.c **** 
 3091              		.loc 1 980 22 view .LVU867
 3092 000c FFF7FEFF 		bl	memset
 3093              	.LVL205:
 982:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 3094              		.loc 1 982 2 is_stmt 1 view .LVU868
 3095 0010 FFF7FEFF 		bl	QFlash_ChipSelect
 3096              	.LVL206:
 983:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WaitForWritingComplete())
 3097              		.loc 1 983 2 view .LVU869
 3098 0014 6846     		mov	r0, sp
ARM GAS  /tmp/ccBrB8pH.s 			page 83


 3099 0016 FFF7FEFF 		bl	QFlash_DefaultCmd
 3100              	.LVL207:
 984:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3101              		.loc 1 984 2 view .LVU870
 984:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3102              		.loc 1 984 6 is_stmt 0 view .LVU871
 3103 001a FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 3104              	.LVL208:
 984:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3105              		.loc 1 984 5 discriminator 1 view .LVU872
 3106 001e 18B1     		cbz	r0, .L273
 985:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WriteEnable())
 3107              		.loc 1 985 10 view .LVU873
 3108 0020 0124     		movs	r4, #1
 3109              	.LVL209:
 3110              	.L266:
1008:Core/Src/z_qflash_W25QXXX.c **** 
 3111              		.loc 1 1008 1 view .LVU874
 3112 0022 2046     		mov	r0, r4
 3113 0024 0EB0     		add	sp, sp, #56
 3114              	.LCFI90:
 3115              		.cfi_remember_state
 3116              		.cfi_def_cfa_offset 8
 3117              		@ sp needed
 3118 0026 10BD     		pop	{r4, pc}
 3119              	.LVL210:
 3120              	.L273:
 3121              	.LCFI91:
 3122              		.cfi_restore_state
 986:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3123              		.loc 1 986 2 is_stmt 1 view .LVU875
 986:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3124              		.loc 1 986 6 is_stmt 0 view .LVU876
 3125 0028 FFF7FEFF 		bl	QFlash_WriteEnable
 3126              	.LVL211:
 986:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3127              		.loc 1 986 5 discriminator 1 view .LVU877
 3128 002c F0B9     		cbnz	r0, .L269
 988:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 3129              		.loc 1 988 2 is_stmt 1 view .LVU878
 988:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 3130              		.loc 1 988 23 is_stmt 0 view .LVU879
 3131 002e D823     		movs	r3, #216
 3132 0030 0093     		str	r3, [sp]
 989:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode 	= QSPI_ADDRESS_1_LINE;
 3133              		.loc 1 989 5 is_stmt 1 view .LVU880
 989:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.AddressMode 	= QSPI_ADDRESS_1_LINE;
 3134              		.loc 1 989 25 is_stmt 0 view .LVU881
 3135 0032 0023     		movs	r3, #0
 3136 0034 0993     		str	r3, [sp, #36]
 990:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData 		= 0;
 3137              		.loc 1 990 2 is_stmt 1 view .LVU882
 990:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.NbData 		= 0;
 3138              		.loc 1 990 24 is_stmt 0 view .LVU883
 3139 0036 4FF48062 		mov	r2, #1024
 3140 003a 0792     		str	r2, [sp, #28]
 991:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address 		= addr;
ARM GAS  /tmp/ccBrB8pH.s 			page 84


 3141              		.loc 1 991 2 is_stmt 1 view .LVU884
 991:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Address 		= addr;
 3142              		.loc 1 991 20 is_stmt 0 view .LVU885
 3143 003c 0A93     		str	r3, [sp, #40]
 992:Core/Src/z_qflash_W25QXXX.c **** 
 3144              		.loc 1 992 2 is_stmt 1 view .LVU886
 992:Core/Src/z_qflash_W25QXXX.c **** 
 3145              		.loc 1 992 21 is_stmt 0 view .LVU887
 3146 003e 0194     		str	r4, [sp, #4]
 995:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 3147              		.loc 1 995 2 is_stmt 1 view .LVU888
 3148              	.L267:
 995:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 3149              		.loc 1 995 26 discriminator 1 view .LVU889
 995:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 3150              		.loc 1 995 9 discriminator 1 view .LVU890
 3151 0040 0B4B     		ldr	r3, .L276
 3152 0042 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3153 0044 002B     		cmp	r3, #0
 3154 0046 FBD0     		beq	.L267
 995:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 3155              		.loc 1 995 27 discriminator 2 view .LVU891
 998:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 3156              		.loc 1 998 2 view .LVU892
 998:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 3157              		.loc 1 998 6 is_stmt 0 view .LVU893
 3158 0048 41F28832 		movw	r2, #5000
 3159 004c 6946     		mov	r1, sp
 3160 004e 0948     		ldr	r0, .L276+4
 3161 0050 FFF7FEFF 		bl	HAL_QSPI_Command
 3162              	.LVL212:
 998:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 3163              		.loc 1 998 5 discriminator 1 view .LVU894
 3164 0054 08B1     		cbz	r0, .L274
 999:Core/Src/z_qflash_W25QXXX.c ****     }
 3165              		.loc 1 999 16 view .LVU895
 3166 0056 0124     		movs	r4, #1
 3167              	.LVL213:
 999:Core/Src/z_qflash_W25QXXX.c ****     }
 3168              		.loc 1 999 16 view .LVU896
 3169 0058 E3E7     		b	.L266
 3170              	.LVL214:
 3171              	.L274:
1002:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3172              		.loc 1 1002 2 is_stmt 1 view .LVU897
1002:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3173              		.loc 1 1002 6 is_stmt 0 view .LVU898
 3174 005a FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 3175              	.LVL215:
1002:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3176              		.loc 1 1002 5 discriminator 1 view .LVU899
 3177 005e 0446     		mov	r4, r0
 3178              	.LVL216:
1002:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3179              		.loc 1 1002 5 discriminator 1 view .LVU900
 3180 0060 08B1     		cbz	r0, .L275
1003:Core/Src/z_qflash_W25QXXX.c **** 
ARM GAS  /tmp/ccBrB8pH.s 			page 85


 3181              		.loc 1 1003 10 view .LVU901
 3182 0062 0124     		movs	r4, #1
 3183 0064 DDE7     		b	.L266
 3184              	.L275:
1005:Core/Src/z_qflash_W25QXXX.c **** 
 3185              		.loc 1 1005 2 is_stmt 1 view .LVU902
 3186 0066 FFF7FEFF 		bl	QFlash_ChipDeselect
 3187              	.LVL217:
1007:Core/Src/z_qflash_W25QXXX.c **** }
 3188              		.loc 1 1007 2 view .LVU903
1007:Core/Src/z_qflash_W25QXXX.c **** }
 3189              		.loc 1 1007 9 is_stmt 0 view .LVU904
 3190 006a DAE7     		b	.L266
 3191              	.LVL218:
 3192              	.L269:
 987:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_B_ERASE64K;
 3193              		.loc 1 987 10 view .LVU905
 3194 006c 0124     		movs	r4, #1
 3195              	.LVL219:
 987:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_B_ERASE64K;
 3196              		.loc 1 987 10 view .LVU906
 3197 006e D8E7     		b	.L266
 3198              	.L277:
 3199              		.align	2
 3200              	.L276:
 3201 0070 00000000 		.word	QSpiAvailable
 3202 0074 00000000 		.word	hqspi
 3203              		.cfi_endproc
 3204              	.LFE167:
 3206              		.section	.text.QFlash_ChipErase,"ax",%progbits
 3207              		.align	1
 3208              		.global	QFlash_ChipErase
 3209              		.syntax unified
 3210              		.thumb
 3211              		.thumb_func
 3213              	QFlash_ChipErase:
 3214              	.LFB168:
1019:Core/Src/z_qflash_W25QXXX.c **** 	QSPI_CommandTypeDef sCommand = {0};
 3215              		.loc 1 1019 37 is_stmt 1 view -0
 3216              		.cfi_startproc
 3217              		@ args = 0, pretend = 0, frame = 56
 3218              		@ frame_needed = 0, uses_anonymous_args = 0
 3219 0000 10B5     		push	{r4, lr}
 3220              	.LCFI92:
 3221              		.cfi_def_cfa_offset 8
 3222              		.cfi_offset 4, -8
 3223              		.cfi_offset 14, -4
 3224 0002 8EB0     		sub	sp, sp, #56
 3225              	.LCFI93:
 3226              		.cfi_def_cfa_offset 64
1020:Core/Src/z_qflash_W25QXXX.c **** 
 3227              		.loc 1 1020 2 view .LVU908
1020:Core/Src/z_qflash_W25QXXX.c **** 
 3228              		.loc 1 1020 22 is_stmt 0 view .LVU909
 3229 0004 3822     		movs	r2, #56
 3230 0006 0021     		movs	r1, #0
 3231 0008 6846     		mov	r0, sp
ARM GAS  /tmp/ccBrB8pH.s 			page 86


 3232 000a FFF7FEFF 		bl	memset
 3233              	.LVL220:
1022:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_DefaultCmd(&sCommand);
 3234              		.loc 1 1022 2 is_stmt 1 view .LVU910
 3235 000e FFF7FEFF 		bl	QFlash_ChipSelect
 3236              	.LVL221:
1023:Core/Src/z_qflash_W25QXXX.c **** 	if (QFlash_WaitForWritingComplete())
 3237              		.loc 1 1023 2 view .LVU911
 3238 0012 6846     		mov	r0, sp
 3239 0014 FFF7FEFF 		bl	QFlash_DefaultCmd
 3240              	.LVL222:
1024:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3241              		.loc 1 1024 2 view .LVU912
1024:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3242              		.loc 1 1024 6 is_stmt 0 view .LVU913
 3243 0018 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 3244              	.LVL223:
1024:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3245              		.loc 1 1024 5 discriminator 1 view .LVU914
 3246 001c 18B1     		cbz	r0, .L286
1025:Core/Src/z_qflash_W25QXXX.c **** 
 3247              		.loc 1 1025 10 view .LVU915
 3248 001e 0124     		movs	r4, #1
 3249              	.L279:
1046:Core/Src/z_qflash_W25QXXX.c **** 
 3250              		.loc 1 1046 1 view .LVU916
 3251 0020 2046     		mov	r0, r4
 3252 0022 0EB0     		add	sp, sp, #56
 3253              	.LCFI94:
 3254              		.cfi_remember_state
 3255              		.cfi_def_cfa_offset 8
 3256              		@ sp needed
 3257 0024 10BD     		pop	{r4, pc}
 3258              	.L286:
 3259              	.LCFI95:
 3260              		.cfi_restore_state
1027:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3261              		.loc 1 1027 2 is_stmt 1 view .LVU917
1027:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3262              		.loc 1 1027 6 is_stmt 0 view .LVU918
 3263 0026 FFF7FEFF 		bl	QFlash_WriteEnable
 3264              	.LVL224:
1027:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3265              		.loc 1 1027 5 discriminator 1 view .LVU919
 3266 002a D0B9     		cbnz	r0, .L282
1029:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 3267              		.loc 1 1029 2 is_stmt 1 view .LVU920
1029:Core/Src/z_qflash_W25QXXX.c ****     sCommand.DataMode 		= QSPI_DATA_NONE;
 3268              		.loc 1 1029 23 is_stmt 0 view .LVU921
 3269 002c C723     		movs	r3, #199
 3270 002e 0093     		str	r3, [sp]
1030:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 3271              		.loc 1 1030 5 is_stmt 1 view .LVU922
1030:Core/Src/z_qflash_W25QXXX.c ****     sCommand.AddressMode	= QSPI_ADDRESS_NONE;
 3272              		.loc 1 1030 25 is_stmt 0 view .LVU923
 3273 0030 0023     		movs	r3, #0
 3274 0032 0993     		str	r3, [sp, #36]
ARM GAS  /tmp/ccBrB8pH.s 			page 87


1031:Core/Src/z_qflash_W25QXXX.c **** 
 3275              		.loc 1 1031 5 is_stmt 1 view .LVU924
1031:Core/Src/z_qflash_W25QXXX.c **** 
 3276              		.loc 1 1031 26 is_stmt 0 view .LVU925
 3277 0034 0793     		str	r3, [sp, #28]
1034:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 3278              		.loc 1 1034 2 is_stmt 1 view .LVU926
 3279              	.L280:
1034:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 3280              		.loc 1 1034 26 discriminator 1 view .LVU927
1034:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 3281              		.loc 1 1034 9 discriminator 1 view .LVU928
 3282 0036 0C4B     		ldr	r3, .L289
 3283 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3284 003a 002B     		cmp	r3, #0
 3285 003c FBD0     		beq	.L280
1034:Core/Src/z_qflash_W25QXXX.c **** #endif //EXT_FLASH_QSPI_DMA_MODE
 3286              		.loc 1 1034 27 discriminator 2 view .LVU929
1037:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 3287              		.loc 1 1037 5 view .LVU930
1037:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 3288              		.loc 1 1037 9 is_stmt 0 view .LVU931
 3289 003e 41F28832 		movw	r2, #5000
 3290 0042 6946     		mov	r1, sp
 3291 0044 0948     		ldr	r0, .L289+4
 3292 0046 FFF7FEFF 		bl	HAL_QSPI_Command
 3293              	.LVL225:
1037:Core/Src/z_qflash_W25QXXX.c ****         return HAL_ERROR;
 3294              		.loc 1 1037 8 discriminator 1 view .LVU932
 3295 004a 08B1     		cbz	r0, .L287
1038:Core/Src/z_qflash_W25QXXX.c ****     }
 3296              		.loc 1 1038 16 view .LVU933
 3297 004c 0124     		movs	r4, #1
 3298 004e E7E7     		b	.L279
 3299              	.L287:
1041:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3300              		.loc 1 1041 2 is_stmt 1 view .LVU934
1041:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3301              		.loc 1 1041 6 is_stmt 0 view .LVU935
 3302 0050 FFF7FEFF 		bl	QFlash_WaitForWritingComplete
 3303              	.LVL226:
1041:Core/Src/z_qflash_W25QXXX.c **** 		return HAL_ERROR;
 3304              		.loc 1 1041 5 discriminator 1 view .LVU936
 3305 0054 0446     		mov	r4, r0
 3306 0056 08B1     		cbz	r0, .L288
1042:Core/Src/z_qflash_W25QXXX.c **** 
 3307              		.loc 1 1042 10 view .LVU937
 3308 0058 0124     		movs	r4, #1
 3309 005a E1E7     		b	.L279
 3310              	.L288:
1044:Core/Src/z_qflash_W25QXXX.c **** 	return HAL_OK;
 3311              		.loc 1 1044 2 is_stmt 1 view .LVU938
 3312 005c FFF7FEFF 		bl	QFlash_ChipDeselect
 3313              	.LVL227:
1045:Core/Src/z_qflash_W25QXXX.c **** }
 3314              		.loc 1 1045 2 view .LVU939
1045:Core/Src/z_qflash_W25QXXX.c **** }
ARM GAS  /tmp/ccBrB8pH.s 			page 88


 3315              		.loc 1 1045 9 is_stmt 0 view .LVU940
 3316 0060 DEE7     		b	.L279
 3317              	.L282:
1028:Core/Src/z_qflash_W25QXXX.c **** 	sCommand.Instruction	= W25_CH_ERASE;
 3318              		.loc 1 1028 10 view .LVU941
 3319 0062 0124     		movs	r4, #1
 3320 0064 DCE7     		b	.L279
 3321              	.L290:
 3322 0066 00BF     		.align	2
 3323              	.L289:
 3324 0068 00000000 		.word	QSpiAvailable
 3325 006c 00000000 		.word	hqspi
 3326              		.cfi_endproc
 3327              	.LFE168:
 3329              		.section	.text.DataReader_WaitForReceiveDone,"ax",%progbits
 3330              		.align	1
 3331              		.global	DataReader_WaitForReceiveDone
 3332              		.syntax unified
 3333              		.thumb
 3334              		.thumb_func
 3336              	DataReader_WaitForReceiveDone:
 3337              	.LFB175:
1232:Core/Src/z_qflash_W25QXXX.c **** 
1233:Core/Src/z_qflash_W25QXXX.c **** /**************************************
1234:Core/Src/z_qflash_W25QXXX.c ****  * functions required for TouchGFX
1235:Core/Src/z_qflash_W25QXXX.c ****  * integration
1236:Core/Src/z_qflash_W25QXXX.c ****  **************************************/
1237:Core/Src/z_qflash_W25QXXX.c **** 
1238:Core/Src/z_qflash_W25QXXX.c **** 
1239:Core/Src/z_qflash_W25QXXX.c **** void DataReader_WaitForReceiveDone(){
 3338              		.loc 1 1239 37 is_stmt 1 view -0
 3339              		.cfi_startproc
 3340              		@ args = 0, pretend = 0, frame = 0
 3341              		@ frame_needed = 0, uses_anonymous_args = 0
 3342              		@ link register save eliminated.
1240:Core/Src/z_qflash_W25QXXX.c **** // nothing to do, being reading always in polling mode
1241:Core/Src/z_qflash_W25QXXX.c **** 	return;
 3343              		.loc 1 1241 2 view .LVU943
1242:Core/Src/z_qflash_W25QXXX.c **** }
 3344              		.loc 1 1242 1 is_stmt 0 view .LVU944
 3345 0000 7047     		bx	lr
 3346              		.cfi_endproc
 3347              	.LFE175:
 3349              		.section	.text.DataReader_ReadData,"ax",%progbits
 3350              		.align	1
 3351              		.global	DataReader_ReadData
 3352              		.syntax unified
 3353              		.thumb
 3354              		.thumb_func
 3356              	DataReader_ReadData:
 3357              	.LVL228:
 3358              	.LFB176:
1243:Core/Src/z_qflash_W25QXXX.c **** 
1244:Core/Src/z_qflash_W25QXXX.c **** void DataReader_ReadData(uint32_t address24, uint8_t* buffer, uint32_t length){
 3359              		.loc 1 1244 79 is_stmt 1 view -0
 3360              		.cfi_startproc
 3361              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccBrB8pH.s 			page 89


 3362              		@ frame_needed = 0, uses_anonymous_args = 0
 3363              		.loc 1 1244 79 is_stmt 0 view .LVU946
 3364 0000 08B5     		push	{r3, lr}
 3365              	.LCFI96:
 3366              		.cfi_def_cfa_offset 8
 3367              		.cfi_offset 3, -8
 3368              		.cfi_offset 14, -4
1245:Core/Src/z_qflash_W25QXXX.c **** #ifdef FLASH_QSPI_MEMORY_MAPPED
1246:Core/Src/z_qflash_W25QXXX.c **** 	memcpy(buffer, (void *)0x90000000+address24, length);
1247:Core/Src/z_qflash_W25QXXX.c **** #else
1248:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_Read(address24, buffer, length);
 3369              		.loc 1 1248 2 is_stmt 1 view .LVU947
 3370 0002 FFF7FEFF 		bl	QFlash_Read
 3371              	.LVL229:
1249:Core/Src/z_qflash_W25QXXX.c **** #endif //FLASH_QSPI_MEMORY_MAPPED
1250:Core/Src/z_qflash_W25QXXX.c **** }
 3372              		.loc 1 1250 1 is_stmt 0 view .LVU948
 3373 0006 08BD     		pop	{r3, pc}
 3374              		.cfi_endproc
 3375              	.LFE176:
 3377              		.section	.text.DataReader_StartDMAReadData,"ax",%progbits
 3378              		.align	1
 3379              		.global	DataReader_StartDMAReadData
 3380              		.syntax unified
 3381              		.thumb
 3382              		.thumb_func
 3384              	DataReader_StartDMAReadData:
 3385              	.LVL230:
 3386              	.LFB177:
1251:Core/Src/z_qflash_W25QXXX.c **** 
1252:Core/Src/z_qflash_W25QXXX.c **** 
1253:Core/Src/z_qflash_W25QXXX.c **** void DataReader_StartDMAReadData(uint32_t address24, uint8_t* buffer, uint32_t length){
 3387              		.loc 1 1253 87 is_stmt 1 view -0
 3388              		.cfi_startproc
 3389              		@ args = 0, pretend = 0, frame = 0
 3390              		@ frame_needed = 0, uses_anonymous_args = 0
 3391              		.loc 1 1253 87 is_stmt 0 view .LVU950
 3392 0000 08B5     		push	{r3, lr}
 3393              	.LCFI97:
 3394              		.cfi_def_cfa_offset 8
 3395              		.cfi_offset 3, -8
 3396              		.cfi_offset 14, -4
1254:Core/Src/z_qflash_W25QXXX.c **** //currently using polling mode
1255:Core/Src/z_qflash_W25QXXX.c **** #ifdef FLASH_QSPI_MEMORY_MAPPED
1256:Core/Src/z_qflash_W25QXXX.c **** 	memcpy(buffer, (void *)0x90000000+address24, length);
1257:Core/Src/z_qflash_W25QXXX.c **** #else
1258:Core/Src/z_qflash_W25QXXX.c **** 	QFlash_Read(address24, buffer, length);
 3397              		.loc 1 1258 2 is_stmt 1 view .LVU951
 3398 0002 FFF7FEFF 		bl	QFlash_Read
 3399              	.LVL231:
1259:Core/Src/z_qflash_W25QXXX.c **** #endif //FLASH_QSPI_MEMORY_MAPPED
1260:Core/Src/z_qflash_W25QXXX.c **** }
 3400              		.loc 1 1260 1 is_stmt 0 view .LVU952
 3401 0006 08BD     		pop	{r3, pc}
 3402              		.cfi_endproc
 3403              	.LFE177:
 3405              		.section	.text.HAL_QSPI_CmdCpltCallback,"ax",%progbits
ARM GAS  /tmp/ccBrB8pH.s 			page 90


 3406              		.align	1
 3407              		.global	HAL_QSPI_CmdCpltCallback
 3408              		.syntax unified
 3409              		.thumb
 3410              		.thumb_func
 3412              	HAL_QSPI_CmdCpltCallback:
 3413              	.LVL232:
 3414              	.LFB178:
1261:Core/Src/z_qflash_W25QXXX.c **** 
1262:Core/Src/z_qflash_W25QXXX.c **** 
1263:Core/Src/z_qflash_W25QXXX.c **** void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *l_hqspi) {
 3415              		.loc 1 1263 60 is_stmt 1 view -0
 3416              		.cfi_startproc
 3417              		@ args = 0, pretend = 0, frame = 0
 3418              		@ frame_needed = 0, uses_anonymous_args = 0
 3419              		@ link register save eliminated.
1264:Core/Src/z_qflash_W25QXXX.c **** 	if (l_hqspi==&FLASH_QSPI_PORT) {
 3420              		.loc 1 1264 2 view .LVU954
 3421              		.loc 1 1264 5 is_stmt 0 view .LVU955
 3422 0000 034B     		ldr	r3, .L299
 3423 0002 8342     		cmp	r3, r0
 3424 0004 00D0     		beq	.L298
 3425              	.L296:
1265:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=1;			//set QuadSPI port available flag
1266:Core/Src/z_qflash_W25QXXX.c **** 	}
1267:Core/Src/z_qflash_W25QXXX.c **** }
 3426              		.loc 1 1267 1 view .LVU956
 3427 0006 7047     		bx	lr
 3428              	.L298:
1265:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=1;			//set QuadSPI port available flag
 3429              		.loc 1 1265 3 is_stmt 1 view .LVU957
1265:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=1;			//set QuadSPI port available flag
 3430              		.loc 1 1265 16 is_stmt 0 view .LVU958
 3431 0008 024B     		ldr	r3, .L299+4
 3432 000a 0122     		movs	r2, #1
 3433 000c 1A70     		strb	r2, [r3]
 3434              		.loc 1 1267 1 view .LVU959
 3435 000e FAE7     		b	.L296
 3436              	.L300:
 3437              		.align	2
 3438              	.L299:
 3439 0010 00000000 		.word	hqspi
 3440 0014 00000000 		.word	QSpiAvailable
 3441              		.cfi_endproc
 3442              	.LFE178:
 3444              		.section	.text.HAL_QSPI_RxCpltCallback,"ax",%progbits
 3445              		.align	1
 3446              		.global	HAL_QSPI_RxCpltCallback
 3447              		.syntax unified
 3448              		.thumb
 3449              		.thumb_func
 3451              	HAL_QSPI_RxCpltCallback:
 3452              	.LVL233:
 3453              	.LFB179:
1268:Core/Src/z_qflash_W25QXXX.c **** 
1269:Core/Src/z_qflash_W25QXXX.c **** 
1270:Core/Src/z_qflash_W25QXXX.c **** void HAL_QSPI_RxCpltCallback (QSPI_HandleTypeDef *l_hqspi){
ARM GAS  /tmp/ccBrB8pH.s 			page 91


 3454              		.loc 1 1270 59 is_stmt 1 view -0
 3455              		.cfi_startproc
 3456              		@ args = 0, pretend = 0, frame = 0
 3457              		@ frame_needed = 0, uses_anonymous_args = 0
 3458              		@ link register save eliminated.
1271:Core/Src/z_qflash_W25QXXX.c **** 	if (l_hqspi==&FLASH_QSPI_PORT) {
 3459              		.loc 1 1271 2 view .LVU961
 3460              		.loc 1 1271 5 is_stmt 0 view .LVU962
 3461 0000 044B     		ldr	r3, .L304
 3462 0002 8342     		cmp	r3, r0
 3463 0004 00D0     		beq	.L303
 3464              	.L301:
1272:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=1;			//set QuadSPI port available
1273:Core/Src/z_qflash_W25QXXX.c **** 		QSpiReadDataAvailable=1; 	//set data requested available flag
1274:Core/Src/z_qflash_W25QXXX.c **** 	}
1275:Core/Src/z_qflash_W25QXXX.c **** }
 3465              		.loc 1 1275 1 view .LVU963
 3466 0006 7047     		bx	lr
 3467              	.L303:
1272:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=1;			//set QuadSPI port available
 3468              		.loc 1 1272 3 is_stmt 1 view .LVU964
1272:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=1;			//set QuadSPI port available
 3469              		.loc 1 1272 16 is_stmt 0 view .LVU965
 3470 0008 0123     		movs	r3, #1
 3471 000a 034A     		ldr	r2, .L304+4
 3472 000c 1370     		strb	r3, [r2]
1273:Core/Src/z_qflash_W25QXXX.c **** 	}
 3473              		.loc 1 1273 3 is_stmt 1 view .LVU966
1273:Core/Src/z_qflash_W25QXXX.c **** 	}
 3474              		.loc 1 1273 24 is_stmt 0 view .LVU967
 3475 000e 034A     		ldr	r2, .L304+8
 3476 0010 1370     		strb	r3, [r2]
 3477              		.loc 1 1275 1 view .LVU968
 3478 0012 F8E7     		b	.L301
 3479              	.L305:
 3480              		.align	2
 3481              	.L304:
 3482 0014 00000000 		.word	hqspi
 3483 0018 00000000 		.word	QSpiAvailable
 3484 001c 00000000 		.word	QSpiReadDataAvailable
 3485              		.cfi_endproc
 3486              	.LFE179:
 3488              		.section	.text.HAL_QSPI_TxCpltCallback,"ax",%progbits
 3489              		.align	1
 3490              		.global	HAL_QSPI_TxCpltCallback
 3491              		.syntax unified
 3492              		.thumb
 3493              		.thumb_func
 3495              	HAL_QSPI_TxCpltCallback:
 3496              	.LVL234:
 3497              	.LFB180:
1276:Core/Src/z_qflash_W25QXXX.c **** 
1277:Core/Src/z_qflash_W25QXXX.c **** 
1278:Core/Src/z_qflash_W25QXXX.c **** void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *l_hqspi) {
 3498              		.loc 1 1278 59 is_stmt 1 view -0
 3499              		.cfi_startproc
 3500              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccBrB8pH.s 			page 92


 3501              		@ frame_needed = 0, uses_anonymous_args = 0
 3502              		@ link register save eliminated.
1279:Core/Src/z_qflash_W25QXXX.c **** 	if (l_hqspi==&FLASH_QSPI_PORT) {
 3503              		.loc 1 1279 2 view .LVU970
 3504              		.loc 1 1279 5 is_stmt 0 view .LVU971
 3505 0000 034B     		ldr	r3, .L309
 3506 0002 8342     		cmp	r3, r0
 3507 0004 00D0     		beq	.L308
 3508              	.L306:
1280:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=1;			//set QuadSPI port available flag
1281:Core/Src/z_qflash_W25QXXX.c **** 	}
1282:Core/Src/z_qflash_W25QXXX.c **** }
 3509              		.loc 1 1282 1 view .LVU972
 3510 0006 7047     		bx	lr
 3511              	.L308:
1280:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=1;			//set QuadSPI port available flag
 3512              		.loc 1 1280 3 is_stmt 1 view .LVU973
1280:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=1;			//set QuadSPI port available flag
 3513              		.loc 1 1280 16 is_stmt 0 view .LVU974
 3514 0008 024B     		ldr	r3, .L309+4
 3515 000a 0122     		movs	r2, #1
 3516 000c 1A70     		strb	r2, [r3]
 3517              		.loc 1 1282 1 view .LVU975
 3518 000e FAE7     		b	.L306
 3519              	.L310:
 3520              		.align	2
 3521              	.L309:
 3522 0010 00000000 		.word	hqspi
 3523 0014 00000000 		.word	QSpiAvailable
 3524              		.cfi_endproc
 3525              	.LFE180:
 3527              		.section	.text.HAL_QSPI_ErrorCallback,"ax",%progbits
 3528              		.align	1
 3529              		.global	HAL_QSPI_ErrorCallback
 3530              		.syntax unified
 3531              		.thumb
 3532              		.thumb_func
 3534              	HAL_QSPI_ErrorCallback:
 3535              	.LVL235:
 3536              	.LFB181:
1283:Core/Src/z_qflash_W25QXXX.c **** 
1284:Core/Src/z_qflash_W25QXXX.c **** 
1285:Core/Src/z_qflash_W25QXXX.c **** /************************************************************
1286:Core/Src/z_qflash_W25QXXX.c ****  * @BRIEF	set to -1 global QSPI port availability flag
1287:Core/Src/z_qflash_W25QXXX.c ****  * 			in case of reading data, set to -1 even
1288:Core/Src/z_qflash_W25QXXX.c ****  * 			the Data availability flag
1289:Core/Src/z_qflash_W25QXXX.c ****  ************************************************************/
1290:Core/Src/z_qflash_W25QXXX.c **** void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *l_hqspi){
 3537              		.loc 1 1290 57 is_stmt 1 view -0
 3538              		.cfi_startproc
 3539              		@ args = 0, pretend = 0, frame = 0
 3540              		@ frame_needed = 0, uses_anonymous_args = 0
 3541              		@ link register save eliminated.
1291:Core/Src/z_qflash_W25QXXX.c **** 	if (l_hqspi==&FLASH_QSPI_PORT) {
 3542              		.loc 1 1291 2 view .LVU977
 3543              		.loc 1 1291 5 is_stmt 0 view .LVU978
 3544 0000 064B     		ldr	r3, .L314
ARM GAS  /tmp/ccBrB8pH.s 			page 93


 3545 0002 8342     		cmp	r3, r0
 3546 0004 00D0     		beq	.L313
 3547              	.L311:
1292:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=-1;				//set QuadSPI port error
1293:Core/Src/z_qflash_W25QXXX.c **** 		if (!QSpiReadDataAvailable)		//if a data reading is running
1294:Core/Src/z_qflash_W25QXXX.c **** 			QSpiReadDataAvailable=-1; 	//notify the data reading failed
1295:Core/Src/z_qflash_W25QXXX.c **** 	}
1296:Core/Src/z_qflash_W25QXXX.c **** }
 3548              		.loc 1 1296 1 view .LVU979
 3549 0006 7047     		bx	lr
 3550              	.L313:
1292:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=-1;				//set QuadSPI port error
 3551              		.loc 1 1292 3 is_stmt 1 view .LVU980
1292:Core/Src/z_qflash_W25QXXX.c **** 		QSpiAvailable=-1;				//set QuadSPI port error
 3552              		.loc 1 1292 16 is_stmt 0 view .LVU981
 3553 0008 054B     		ldr	r3, .L314+4
 3554 000a FF22     		movs	r2, #255
 3555 000c 1A70     		strb	r2, [r3]
1293:Core/Src/z_qflash_W25QXXX.c **** 			QSpiReadDataAvailable=-1; 	//notify the data reading failed
 3556              		.loc 1 1293 3 is_stmt 1 view .LVU982
1293:Core/Src/z_qflash_W25QXXX.c **** 			QSpiReadDataAvailable=-1; 	//notify the data reading failed
 3557              		.loc 1 1293 7 is_stmt 0 view .LVU983
 3558 000e 054B     		ldr	r3, .L314+8
 3559 0010 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1293:Core/Src/z_qflash_W25QXXX.c **** 			QSpiReadDataAvailable=-1; 	//notify the data reading failed
 3560              		.loc 1 1293 6 view .LVU984
 3561 0012 002B     		cmp	r3, #0
 3562 0014 F7D1     		bne	.L311
1294:Core/Src/z_qflash_W25QXXX.c **** 	}
 3563              		.loc 1 1294 4 is_stmt 1 view .LVU985
1294:Core/Src/z_qflash_W25QXXX.c **** 	}
 3564              		.loc 1 1294 25 is_stmt 0 view .LVU986
 3565 0016 034B     		ldr	r3, .L314+8
 3566 0018 1A70     		strb	r2, [r3]
 3567              		.loc 1 1296 1 view .LVU987
 3568 001a F4E7     		b	.L311
 3569              	.L315:
 3570              		.align	2
 3571              	.L314:
 3572 001c 00000000 		.word	hqspi
 3573 0020 00000000 		.word	QSpiAvailable
 3574 0024 00000000 		.word	QSpiReadDataAvailable
 3575              		.cfi_endproc
 3576              	.LFE181:
 3578              		.section	.data.QSpiReadDataAvailable,"aw"
 3581              	QSpiReadDataAvailable:
 3582 0000 01       		.byte	1
 3583              		.section	.data.QSpiAvailable,"aw"
 3586              	QSpiAvailable:
 3587 0000 01       		.byte	1
 3588              		.text
 3589              	.Letext0:
 3590              		.file 2 "/opt/st/stm32cubeide_1.19.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
 3591              		.file 3 "/opt/st/stm32cubeide_1.19.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
 3592              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h753xx.h"
 3593              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 3594              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
ARM GAS  /tmp/ccBrB8pH.s 			page 94


 3595              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 3596              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_qspi.h"
 3597              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 3598              		.file 10 "<built-in>"
ARM GAS  /tmp/ccBrB8pH.s 			page 95


DEFINED SYMBOLS
                            *ABS*:00000000 z_qflash_W25QXXX.c
     /tmp/ccBrB8pH.s:20     .text.QFlash_IsQSPIAvailable:00000000 $t
     /tmp/ccBrB8pH.s:26     .text.QFlash_IsQSPIAvailable:00000000 QFlash_IsQSPIAvailable
     /tmp/ccBrB8pH.s:42     .text.QFlash_IsQSPIAvailable:00000008 $d
     /tmp/ccBrB8pH.s:3586   .data.QSpiAvailable:00000000 QSpiAvailable
     /tmp/ccBrB8pH.s:47     .text.QFlash_WaitForQSPIAvailable:00000000 $t
     /tmp/ccBrB8pH.s:53     .text.QFlash_WaitForQSPIAvailable:00000000 QFlash_WaitForQSPIAvailable
     /tmp/ccBrB8pH.s:117    .text.QFlash_WaitForQSPIAvailable:0000002c $d
     /tmp/ccBrB8pH.s:122    .text.QFlash_IsDataAvailable:00000000 $t
     /tmp/ccBrB8pH.s:128    .text.QFlash_IsDataAvailable:00000000 QFlash_IsDataAvailable
     /tmp/ccBrB8pH.s:144    .text.QFlash_IsDataAvailable:00000008 $d
     /tmp/ccBrB8pH.s:3581   .data.QSpiReadDataAvailable:00000000 QSpiReadDataAvailable
     /tmp/ccBrB8pH.s:149    .text.QFlash_WaitForDataAvailable:00000000 $t
     /tmp/ccBrB8pH.s:155    .text.QFlash_WaitForDataAvailable:00000000 QFlash_WaitForDataAvailable
     /tmp/ccBrB8pH.s:219    .text.QFlash_WaitForDataAvailable:0000002c $d
     /tmp/ccBrB8pH.s:224    .text.QFlash_DefaultCmd:00000000 $t
     /tmp/ccBrB8pH.s:230    .text.QFlash_DefaultCmd:00000000 QFlash_DefaultCmd
     /tmp/ccBrB8pH.s:277    .text.QFlash_Reset:00000000 $t
     /tmp/ccBrB8pH.s:283    .text.QFlash_Reset:00000000 QFlash_Reset
     /tmp/ccBrB8pH.s:403    .text.QFlash_Reset:00000078 $d
     /tmp/ccBrB8pH.s:409    .text.QFlash_ReadJedecID:00000000 $t
     /tmp/ccBrB8pH.s:415    .text.QFlash_ReadJedecID:00000000 QFlash_ReadJedecID
     /tmp/ccBrB8pH.s:534    .text.QFlash_ReadJedecID:0000006c $d
     /tmp/ccBrB8pH.s:541    .text.QFlash_ReadSFDP:00000000 $t
     /tmp/ccBrB8pH.s:547    .text.QFlash_ReadSFDP:00000000 QFlash_ReadSFDP
     /tmp/ccBrB8pH.s:672    .text.QFlash_ReadSFDP:00000078 $d
     /tmp/ccBrB8pH.s:679    .text.QFlash_WriteEnable:00000000 $t
     /tmp/ccBrB8pH.s:685    .text.QFlash_WriteEnable:00000000 QFlash_WriteEnable
     /tmp/ccBrB8pH.s:755    .text.QFlash_WriteEnable:00000040 $d
     /tmp/ccBrB8pH.s:761    .text.QFlash_WriteDisable:00000000 $t
     /tmp/ccBrB8pH.s:767    .text.QFlash_WriteDisable:00000000 QFlash_WriteDisable
     /tmp/ccBrB8pH.s:837    .text.QFlash_WriteDisable:00000040 $d
     /tmp/ccBrB8pH.s:843    .text.QFlash_ReadSR1:00000000 $t
     /tmp/ccBrB8pH.s:849    .text.QFlash_ReadSR1:00000000 QFlash_ReadSR1
     /tmp/ccBrB8pH.s:968    .text.QFlash_ReadSR1:0000006c $d
     /tmp/ccBrB8pH.s:975    .text.QFlash_ReadSR2:00000000 $t
     /tmp/ccBrB8pH.s:981    .text.QFlash_ReadSR2:00000000 QFlash_ReadSR2
     /tmp/ccBrB8pH.s:1100   .text.QFlash_ReadSR2:0000006c $d
     /tmp/ccBrB8pH.s:1107   .text.QFlash_ReadSR3:00000000 $t
     /tmp/ccBrB8pH.s:1113   .text.QFlash_ReadSR3:00000000 QFlash_ReadSR3
     /tmp/ccBrB8pH.s:1232   .text.QFlash_ReadSR3:0000006c $d
     /tmp/ccBrB8pH.s:1239   .text.QFlash_CheckSR1:00000000 $t
     /tmp/ccBrB8pH.s:1245   .text.QFlash_CheckSR1:00000000 QFlash_CheckSR1
     /tmp/ccBrB8pH.s:1311   .text.QFlash_WaitForWritingComplete:00000000 $t
     /tmp/ccBrB8pH.s:1317   .text.QFlash_WaitForWritingComplete:00000000 QFlash_WaitForWritingComplete
     /tmp/ccBrB8pH.s:1411   .text.QFlash_WaitForWritingComplete:00000058 $d
     /tmp/ccBrB8pH.s:1418   .text.QFlash_WriteSR2:00000000 $t
     /tmp/ccBrB8pH.s:1424   .text.QFlash_WriteSR2:00000000 QFlash_WriteSR2
     /tmp/ccBrB8pH.s:1549   .text.QFlash_WriteSR2:00000078 $d
     /tmp/ccBrB8pH.s:1556   .text.QFlash_WriteSR3:00000000 $t
     /tmp/ccBrB8pH.s:1562   .text.QFlash_WriteSR3:00000000 QFlash_WriteSR3
     /tmp/ccBrB8pH.s:1670   .text.QFlash_WriteSR3:0000006c $d
     /tmp/ccBrB8pH.s:1675   .text.QFlash_SErase4k:00000000 $t
     /tmp/ccBrB8pH.s:1681   .text.QFlash_SErase4k:00000000 QFlash_SErase4k
     /tmp/ccBrB8pH.s:1794   .text.QFlash_SErase4k:00000064 $d
     /tmp/ccBrB8pH.s:1800   .text.QFlash_BErase32k:00000000 $t
ARM GAS  /tmp/ccBrB8pH.s 			page 96


     /tmp/ccBrB8pH.s:1806   .text.QFlash_BErase32k:00000000 QFlash_BErase32k
     /tmp/ccBrB8pH.s:1919   .text.QFlash_BErase32k:00000064 $d
     /tmp/ccBrB8pH.s:1925   .text.QFlash_PowerDown:00000000 $t
     /tmp/ccBrB8pH.s:1931   .text.QFlash_PowerDown:00000000 QFlash_PowerDown
     /tmp/ccBrB8pH.s:2011   .text.QFlash_PowerDown:00000048 $d
     /tmp/ccBrB8pH.s:2017   .text.QFlash_PowerUp:00000000 $t
     /tmp/ccBrB8pH.s:2023   .text.QFlash_PowerUp:00000000 QFlash_PowerUp
     /tmp/ccBrB8pH.s:2103   .text.QFlash_PowerUp:00000048 $d
     /tmp/ccBrB8pH.s:2109   .text.QFlash_ReadDevID:00000000 $t
     /tmp/ccBrB8pH.s:2115   .text.QFlash_ReadDevID:00000000 QFlash_ReadDevID
     /tmp/ccBrB8pH.s:2239   .text.QFlash_ReadDevID:00000074 $d
     /tmp/ccBrB8pH.s:2246   .text.QFlash_ReadManufactutrerAndDevID:00000000 $t
     /tmp/ccBrB8pH.s:2252   .text.QFlash_ReadManufactutrerAndDevID:00000000 QFlash_ReadManufactutrerAndDevID
     /tmp/ccBrB8pH.s:2376   .text.QFlash_ReadManufactutrerAndDevID:00000074 $d
     /tmp/ccBrB8pH.s:2383   .text.QFlash_ChipSelect:00000000 $t
     /tmp/ccBrB8pH.s:2389   .text.QFlash_ChipSelect:00000000 QFlash_ChipSelect
     /tmp/ccBrB8pH.s:2411   .text.QFlash_ChipSelect:00000010 $d
     /tmp/ccBrB8pH.s:2416   .text.QFlash_ChipDeselect:00000000 $t
     /tmp/ccBrB8pH.s:2422   .text.QFlash_ChipDeselect:00000000 QFlash_ChipDeselect
     /tmp/ccBrB8pH.s:2444   .text.QFlash_ChipDeselect:00000010 $d
     /tmp/ccBrB8pH.s:2449   .text.QFlash_Init:00000000 $t
     /tmp/ccBrB8pH.s:2455   .text.QFlash_Init:00000000 QFlash_Init
     /tmp/ccBrB8pH.s:2615   .text.QFlash_Read:00000000 $t
     /tmp/ccBrB8pH.s:2621   .text.QFlash_Read:00000000 QFlash_Read
     /tmp/ccBrB8pH.s:2752   .text.QFlash_Read:00000074 $d
     /tmp/ccBrB8pH.s:2759   .text.QFlash_WriteASinglePage:00000000 $t
     /tmp/ccBrB8pH.s:2765   .text.QFlash_WriteASinglePage:00000000 QFlash_WriteASinglePage
     /tmp/ccBrB8pH.s:2899   .text.QFlash_WriteASinglePage:00000078 $d
     /tmp/ccBrB8pH.s:2906   .text.QFlash_Write:00000000 $t
     /tmp/ccBrB8pH.s:2912   .text.QFlash_Write:00000000 QFlash_Write
     /tmp/ccBrB8pH.s:3062   .text.QFlash_BErase64k:00000000 $t
     /tmp/ccBrB8pH.s:3068   .text.QFlash_BErase64k:00000000 QFlash_BErase64k
     /tmp/ccBrB8pH.s:3201   .text.QFlash_BErase64k:00000070 $d
     /tmp/ccBrB8pH.s:3207   .text.QFlash_ChipErase:00000000 $t
     /tmp/ccBrB8pH.s:3213   .text.QFlash_ChipErase:00000000 QFlash_ChipErase
     /tmp/ccBrB8pH.s:3324   .text.QFlash_ChipErase:00000068 $d
     /tmp/ccBrB8pH.s:3330   .text.DataReader_WaitForReceiveDone:00000000 $t
     /tmp/ccBrB8pH.s:3336   .text.DataReader_WaitForReceiveDone:00000000 DataReader_WaitForReceiveDone
     /tmp/ccBrB8pH.s:3350   .text.DataReader_ReadData:00000000 $t
     /tmp/ccBrB8pH.s:3356   .text.DataReader_ReadData:00000000 DataReader_ReadData
     /tmp/ccBrB8pH.s:3378   .text.DataReader_StartDMAReadData:00000000 $t
     /tmp/ccBrB8pH.s:3384   .text.DataReader_StartDMAReadData:00000000 DataReader_StartDMAReadData
     /tmp/ccBrB8pH.s:3406   .text.HAL_QSPI_CmdCpltCallback:00000000 $t
     /tmp/ccBrB8pH.s:3412   .text.HAL_QSPI_CmdCpltCallback:00000000 HAL_QSPI_CmdCpltCallback
     /tmp/ccBrB8pH.s:3439   .text.HAL_QSPI_CmdCpltCallback:00000010 $d
     /tmp/ccBrB8pH.s:3445   .text.HAL_QSPI_RxCpltCallback:00000000 $t
     /tmp/ccBrB8pH.s:3451   .text.HAL_QSPI_RxCpltCallback:00000000 HAL_QSPI_RxCpltCallback
     /tmp/ccBrB8pH.s:3482   .text.HAL_QSPI_RxCpltCallback:00000014 $d
     /tmp/ccBrB8pH.s:3489   .text.HAL_QSPI_TxCpltCallback:00000000 $t
     /tmp/ccBrB8pH.s:3495   .text.HAL_QSPI_TxCpltCallback:00000000 HAL_QSPI_TxCpltCallback
     /tmp/ccBrB8pH.s:3522   .text.HAL_QSPI_TxCpltCallback:00000010 $d
     /tmp/ccBrB8pH.s:3528   .text.HAL_QSPI_ErrorCallback:00000000 $t
     /tmp/ccBrB8pH.s:3534   .text.HAL_QSPI_ErrorCallback:00000000 HAL_QSPI_ErrorCallback
     /tmp/ccBrB8pH.s:3572   .text.HAL_QSPI_ErrorCallback:0000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
ARM GAS  /tmp/ccBrB8pH.s 			page 97


memset
HAL_QSPI_Command
HAL_Delay
hqspi
HAL_QSPI_Receive_DMA
HAL_QSPI_AutoPolling
HAL_QSPI_Transmit_DMA
HAL_QSPI_Transmit
HAL_GPIO_WritePin
