# vsim -sv_seed random -voptargs="+acc" -debugDB -c -suppress 7033 -l logs/simulation.log -do "do wave.do; run -all; quit" work.lab_03_tb_register_file 
# Start time: 17:15:19 on Feb 21,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.lab_03_tb_register_file(fast)
# Loading work.memory_pkg(fast)
# Loading work.register_file(fast)
# Loading work.register_file_ref(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# Sv_Seed = 1763151874
# do wave.do
#  run -all
# Test has been started
# 
# Test has been finished
# Number of errors:           0
# 
# ** Note: $finish    : ../lab_03_tb_register_file.sv(180)
#    Time: 1430 ns  Iteration: 1  Instance: /lab_03_tb_register_file
# End time: 17:15:20 on Feb 21,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
