strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f1ce4df71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1ce4de3d10>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1ce50aae90>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1ce515ee50>",
		fillcolor=turquoise,
		label="33:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:IF" -> "33:BL"	[cond="['amount', 'amount']",
		label="!(((amount == 2'b00) || (amount == 2'b11)))",
		lineno=27];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1ce4de6290>",
		fillcolor=turquoise,
		label="28:BL
q[0] <= q[63];
q[63:1] <= q[62:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ce4de6150>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f1ce8f45d10>]",
		style=filled,
		typ=Block];
	"27:IF" -> "28:BL"	[cond="['amount', 'amount']",
		label="((amount == 2'b00) || (amount == 2'b11))",
		lineno=27];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1ce4df7090>",
		fillcolor=turquoise,
		label="20:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ce4de3210>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"20:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1ce4de3610>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"40:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1ce4c98b50>",
		fillcolor=turquoise,
		label="40:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"41:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1ce4c989d0>",
		fillcolor=springgreen,
		label="41:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"40:BL" -> "41:IF"	[cond="[]",
		lineno=None];
	"34:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1ce4c984d0>",
		fillcolor=springgreen,
		label="34:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:BL" -> "34:IF"	[cond="[]",
		lineno=None];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1ce4d8e4d0>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:BL" -> "27:IF"	[cond="[]",
		lineno=None];
	"42:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1ce4c98ed0>",
		fillcolor=turquoise,
		label="42:BL
q[0] <= q[0];
q[63:1] <= q[63:1] >> 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ce4c98f50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f1ce4c985d0>]",
		style=filled,
		typ=Block];
	"41:IF" -> "42:BL"	[cond="['amount']",
		label="(amount == 2'b10)",
		lineno=41];
	"28:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1ce4d8ee90>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1ce4d8ebd0>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"19:IF" -> "20:BL"	[cond="['load']",
		label=load,
		lineno=19];
	"19:IF" -> "24:BL"	[cond="['load']",
		label="!(load)",
		lineno=19];
	"25:IF" -> "26:BL"	[cond="['ena']",
		label=ena,
		lineno=25];
	"35:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f1ce4c98dd0>",
		fillcolor=turquoise,
		label="35:BL
q[0] <= q[0];
q[63:1] <= q[63:1] << 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1ce4c98c90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f1ce4c98d90>]",
		style=filled,
		typ=Block];
	"35:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"34:IF" -> "40:BL"	[cond="['amount']",
		label="!((amount == 2'b01))",
		lineno=34];
	"34:IF" -> "35:BL"	[cond="['amount']",
		label="(amount == 2'b01)",
		lineno=34];
	"42:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "17:AL";
}
