
*** Running vivado
    with args -log apatb_Cipher_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source apatb_Cipher_top.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source apatb_Cipher_top.tcl -notrace
WARNING: [Project 1-153] The current project part 'xc7a100tcsg324-2' does not match with the 'XILINX.COM:AC701:PART0:1.3' board part settings. The project part will be reset to 'XILINX.COM:AC701:PART0:1.3' board part.
INFO: [Project 1-152] Project part set to artix7 (xc7a200tfbg676-2)
Command: link_design -top apatb_Cipher_top -part xc7a100tcsg324-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.srcs/sources_1/ip/Cipher_0/Cipher_0.dcp' for cell 'AESL_inst_Cipher'
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.srcs/constrs_1/imports/temp2/nexsys4_ddr.xdc]
Finished Parsing XDC File [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.srcs/constrs_1/imports/temp2/nexsys4_ddr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1550.762 ; gain = 352.188 ; free physical = 2901 ; free virtual = 13779
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1627.793 ; gain = 77.031 ; free physical = 2896 ; free virtual = 13774
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b5775cf4

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2097.223 ; gain = 0.000 ; free physical = 2507 ; free virtual = 13386
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b5775cf4

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2097.223 ; gain = 0.000 ; free physical = 2505 ; free virtual = 13384
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fcdcb69c

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2097.223 ; gain = 0.000 ; free physical = 2505 ; free virtual = 13384
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fcdcb69c

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2097.223 ; gain = 0.000 ; free physical = 2505 ; free virtual = 13384
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1fcdcb69c

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2097.223 ; gain = 0.000 ; free physical = 2505 ; free virtual = 13384
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2097.223 ; gain = 0.000 ; free physical = 2505 ; free virtual = 13384
Ending Logic Optimization Task | Checksum: 1fcdcb69c

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2097.223 ; gain = 0.000 ; free physical = 2505 ; free virtual = 13384

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.721 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1dee7d554

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2497 ; free virtual = 13375
Ending Power Optimization Task | Checksum: 1dee7d554

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2450.516 ; gain = 353.293 ; free physical = 2502 ; free virtual = 13381
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 899.754 ; free physical = 2502 ; free virtual = 13381
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2502 ; free virtual = 13382
INFO: [Common 17-1381] The checkpoint '/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.runs/impl_1/apatb_Cipher_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file apatb_Cipher_top_drc_opted.rpt -pb aes_top_drc_opted.pb -rpx aes_top_drc_opted.rpx
Command: report_drc -file apatb_Cipher_top_drc_opted.rpt -pb aes_top_drc_opted.pb -rpx aes_top_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.runs/impl_1/apatb_Cipher_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2492 ; free virtual = 13373
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 130937de4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2492 ; free virtual = 13373
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2495 ; free virtual = 13376

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dbc61e07

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2492 ; free virtual = 13372

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ad5be329

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2482 ; free virtual = 13363

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ad5be329

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2482 ; free virtual = 13363
Phase 1 Placer Initialization | Checksum: 1ad5be329

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2482 ; free virtual = 13363

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2307c65bd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2461 ; free virtual = 13342

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2307c65bd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2461 ; free virtual = 13342

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1103ac61b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2457 ; free virtual = 13337

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a4ff1aed

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2457 ; free virtual = 13338

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17e06b5db

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2457 ; free virtual = 13338

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bfc86935

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2456 ; free virtual = 13336

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2011b17b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2456 ; free virtual = 13336

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2011b17b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2456 ; free virtual = 13336
Phase 3 Detail Placement | Checksum: 2011b17b9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2454 ; free virtual = 13334

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1831f7d7d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1831f7d7d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2456 ; free virtual = 13336
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.925. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 181c6e54a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2456 ; free virtual = 13336
Phase 4.1 Post Commit Optimization | Checksum: 181c6e54a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2456 ; free virtual = 13336

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 181c6e54a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2455 ; free virtual = 13336

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 181c6e54a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2455 ; free virtual = 13336

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12c8bf785

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2455 ; free virtual = 13336
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12c8bf785

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2455 ; free virtual = 13336
Ending Placer Task | Checksum: 1018197c1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2472 ; free virtual = 13353
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2472 ; free virtual = 13353
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2471 ; free virtual = 13360
INFO: [Common 17-1381] The checkpoint '/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.runs/impl_1/apatb_Cipher_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file apatb_Cipher_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2462 ; free virtual = 13349
INFO: [runtcl-4] Executing : report_utilization -file apatb_Cipher_top_utilization_placed.rpt -pb aes_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2467 ; free virtual = 13354
INFO: [runtcl-4] Executing : report_control_sets -file apatb_Cipher_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2467 ; free virtual = 13354
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9d0db16e ConstDB: 0 ShapeSum: 6473e653 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10a136431

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2366 ; free virtual = 13208
Post Restoration Checksum: NetGraph: 61aa1218 NumContArr: a8695219 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10a136431

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2366 ; free virtual = 13208

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10a136431

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2334 ; free virtual = 13176

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10a136431

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2331 ; free virtual = 13173
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22028387d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2322 ; free virtual = 13164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.163  | TNS=0.000  | WHS=-0.152 | THS=-25.347|

Phase 2 Router Initialization | Checksum: 24e7dff30

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2320 ; free virtual = 13162

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 237a6e5b1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2319 ; free virtual = 13161

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.083  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17479c7e7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2317 ; free virtual = 13159
Phase 4 Rip-up And Reroute | Checksum: 17479c7e7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2317 ; free virtual = 13159

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17479c7e7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2317 ; free virtual = 13159

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17479c7e7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2317 ; free virtual = 13159
Phase 5 Delay and Skew Optimization | Checksum: 17479c7e7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2317 ; free virtual = 13159

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17c5daa1c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2322 ; free virtual = 13164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.148  | TNS=0.000  | WHS=0.114  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17c5daa1c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2322 ; free virtual = 13164
Phase 6 Post Hold Fix | Checksum: 17c5daa1c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2322 ; free virtual = 13164

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.539496 %
  Global Horizontal Routing Utilization  = 0.629511 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1afeabf33

Time (s): cpu = 00:01:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2322 ; free virtual = 13164

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1afeabf33

Time (s): cpu = 00:01:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2322 ; free virtual = 13164

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18a97c6ae

Time (s): cpu = 00:01:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2322 ; free virtual = 13164

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.148  | TNS=0.000  | WHS=0.114  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18a97c6ae

Time (s): cpu = 00:01:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2323 ; free virtual = 13165
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2357 ; free virtual = 13199

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2357 ; free virtual = 13199
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2450.516 ; gain = 0.000 ; free physical = 2341 ; free virtual = 13193
INFO: [Common 17-1381] The checkpoint '/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.runs/impl_1/apatb_Cipher_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file apatb_Cipher_top_drc_routed.rpt -pb aes_top_drc_routed.pb -rpx aes_top_drc_routed.rpx
Command: report_drc -file apatb_Cipher_top_drc_routed.rpt -pb aes_top_drc_routed.pb -rpx aes_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.runs/impl_1/apatb_Cipher_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file apatb_Cipher_top_methodology_drc_routed.rpt -pb aes_top_methodology_drc_routed.pb -rpx aes_top_methodology_drc_routed.rpx
Command: report_methodology -file apatb_Cipher_top_methodology_drc_routed.rpt -pb aes_top_methodology_drc_routed.pb -rpx aes_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.runs/impl_1/apatb_Cipher_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file apatb_Cipher_top_power_routed.rpt -pb aes_top_power_summary_routed.pb -rpx aes_top_power_routed.rpx
Command: report_power -file apatb_Cipher_top_power_routed.rpt -pb aes_top_power_summary_routed.pb -rpx aes_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file apatb_Cipher_top_route_status.rpt -pb aes_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file apatb_Cipher_top_timing_summary_routed.rpt -warn_on_violation  -rpx aes_top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file apatb_Cipher_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file apatb_Cipher_top_clock_utilization_routed.rpt
Command: write_bitstream -force apatb_Cipher_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./apatb_Cipher_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Feb  7 20:15:17 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2664.340 ; gain = 213.824 ; free physical = 2295 ; free virtual = 13154
INFO: [Common 17-206] Exiting Vivado at Fri Feb  7 20:15:17 2020...

*** Running vivado
    with args -log apatb_Cipher_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source apatb_Cipher_top.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source apatb_Cipher_top.tcl -notrace
Command: open_checkpoint apatb_Cipher_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1167.555 ; gain = 0.000 ; free physical = 3325 ; free virtual = 14104
INFO: [Netlist 29-17] Analyzing 324 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.runs/impl_1/.Xil/Vivado-23627-deepraj-Aurora-R4/dcp3/apatb_Cipher_top.xdc]
Finished Parsing XDC File [/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.runs/impl_1/.Xil/Vivado-23627-deepraj-Aurora-R4/dcp3/apatb_Cipher_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1472.207 ; gain = 2.000 ; free physical = 2969 ; free virtual = 13773
Restored from archive | CPU: 0.190000 secs | Memory: 3.492111 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1472.207 ; gain = 2.000 ; free physical = 2969 ; free virtual = 13773
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.3 (64-bit) build 2018833
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1473.207 ; gain = 305.652 ; free physical = 2975 ; free virtual = 13774
Command: write_bitstream -force apatb_Cipher_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./apatb_Cipher_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/media/deepraj/Work/workspace/Lecture/Hardwar_security/homework/tiny-AES-c/aes_test_3/aes_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Feb  7 20:18:07 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1924.055 ; gain = 450.848 ; free physical = 2938 ; free virtual = 13743
INFO: [Common 17-206] Exiting Vivado at Fri Feb  7 20:18:07 2020...
