// Seed: 154794169
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5
);
  logic id_6;
  always begin
    id_0 <= #1 id_2 != 1;
  end
  logic id_7;
  logic id_8;
  logic id_9, id_10, id_11;
  assign id_8 = 1'b0;
endmodule
