#//////////////////////////////////////////////////////////////////////////////////#
#//           Company: Centre for Hardware Security, TalTech (ESTONIA)           //#
#//        Engineer: Zain Ul Abidenen & Prof. Samuel Nascimento Pagliarini       //#
#//            Constraint file to force zeros/ones in reconfigurable LUTs        //#
#//                   Project Name: Obfuscation-based ASIC design                //#
#//                           Create Date: 2021-07-29 13:44:28                   //#
#//////////////////////////////////////////////////////////////////////////////////#
KEY = 1111111111101111111111111111111111111111111011111111111111101111111111111111111111111111111111101111111111111111111111111111111100000000000100001111111111111111000000000000000000000000000000000000010000000100010001000100010011111111000001001111111111111111000001000000010001000100010001001111111100000100111111111111111110111011101110111011101110111011101100000000000010111011101110111111111111111111111111111111111111111111111111111111111111101111000000000000000000000000000000000000000000101010001010100010101000000000000000000000000000000000000001000100010000001100110011001111101100000000000000000000000011111011111110111111001111110011000100010001000100010001000111110101010101011111010101010101111101000100110011000100010011001100010001001100110001001111111111110000000000000000000000000000000000000111011101110000000000000000000000000000000000000000000000001111111110111111111111111111111110001111111111111111100011111000111110001111111111111111111111111111111100010001000100010101010101011111000100010001111101010101010111110000000000000000011100000000000001110000000000000111000000000000000000000000011100000000000000000000011100000111000000000000000000000000000001110000011100000111000000000000000000000000000000001111111111111111111111111111111100000000000000001101110111111101
# instance (N223_OBUF_inst_i_2) LUT6 configured with h'FFEFFFFFFFEFFFEF
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N223_OBUF_inst_i_2/config_lut_mask_reg[63]/Q]
# instance (N329_OBUF_inst_i_1) LUT6 configured with h'FFFFFFFEFFFFFFFF
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_1/config_lut_mask_reg[63]/Q]
# instance (N329_OBUF_inst_i_12) LUT6 configured with h'0010FFFF00000000
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_12/config_lut_mask_reg[63]/Q]
# instance (N329_OBUF_inst_i_2) LUT6 configured with h'04044444FF04FFFF
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_2/config_lut_mask_reg[63]/Q]
# instance (N329_OBUF_inst_i_3) LUT6 configured with h'04044444FF04FFFF
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_3/config_lut_mask_reg[63]/Q]
# instance (N329_OBUF_inst_i_7) LUT6 configured with h'BBBBBBBBB000BBBB
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N329_OBUF_inst_i_7/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_2) LUT6 configured with h'FFFFFFFFFFFFFFEF
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_2/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_3) LUT6 configured with h'00000000002A2A2A
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_3/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_4) LUT6 configured with h'0000000004440CCC
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_4/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_5) LUT6 configured with h'FB000000FBFBF3F3
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_5/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_6) LUT6 configured with h'1111111F555F555F
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_6/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_7) LUT6 configured with h'44CC44CC44CC4FFF
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_7/config_lut_mask_reg[63]/Q]
# instance (N370_OBUF_inst_i_8) LUT6 configured with h'0000000007770000
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N370_OBUF_inst_i_8/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_1) LUT6 configured with h'00000000FFBFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_1/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_10) LUT 3 configured with h'8F
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_10/config_lut_mask_reg[7]/Q]
# instance (N421_OBUF_inst_i_4) LUT6 configured with h'FFF8F8F8FFFFFFFF
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_4/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_5) LUT6 configured with h'1111555F111F555F
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_5/config_lut_mask_reg[63]/Q]
# instance (N421_OBUF_inst_i_7) LUT6 configured with h'0000700070007000
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N421_OBUF_inst_i_7/config_lut_mask_reg[63]/Q]
# instance (N431_OBUF_inst_i_3) LUT6 configured with h'0007000007070000
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[31]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[32]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[33]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[39]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[40]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[41]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_3/config_lut_mask_reg[63]/Q]
# instance (N431_OBUF_inst_i_4) LUT6 configured with h'0007070700000000
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[34]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[35]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[36]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[37]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[38]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[42]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[43]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[44]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[45]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[46]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[50]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[51]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[52]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[54]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[55]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[56]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[57]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[61]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N431_OBUF_inst_i_4/config_lut_mask_reg[63]/Q]
# instance (N432_OBUF_inst_i_1) LUT6 configured with h'FFFFFFFF0000DDFD
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[18]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[19]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[21]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[24]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[26]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[28]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[30]/Q]
set_logic_zero [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[47]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[48]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[49]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[53]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[58]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[59]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[60]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[62]/Q]
set_logic_one [get_pins N432_OBUF_inst_i_1/config_lut_mask_reg[63]/Q]
