# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
# File: Z:\workspace\mestrado\sistemasVLSI\exercises\lab1_exp_3_DE0-Nano\seteseg-DE0-Nano.csv
# Generated on: Sun Jan 13 14:18:54 2013

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
led_out[6],Output,PIN_B1,1,B1_N0,,,,,
led_out[5],Output,PIN_F3,1,B1_N0,,,,,
led_out[4],Output,PIN_D1,1,B1_N0,,,,,
led_out[3],Output,PIN_A11,7,B7_N0,,,,,
led_out[2],Output,PIN_B13,7,B7_N0,,,,,
led_out[1],Output,PIN_A13,7,B7_N0,,,,,
led_out[0],Output,PIN_A15,7,B7_N0,,,,,
trigger,Input,PIN_J15,5,B5_N0,,,,,
