{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669819302325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669819302325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 22:41:42 2022 " "Processing started: Wed Nov 30 22:41:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669819302325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669819302325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DSD_FPGA_Lab -c DSD_FPGA_Lab " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DSD_FPGA_Lab -c DSD_FPGA_Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669819302325 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD_FPGA_Lab_6_1200mv_85c_slow.vho C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/ simulation " "Generated file DSD_FPGA_Lab_6_1200mv_85c_slow.vho in folder \"C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669819303044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD_FPGA_Lab_6_1200mv_0c_slow.vho C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/ simulation " "Generated file DSD_FPGA_Lab_6_1200mv_0c_slow.vho in folder \"C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669819303107 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD_FPGA_Lab_min_1200mv_0c_fast.vho C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/ simulation " "Generated file DSD_FPGA_Lab_min_1200mv_0c_fast.vho in folder \"C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669819303138 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD_FPGA_Lab.vho C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/ simulation " "Generated file DSD_FPGA_Lab.vho in folder \"C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669819303169 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD_FPGA_Lab_6_1200mv_85c_vhd_slow.sdo C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/ simulation " "Generated file DSD_FPGA_Lab_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669819303216 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD_FPGA_Lab_6_1200mv_0c_vhd_slow.sdo C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/ simulation " "Generated file DSD_FPGA_Lab_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669819303232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD_FPGA_Lab_min_1200mv_0c_vhd_fast.sdo C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/ simulation " "Generated file DSD_FPGA_Lab_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669819303247 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD_FPGA_Lab_vhd.sdo C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/ simulation " "Generated file DSD_FPGA_Lab_vhd.sdo in folder \"C:/Users/wangzhenghong/Desktop/DSD_FPGA_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1669819303310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669819303450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 22:41:43 2022 " "Processing ended: Wed Nov 30 22:41:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669819303450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669819303450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669819303450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669819303450 ""}
