
---------- Begin Simulation Statistics ----------
final_tick                               1132984812069                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114794                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382932                       # Number of bytes of host memory used
host_op_rate                                   129207                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21347.47                       # Real time elapsed on the host
host_tick_rate                                9061568                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2450565388                       # Number of instructions simulated
sim_ops                                    2758251525                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.193442                       # Number of seconds simulated
sim_ticks                                193441546200                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       706107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1412211                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     50.740966                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        29559424                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     58255540                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       468703                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     65655628                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2293092                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2294394                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1302                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        76558255                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         2866166                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           87                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         119193654                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        109758120                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       468556                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           73799700                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      28620284                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      5001649                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6605417                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    450565387                       # Number of instructions committed
system.switch_cpus.commit.committedOps      507250650                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    462810596                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.096022                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.176721                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    299944860     64.81%     64.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     68754305     14.86%     79.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     36013733      7.78%     87.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8722722      1.88%     89.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      7259616      1.57%     90.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3267428      0.71%     91.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5630699      1.22%     92.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4596949      0.99%     93.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     28620284      6.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    462810596                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      2796352                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         467077414                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             113536662                       # Number of loads committed
system.switch_cpus.commit.membars             5557368                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    299151162     58.98%     58.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     28341661      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       555717      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    113536662     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     65665448     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    507250650                       # Class of committed instruction
system.switch_cpus.commit.refs              179202110                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           8596584                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           450565387                       # Number of Instructions Simulated
system.switch_cpus.committedOps             507250650                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.029570                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.029570                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     370087299                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           166                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     28711039                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      520666102                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         20928289                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          46581157                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         475476                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           637                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      25815373                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            76558255                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          44520585                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             418787195                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         28869                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              471955716                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          213                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          951246                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.165036                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     44624541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     34718682                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.017390                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    463887595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.146085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.531261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        362540328     78.15%     78.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         17513046      3.78%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6443281      1.39%     83.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         10311769      2.22%     85.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          8617847      1.86%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          5190362      1.12%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6285067      1.35%     89.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3701075      0.80%     90.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         43284820      9.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    463887595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       472281                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         74088656                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.113428                       # Inst execution rate
system.switch_cpus.iew.exec_refs            186833732                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           65813281                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        71618955                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     115342755                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      5019319                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        67663                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     66067642                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    513845613                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     121020451                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       945294                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     516506611                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        2415663                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      17913410                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         475476                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      21285822                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        45081                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      7175039                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9929                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      6226572                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1806089                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       402183                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         9929                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        63377                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       408904                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         450312935                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             509246559                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.678427                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         305504421                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.097778                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              509549673                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        664453151                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       387659085                       # number of integer regfile writes
system.switch_cpus.ipc                       0.971279                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.971279                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           25      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     301303932     58.23%     58.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     28345982      5.48%     63.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        555717      0.11%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    121395563     23.46%     87.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     65850688     12.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      517451910                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8942817                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017282                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1113170     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4484892     50.15%     62.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3344755     37.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      512126596                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1479780222                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    500649135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    511824842                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          508826293                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         517451910                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      5019320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6594933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        10742                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        17671                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5592528                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    463887595                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.115468                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.814001                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    266043019     57.35%     57.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     84328908     18.18%     75.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     36970468      7.97%     83.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     22079857      4.76%     88.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19210254      4.14%     92.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     12824496      2.76%     95.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     10596167      2.28%     97.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6273411      1.35%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5561015      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    463887595                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.115466                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       14268106                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     27964747                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      8597424                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      8625631                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     14562342                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3620303                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    115342755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     66067642                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       537144074                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       20006560                       # number of misc regfile writes
system.switch_cpus.numCycles                463888600                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       136369557                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     507149023                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       59987404                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         30675401                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9700237                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         58663                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     814706436                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      517563761                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    518865480                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          61140028                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10373476                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         475476                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      90996542                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         11716427                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    667021315                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    144230584                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      6148231                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         159487661                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      5036688                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      5741812                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            948046262                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1028789191                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          5731105                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2866356                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1038756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           42                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2077512                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             42                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             659498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       411187                       # Transaction distribution
system.membus.trans_dist::CleanEvict           294917                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46609                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46609                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        659498                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1067459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1050859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2118318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2118318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     71915136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     71098496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    143013632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               143013632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            706107                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  706107    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              706107                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2710804628                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2683957013                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6612788992                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1132984812069                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            992147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       823404                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          921459                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46609                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46609                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       992108                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3116151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3116268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    185719552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              185729536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          706146                       # Total snoops (count)
system.tol2bus.snoopTraffic                  52631936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1744902                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005134                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1744856    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     46      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1744902                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1553965512                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2165724945                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     45542912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          45544960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     26370176                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       26370176                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       355804                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             355820                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       206017                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            206017                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        10587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    235435008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            235445595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        10587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     136321160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           136321160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     136321160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        10587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    235435008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           371766755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    412034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    709480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000131983806                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        23021                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        23021                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1317857                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            389370                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     355820                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    206017                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   711640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  412034                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  2128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           132834                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            69679                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10136                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            56832                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            79426                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            25696                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            12856                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            11402                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            14490                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            11084                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            6340                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           12846                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           14856                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           45458                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           78080                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          127497                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            68933                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            58656                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            45574                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            69418                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            17366                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            2170                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           10886                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           69500                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           69500                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.04                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  9480991218                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3547560000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            22784341218                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    13362.69                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32112.69                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  567154                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 359628                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                79.94                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.28                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               711640                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              412034                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 353729                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 353675                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1055                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1045                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 21685                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 21695                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 23093                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 23115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 23058                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 23038                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 23052                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 23050                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 23021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 23023                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 23027                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 23025                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 23021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 23021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 23021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 23021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 23021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 23021                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       194742                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   368.567397                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   265.477062                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   310.293475                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1929      0.99%      0.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        90072     46.25%     47.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        25613     13.15%     60.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        22941     11.78%     72.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        10285      5.28%     77.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         8146      4.18%     81.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         8465      4.35%     85.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         7052      3.62%     89.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        20239     10.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       194742                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        23021                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     30.820208                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    29.784059                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.298904                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          447      1.94%      1.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         3833     16.65%     18.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         4458     19.36%     37.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         4563     19.82%     57.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         3134     13.61%     71.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         2568     11.16%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         1967      8.54%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1277      5.55%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          365      1.59%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          146      0.63%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          108      0.47%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          138      0.60%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           14      0.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        23021                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        23021                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.897528                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.890267                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.496174                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1325      5.76%      5.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              10      0.04%      5.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           21531     93.53%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              11      0.05%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             143      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        23021                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              45408768                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 136192                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               26369216                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               45544960                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            26370176                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      234.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      136.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   235.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   136.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.90                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.06                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 193441455711                       # Total gap between requests
system.mem_ctrls0.avgGap                    344301.74                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     45406720                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     26369216                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 10587.177574989833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 234730960.809493362904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 136316197.414679259062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       711608                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       412034                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1429064                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  22782912154                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4443846621779                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     44658.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     32016.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  10785145.45                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   82.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           611305380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           324901335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         2218048140                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         793815840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    15269501520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     61044768450                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     22872443040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      103134783705                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       533.157358                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  58887735881                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   6459180000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 128094630319                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           779202480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           414140760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2847867540                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1356902460                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    15269501520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     74639458830                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     11427264000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      106734337590                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       551.765325                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  29022240149                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   6459180000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 157960126051                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     44833920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          44836736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     26261760                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       26261760                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       350265                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             350287                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       205170                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            205170                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        14557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    231769860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            231784417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        14557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           14557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     135760701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           135760701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     135760701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        14557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    231769860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           367545118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    410340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    700530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000095673542                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        22864                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        22864                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1303373                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            387967                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     350287                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    205170                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   700574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  410340                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           130714                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            72838                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            13216                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            54480                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            80914                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            24084                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            12132                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            13032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            16840                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            8330                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            9946                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            8694                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           37660                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           76764                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          131492                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            69486                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            58634                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            46635                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            69408                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            17366                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            9768                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           69494                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           69504                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  9551548042                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3502870000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            22687310542                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    13633.89                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               32383.89                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  561911                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 361038                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                80.21                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.99                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               700574                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              410340                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 350039                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 350081                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    245                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    203                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 21669                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 21716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 23002                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 23211                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 23079                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 22920                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 22983                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 22933                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 22904                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 22913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 22875                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 22867                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 22866                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 22865                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 22864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 22864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 22864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 22864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    57                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       187931                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   378.304293                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   271.255405                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   317.138642                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1341      0.71%      0.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        86119     45.82%     46.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        23687     12.60%     59.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        22239     11.83%     70.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         9303      4.95%     75.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         9241      4.92%     80.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         7384      3.93%     84.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         6807      3.62%     88.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        21810     11.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       187931                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        22864                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.640133                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.801275                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     7.204194                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15           64      0.28%      0.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17           95      0.42%      0.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19          194      0.85%      1.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         1020      4.46%      6.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         2029      8.87%     14.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         2614     11.43%     26.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         2634     11.52%     37.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         1889      8.26%     46.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         1872      8.19%     54.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         2203      9.64%     63.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         2010      8.79%     72.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37         1388      6.07%     78.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39         1274      5.57%     84.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41         1296      5.67%     90.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43          992      4.34%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-45          671      2.93%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47          454      1.99%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-49           44      0.19%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::50-51          100      0.44%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-53           19      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::54-55            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-57            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        22864                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        22864                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.945723                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.937220                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.545672                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1149      5.03%      5.03% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              47      0.21%      5.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           21101     92.29%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              48      0.21%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             510      2.23%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               9      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        22864                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              44836736                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               26259904                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               44836736                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            26261760                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      231.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      135.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   231.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   135.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.87                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.81                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.06                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 193441285992                       # Total gap between requests
system.mem_ctrls1.avgGap                    348256.10                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     44833920                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     26259904                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 14557.369165611022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 231769859.581488370895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 135751106.811614185572                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       700530                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       410340                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1882342                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  22685428200                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4491526313884                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     42780.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     32383.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  10945865.17                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   83.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           566287680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           300977655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         2161692120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         776642040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    15269501520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     60660851220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     23198715360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      102934667595                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       532.122854                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  59733217289                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   6459180000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 127249148911                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           775575360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           412220490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2840406240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1365181380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    15269501520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     74064027870                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     11911813440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      106638726300                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       551.271060                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  30273627350                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   6459180000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 156708738850                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       332648                       # number of demand (read+write) hits
system.l2.demand_hits::total                   332649                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       332648                       # number of overall hits
system.l2.overall_hits::total                  332649                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       706069                       # number of demand (read+write) misses
system.l2.demand_misses::total                 706107                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       706069                       # number of overall misses
system.l2.overall_misses::total                706107                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3622896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  58525029264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      58528652160                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3622896                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  58525029264                       # number of overall miss cycles
system.l2.overall_miss_latency::total     58528652160                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1038717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1038756                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1038717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1038756                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.679751                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.679762                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.679751                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.679762                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95339.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82888.541012                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82889.211069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95339.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82888.541012                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82889.211069                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              411187                       # number of writebacks
system.l2.writebacks::total                    411187                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       706069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            706107                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       706069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           706107                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3297362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  52497460393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52500757755                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3297362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  52497460393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52500757755                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.679751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.679762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.679751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.679762                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 86772.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74351.742384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74352.410832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 86772.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74351.742384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74352.410832                       # average overall mshr miss latency
system.l2.replacements                         706146                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       412217                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           412217                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       412217                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       412217                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data        46609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46609                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3728713920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3728713920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        46609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79999.869553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79999.869553                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        46609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3330273820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3330273820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71451.303825                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71451.303825                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3622896                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3622896                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95339.368421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95339.368421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3297362                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3297362                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 86772.684211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86772.684211                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       332648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            332648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       659460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          659460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  54796315344                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  54796315344                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       992108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        992108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.664706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.664706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83092.705159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83092.705159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       659460                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       659460                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  49167186573                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  49167186573                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.664706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.664706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74556.738199                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74556.738199                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                     2939046                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    707170                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.156067                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.031313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        84.278401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.029803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   939.660483                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.082303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.917637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          428                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33946274                       # Number of tag accesses
system.l2.tags.data_accesses                 33946274                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939543265869                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   193441546200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     44520529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2046620217                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099688                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     44520529                       # number of overall hits
system.cpu.icache.overall_hits::total      2046620217                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            851                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          796                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.cpu.icache.overall_misses::total           851                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4718772                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4718772                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4718772                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4718772                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     44520584                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2046621068                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     44520584                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2046621068                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85795.854545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5544.972973                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85795.854545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5544.972973                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   125.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          211                       # number of writebacks
system.cpu.icache.writebacks::total               211                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3681276                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3681276                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3681276                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3681276                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 94391.692308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94391.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 94391.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94391.692308                       # average overall mshr miss latency
system.cpu.icache.replacements                    211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     44520529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2046620217                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           55                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           851                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4718772                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4718772                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     44520584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2046621068                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85795.854545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5544.972973                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3681276                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3681276                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 94391.692308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94391.692308                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.653298                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2046621052                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               835                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2451043.176048                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.438217                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.215080                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989484                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.009960                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79818222487                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79818222487                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721718997                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    159814954                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        881533951                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721718997                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    159814954                       # number of overall hits
system.cpu.dcache.overall_hits::total       881533951                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7506327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      4106143                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11612470                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7506327                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      4106143                       # number of overall misses
system.cpu.dcache.overall_misses::total      11612470                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 284409010332                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 284409010332                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 284409010332                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 284409010332                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729225324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    163921097                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    893146421                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729225324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    163921097                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    893146421                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.025050                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.025050                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013002                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69264.273147                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24491.689566                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69264.273147                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24491.689566                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      7699341                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           45089                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          171                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   170.758744                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5515525                       # number of writebacks
system.cpu.dcache.writebacks::total           5515525                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      3067435                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3067435                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      3067435                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3067435                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1038708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1038708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1038708                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1038708                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  62736811830                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  62736811830                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  62736811830                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  62736811830                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001163                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60398.891536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60398.891536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60398.891536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60398.891536                       # average overall mshr miss latency
system.cpu.dcache.replacements                8544834                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442229653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     99134334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       541363987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3791293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4057814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7849107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 280472947332                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 280472947332                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    446020946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    103192148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    549213094                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.039323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69119.222156                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35733.102802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      3019133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3019133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1038681                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1038681                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  62733849462                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62733849462                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60397.609528                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60397.609528                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279489344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     60680620                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      340169964                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        48329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3763363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3936063000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3936063000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283204378                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     60728949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    343933327                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000796                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81443.088001                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1045.889807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        48302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        48302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           27                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           27                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      2962368                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2962368                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 109717.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109717.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20101444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5001644                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     25103088                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           46                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1464087                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1464087                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20101490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5001662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     25103152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 81338.166667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 22876.359375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       653022                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       653022                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        72558                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72558                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20101490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5001640                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     25103130                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20101490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5001640                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     25103130                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1132984812069                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998787                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           940285259                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8545090                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.038076                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   220.830777                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    35.168010                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.862620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.137375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30195831586                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30195831586                       # Number of data accesses

---------- End Simulation Statistics   ----------
