git clone --depth 1 --no-tags https://github.com/nickh2000/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458645487
git clone --depth 1 --no-tags https://github.com/Ramjip012/Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462180616
git clone --depth 1 --no-tags https://github.com/Emmagon/FPGA_ALTERA_MAX10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462409771
git clone --depth 1 --no-tags https://github.com/dicethrow/amtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462652391
git clone --depth 1 --no-tags https://github.com/shreyshakti/Activity---Simulation-based-Verification-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462746845
git clone --depth 1 --no-tags https://github.com/SachinRatnam/synchronous-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460809780
git clone --depth 1 --no-tags https://github.com/QuaATran/comp_arch_lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460698137
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460343600
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2012.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460341694
git clone --depth 1 --no-tags https://github.com/JuanSandu/iCE40-HX8K_robotics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458841681
git clone --depth 1 --no-tags https://github.com/zixuan-pei/CPEN391-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458904801
git clone --depth 1 --no-tags https://github.com/Ragebone/max10DebuggTool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459736047
git clone --depth 1 --no-tags https://github.com/108062138/LOGICLAB01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459925210
git clone --depth 1 --no-tags https://github.com/navaneethans/sdcard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463409992
git clone --depth 1 --no-tags https://github.com/ZackReeves/Tank_Mayhem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463188466
git clone --depth 1 --no-tags https://github.com/permissiondhr/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463354955
git clone --depth 1 --no-tags https://github.com/Yfeng-44/combinator.chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463333282
git clone --depth 1 --no-tags https://github.com/madrat01/ECE755_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463333500
git clone --depth 1 --no-tags https://github.com/WenjunMarvin/EC311_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462973934
git clone --depth 1 --no-tags https://github.com/alanlicz/EE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457238426
git clone --depth 1 --no-tags https://github.com/AhmedElDaly9/Single-Cycle-32-bit-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466537341
git clone --depth 1 --no-tags https://github.com/gvidasdj/test2_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460486086
git clone --depth 1 --no-tags https://github.com/TechDevSubhopriyo/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460526881
git clone --depth 1 --no-tags https://github.com/tigrank15/engr378-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462999638
git clone --depth 1 --no-tags https://github.com/vivekladhe37/auto_script.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466262929
git clone --depth 1 --no-tags https://github.com/Rylan-Bumbasi/MIPSMulticycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466553154
git clone --depth 1 --no-tags https://github.com/tv516/Audio-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468080147
git clone --depth 1 --no-tags https://github.com/meihuikkk/50002-FPGA-16bits-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467536189
git clone --depth 1 --no-tags https://github.com/Charaan27/3_bit_flash_adc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468009344
git clone --depth 1 --no-tags https://github.com/buchtawill/FPGA_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468034983
git clone --depth 1 --no-tags https://github.com/tinyynoob/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465392204
git clone --depth 1 --no-tags https://github.com/jlebental/Verilog_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468502834
git clone --depth 1 --no-tags https://github.com/shakilop/Nikita_APS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467271815
git clone --depth 1 --no-tags https://github.com/MaxMorning/Yttrium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464465822
git clone --depth 1 --no-tags https://github.com/KafleDikshya/DigitalLogicVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461784304
git clone --depth 1 --no-tags https://github.com/BowmanChow/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463744947
git clone --depth 1 --no-tags https://github.com/navaneethans/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463769839
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461107065
git clone --depth 1 --no-tags https://github.com/Shivanesh13/Router-1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464159288
git clone --depth 1 --no-tags https://github.com/Zmz03/verilog_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455771532
git clone --depth 1 --no-tags https://github.com/thebigshed/TinyFPGA-A2-Blinking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456099881
git clone --depth 1 --no-tags https://github.com/TylerYChin/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456390011
git clone --depth 1 --no-tags https://github.com/jayeffe/REAL-TIME-PROCESSING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458167380
git clone --depth 1 --no-tags https://github.com/MatanEck/Advanced-Computer-Architecture-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456546886
git clone --depth 1 --no-tags https://github.com/Jamie1020/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458426127
git clone --depth 1 --no-tags https://github.com/Steven-Beller/CS385-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457268935
git clone --depth 1 --no-tags https://github.com/xiaolinwu/dnn-accelerator-syn1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459436765
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2007.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460339495
git clone --depth 1 --no-tags https://github.com/carelmen/vt_scan_debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462233202
git clone --depth 1 --no-tags https://github.com/PhanQuocLinh/Project_Keccak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462537225
git clone --depth 1 --no-tags https://github.com/hakannsimsek/Microprocessor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462187563
git clone --depth 1 --no-tags https://github.com/lakwsh/risc-v-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459571218
git clone --depth 1 --no-tags https://github.com/carlosmgv02/ECPrac1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463121101
git clone --depth 1 --no-tags https://github.com/gavinwu001/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465932303
git clone --depth 1 --no-tags https://github.com/mariacristina-s/VERILOG-Baggage-Drop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465668898
git clone --depth 1 --no-tags https://github.com/WenWeiHsueh/icc_hsueh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465144594
git clone --depth 1 --no-tags https://github.com/giumaug/verilog_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466788755
git clone --depth 1 --no-tags https://github.com/stopaimme/Approxmult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467849180
git clone --depth 1 --no-tags https://github.com/zien2017/MIPS_processor_and_Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461100596
git clone --depth 1 --no-tags https://github.com/youssefalarnaouty/HDL_Testbenching.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456599945
git clone --depth 1 --no-tags https://github.com/TAKE72K/HDLPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461676592
git clone --depth 1 --no-tags https://github.com/ioana-roxana-b/Baggage-drop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464222769
git clone --depth 1 --no-tags https://github.com/ioana-roxana-b/Maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465447475
git clone --depth 1 --no-tags https://github.com/os-fpga/yosys-rs-plugin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456651322
git clone --depth 1 --no-tags https://github.com/Zhenghong-C-LM/FPGA_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458986136
git clone --depth 1 --no-tags https://github.com/921948156/jpeg_decode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459611327
git clone --depth 1 --no-tags https://github.com/hank17168/2021_Fall_NTUST_Digital-System-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461410580
git clone --depth 1 --no-tags https://github.com/SadiqJohn/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461985241
git clone --depth 1 --no-tags https://github.com/apnatvar/FSM-MiniALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461569093
git clone --depth 1 --no-tags https://github.com/OmarAlHaj24/N-Bit-Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461893221
git clone --depth 1 --no-tags https://github.com/luminita02/Cortex-M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461862438
git clone --depth 1 --no-tags https://github.com/AbdelrahmanHamdyy/Combinational-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460664642
git clone --depth 1 --no-tags https://github.com/JacobLeeo/Mips32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461114198
git clone --depth 1 --no-tags https://github.com/ronchen210402/2021_ICCAD_contest_P1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455884547
git clone --depth 1 --no-tags https://github.com/zgw598243565/Order-Statistics-Filters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456824115
git clone --depth 1 --no-tags https://github.com/hasinidilanka/Verilog_Helper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456715008
git clone --depth 1 --no-tags https://github.com/spockman66/CPU_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457153095
git clone --depth 1 --no-tags https://github.com/edft56/custom_riscV_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457035699
git clone --depth 1 --no-tags https://github.com/jlebental/Verilog_MIPS_MC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468511979
git clone --depth 1 --no-tags https://github.com/hohilwik/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468256947
git clone --depth 1 --no-tags https://github.com/Mun3em74/Single-cycle-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466442908
git clone --depth 1 --no-tags https://github.com/vvvverre/caravel_labs_search.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466874195
git clone --depth 1 --no-tags https://github.com/tgknyhn/MiniMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458134463
git clone --depth 1 --no-tags https://github.com/darthajFox/synt_trial_task_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458194387
git clone --depth 1 --no-tags https://github.com/Mohamed5620/mips-32bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458755768
git clone --depth 1 --no-tags https://github.com/Torney32/CALab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459827502
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2008.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460339843
git clone --depth 1 --no-tags https://github.com/rohitaswchoudhary/Verilog_VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464446461
git clone --depth 1 --no-tags https://github.com/Gabriel022/LFSR-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463435800
git clone --depth 1 --no-tags https://github.com/MohamedH-Adly/day-3-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464625761
git clone --depth 1 --no-tags https://github.com/irisowo/CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464642225
git clone --depth 1 --no-tags https://github.com/Perinze/verilog-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465619834
git clone --depth 1 --no-tags https://github.com/eneshasani1/SingleCycleDatapath_16bit_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465464000
git clone --depth 1 --no-tags https://github.com/SachinRatnam/Traffic-Signal-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464203699
git clone --depth 1 --no-tags https://github.com/visionvlsi/qpoint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464065050
git clone --depth 1 --no-tags https://github.com/Rumali-Siddiqua/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464167851
git clone --depth 1 --no-tags https://github.com/ashaki345/Barrel_Shifter_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463991062
git clone --depth 1 --no-tags https://github.com/sdh429856237/systolic_array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466789377
git clone --depth 1 --no-tags https://github.com/hugodiasg/mpw5_ask-modulator_impedance-transformer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466775898
