<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /><span id="L259">259</span><br /><span id="L260">260</span><br /><span id="L261">261</span><br /><span id="L262">262</span><br /><span id="L263">263</span><br /><span id="L264">264</span><br /><span id="L265">265</span><br /><span id="L266">266</span><br /><span id="L267">267</span><br /><span id="L268">268</span><br /><span id="L269">269</span><br /><span id="L270">270</span><br /><span id="L271">271</span><br /><span id="L272">272</span><br /><span id="L273">273</span><br /><span id="L274">274</span><br /><span id="L275">275</span><br /><span id="L276">276</span><br /><span id="L277">277</span><br /><span id="L278">278</span><br /><span id="L279">279</span><br /><span id="L280">280</span><br /><span id="L281">281</span><br /><span id="L282">282</span><br /><span id="L283">283</span><br /><span id="L284">284</span><br /><span id="L285">285</span><br /><span id="L286">286</span><br /><span id="L287">287</span><br /><span id="L288">288</span><br /><span id="L289">289</span><br /><span id="L290">290</span><br /><span id="L291">291</span><br /><span id="L292">292</span><br /><span id="L293">293</span><br /><span id="L294">294</span><br /><span id="L295">295</span><br /><span id="L296">296</span><br /><span id="L297">297</span><br /><span id="L298">298</span><br /><span id="L299">299</span><br /><span id="L300">300</span><br /><span id="L301">301</span><br /><span id="L302">302</span><br /><span id="L303">303</span><br /><span id="L304">304</span><br /><span id="L305">305</span><br /><span id="L306">306</span><br /><span id="L307">307</span><br /><span id="L308">308</span><br /><span id="L309">309</span><br /><span id="L310">310</span><br /><span id="L311">311</span><br /><span id="L312">312</span><br /><span id="L313">313</span><br /><span id="L314">314</span><br /><span id="L315">315</span><br /><span id="L316">316</span><br /><span id="L317">317</span><br /><span id="L318">318</span><br /><span id="L319">319</span><br /><span id="L320">320</span><br /><span id="L321">321</span><br /><span id="L322">322</span><br /><span id="L323">323</span><br /><span id="L324">324</span><br /><span id="L325">325</span><br /><span id="L326">326</span><br /><span id="L327">327</span><br /><span id="L328">328</span><br /><span id="L329">329</span><br /><span id="L330">330</span><br /><span id="L331">331</span><br /><span id="L332">332</span><br /><span id="L333">333</span><br /><span id="L334">334</span><br /><span id="L335">335</span><br /><span id="L336">336</span><br /><span id="L337">337</span><br /><span id="L338">338</span><br /><span id="L339">339</span><br /><span id="L340">340</span><br /><span id="L341">341</span><br /><span id="L342">342</span><br /><span id="L343">343</span><br /><span id="L344">344</span><br /><span id="L345">345</span><br /><span id="L346">346</span><br /><span id="L347">347</span><br /><span id="L348">348</span><br /><span id="L349">349</span><br /><span id="L350">350</span><br /><span id="L351">351</span><br /><span id="L352">352</span><br /><span id="L353">353</span><br /><span id="L354">354</span><br /><span id="L355">355</span><br /><span id="L356">356</span><br /><span id="L357">357</span><br /><span id="L358">358</span><br /><span id="L359">359</span><br /><span id="L360">360</span><br /><span id="L361">361</span><br /><span id="L362">362</span><br /><span id="L363">363</span><br /><span id="L364">364</span><br /><span id="L365">365</span><br /><span id="L366">366</span><br /><span id="L367">367</span><br /><span id="L368">368</span><br /><span id="L369">369</span><br /><span id="L370">370</span><br /><span id="L371">371</span><br /><span id="L372">372</span><br /><span id="L373">373</span><br /><span id="L374">374</span><br /><span id="L375">375</span><br /><span id="L376">376</span><br /><span id="L377">377</span><br /><span id="L378">378</span><br /><span id="L379">379</span><br /><span id="L380">380</span><br /><span id="L381">381</span><br /><span id="L382">382</span><br /><span id="L383">383</span><br /><span id="L384">384</span><br /><span id="L385">385</span><br /><span id="L386">386</span><br /><span id="L387">387</span><br /><span id="L388">388</span><br /><span id="L389">389</span><br /><span id="L390">390</span><br /><span id="L391">391</span><br /><span id="L392">392</span><br /><span id="L393">393</span><br /><span id="L394">394</span><br /><span id="L395">395</span><br /><span id="L396">396</span><br /><span id="L397">397</span><br /><span id="L398">398</span><br /><span id="L399">399</span><br /><span id="L400">400</span><br /><span id="L401">401</span><br /><span id="L402">402</span><br /><span id="L403">403</span><br /><span id="L404">404</span><br /><span id="L405">405</span><br /><span id="L406">406</span><br /><span id="L407">407</span><br /><span id="L408">408</span><br /><span id="L409">409</span><br /><span id="L410">410</span><br /><span id="L411">411</span><br /><span id="L412">412</span><br /><span id="L413">413</span><br /><span id="L414">414</span><br /><span id="L415">415</span><br /><span id="L416">416</span><br /><span id="L417">417</span><br /><span id="L418">418</span><br /><span id="L419">419</span><br /><span id="L420">420</span><br /><span id="L421">421</span><br /><span id="L422">422</span><br /><span id="L423">423</span><br /><span id="L424">424</span><br /><span id="L425">425</span><br /><span id="L426">426</span><br /><span id="L427">427</span><br /><span id="L428">428</span><br /><span id="L429">429</span><br /><span id="L430">430</span><br /><span id="L431">431</span><br /><span id="L432">432</span><br /><span id="L433">433</span><br /><span id="L434">434</span><br /><span id="L435">435</span><br /><span id="L436">436</span><br /><span id="L437">437</span><br /><span id="L438">438</span><br /><span id="L439">439</span><br /><span id="L440">440</span><br /><span id="L441">441</span><br /><span id="L442">442</span><br /><span id="L443">443</span><br /><span id="L444">444</span><br /><span id="L445">445</span><br /><span id="L446">446</span><br /><span id="L447">447</span><br /><span id="L448">448</span><br /><span id="L449">449</span><br /><span id="L450">450</span><br /><span id="L451">451</span><br /><span id="L452">452</span><br /><span id="L453">453</span><br /><span id="L454">454</span><br /><span id="L455">455</span><br /><span id="L456">456</span><br /><span id="L457">457</span><br /><span id="L458">458</span><br /><span id="L459">459</span><br /><span id="L460">460</span><br /><span id="L461">461</span><br /><span id="L462">462</span><br /><span id="L463">463</span><br /><span id="L464">464</span><br /><span id="L465">465</span><br /><span id="L466">466</span><br /><span id="L467">467</span><br /><span id="L468">468</span><br /><span id="L469">469</span><br /><span id="L470">470</span><br /><span id="L471">471</span><br /><span id="L472">472</span><br /><span id="L473">473</span><br /><span id="L474">474</span><br /><span id="L475">475</span><br /><span id="L476">476</span><br /><span id="L477">477</span><br /><span id="L478">478</span><br /><span id="L479">479</span><br /><span id="L480">480</span><br /><span id="L481">481</span><br /><span id="L482">482</span><br /><span id="L483">483</span><br /><span id="L484">484</span><br /><span id="L485">485</span><br /><span id="L486">486</span><br /><span id="L487">487</span><br /><span id="L488">488</span><br /><span id="L489">489</span><br /><span id="L490">490</span><br /><span id="L491">491</span><br /><span id="L492">492</span><br /><span id="L493">493</span><br /><span id="L494">494</span><br /><span id="L495">495</span><br /><span id="L496">496</span><br /><span id="L497">497</span><br /><span id="L498">498</span><br /><span id="L499">499</span><br /><span id="L500">500</span><br /><span id="L501">501</span><br /><span id="L502">502</span><br /><span id="L503">503</span><br /><span id="L504">504</span><br /><span id="L505">505</span><br /><span id="L506">506</span><br /><span id="L507">507</span><br /><span id="L508">508</span><br /><span id="L509">509</span><br /><span id="L510">510</span><br /><span id="L511">511</span><br /><span id="L512">512</span><br /><span id="L513">513</span><br /><span id="L514">514</span><br /><span id="L515">515</span><br /><span id="L516">516</span><br /><span id="L517">517</span><br /><span id="L518">518</span><br /><span id="L519">519</span><br /><span id="L520">520</span><br /><span id="L521">521</span><br /><span id="L522">522</span><br /><span id="L523">523</span><br /><span id="L524">524</span><br /><span id="L525">525</span><br /><span id="L526">526</span><br /><span id="L527">527</span><br /><span id="L528">528</span><br /><span id="L529">529</span><br /><span id="L530">530</span><br /><span id="L531">531</span><br /><span id="L532">532</span><br /><span id="L533">533</span><br /><span id="L534">534</span><br /><span id="L535">535</span><br /><span id="L536">536</span><br /><span id="L537">537</span><br /><span id="L538">538</span><br /><span id="L539">539</span><br /><span id="L540">540</span><br /><span id="L541">541</span><br /><span id="L542">542</span><br /><span id="L543">543</span><br /><span id="L544">544</span><br /><span id="L545">545</span><br /><span id="L546">546</span><br /><span id="L547">547</span><br /><span id="L548">548</span><br /><span id="L549">549</span><br /><span id="L550">550</span><br /><span id="L551">551</span><br /><span id="L552">552</span><br /><span id="L553">553</span><br /><span id="L554">554</span><br /><span id="L555">555</span><br /><span id="L556">556</span><br /><span id="L557">557</span><br /><span id="L558">558</span><br /><span id="L559">559</span><br /><span id="L560">560</span><br /><span id="L561">561</span><br /><span id="L562">562</span><br /><span id="L563">563</span><br /><span id="L564">564</span><br /><span id="L565">565</span><br /><span id="L566">566</span><br /><span id="L567">567</span><br /><span id="L568">568</span><br /><span id="L569">569</span><br /><span id="L570">570</span><br /><span id="L571">571</span><br /><span id="L572">572</span><br /><span id="L573">573</span><br /><span id="L574">574</span><br /><span id="L575">575</span><br /><span id="L576">576</span><br /><span id="L577">577</span><br /><span id="L578">578</span><br /><span id="L579">579</span><br /><span id="L580">580</span><br /><span id="L581">581</span><br /><span id="L582">582</span><br /><span id="L583">583</span><br /><span id="L584">584</span><br /><span id="L585">585</span><br /><span id="L586">586</span><br /><span id="L587">587</span><br /><span id="L588">588</span><br /><span id="L589">589</span><br /><span id="L590">590</span><br /><span id="L591">591</span><br /><span id="L592">592</span><br /><span id="L593">593</span><br /><span id="L594">594</span><br /><span id="L595">595</span><br /><span id="L596">596</span><br /><span id="L597">597</span><br /><span id="L598">598</span><br /><span id="L599">599</span><br /><span id="L600">600</span><br /><span id="L601">601</span><br /><span id="L602">602</span><br /><span id="L603">603</span><br /><span id="L604">604</span><br /><span id="L605">605</span><br /><span id="L606">606</span><br /><span id="L607">607</span><br /><span id="L608">608</span><br /><span id="L609">609</span><br /><span id="L610">610</span><br /><span id="L611">611</span><br /><span id="L612">612</span><br /><span id="L613">613</span><br /><span id="L614">614</span><br /><span id="L615">615</span><br /><span id="L616">616</span><br /><span id="L617">617</span><br /><span id="L618">618</span><br /><span id="L619">619</span><br /><span id="L620">620</span><br /><span id="L621">621</span><br /><span id="L622">622</span><br /><span id="L623">623</span><br /><span id="L624">624</span><br /><span id="L625">625</span><br /><span id="L626">626</span><br /><span id="L627">627</span><br /><span id="L628">628</span><br /><span id="L629">629</span><br /><span id="L630">630</span><br /><span id="L631">631</span><br /><span id="L632">632</span><br /><span id="L633">633</span><br /><span id="L634">634</span><br /><span id="L635">635</span><br /><span id="L636">636</span><br /><span id="L637">637</span><br /><span id="L638">638</span><br /><span id="L639">639</span><br /><span id="L640">640</span><br /><span id="L641">641</span><br /><span id="L642">642</span><br /><span id="L643">643</span><br /><span id="L644">644</span><br /><span id="L645">645</span><br /><span id="L646">646</span><br /><span id="L647">647</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">currentlyEnabled</span>(<span class="sail-id">Ext_Zvbb</span>) = <a href="sail-riscv/./riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_Zvbb</span>) <span class="sail-operator">&amp;</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_V</span>)
<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">currentlyEnabled</span>(<span class="sail-id">Ext_Zvkb</span>) = (<a href="sail-riscv/./riscv_extensions.html#L20"><span class="sail-id">hartSupports</span></a>(<span class="sail-id">Ext_Zvkb</span>) <span class="sail-operator">|</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvbb</span>)) <span class="sail-operator">&amp;</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_V</span>)

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VANDN_VV</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VANDN_VV</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b000001</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs1</span>) @ <span class="sail-literal">0b000</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VANDN_VV</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vandn.vv"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VANDN_VV</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="sail-riscv/./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs1_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs1</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">~</span>(<span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>]) <span class="sail-operator">&amp;</span> <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>];
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VANDN_VX</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VANDN_VX</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b000001</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">encdec_reg</span>(<span class="sail-id">rs1</span>) @ <span class="sail-literal">0b100</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VANDN_VX</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vandn.vx"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VANDN_VX</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="sail-riscv/./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>) = <a href="sail-riscv/./riscv_insts_vext_utils.html#L173"><span class="sail-id">get_scalar</span></a>(<span class="sail-id">rs1</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span><span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">~</span>(<span class="sail-id">rs1_val</span>) <span class="sail-operator">&amp;</span> <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>];
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VBREV_V</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VBREV_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b010010</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-literal">0b01010</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvbb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VBREV_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vbrev.v"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VBREV_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="sail-riscv/./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
      <span class="sail-keyword">var</span> <span class="sail-id">output</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>) = <a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>();
      <span class="sail-keyword">foreach</span> (<span class="sail-id">j</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">SEW</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>))
        <span class="sail-id">output</span>[<span class="sail-id">SEW</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> <span class="sail-operator">-</span> <span class="sail-id">j</span>] = <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>][<span class="sail-id">j</span>];
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">output</span>;
    };
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VBREV8_V</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VBREV8_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b010010</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-literal">0b01000</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VBREV8_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vbrev8.v"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VBREV8_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="sail-riscv/./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)= <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <a href="sail-riscv/./arithmetic.html#L11"><span class="sail-id">brev8</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]);
    };
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VREV8_V</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VREV8_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b010010</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-literal">0b01001</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VREV8_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vrev8.v"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VREV8_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="sail-riscv/./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <a href="sail-riscv/./arithmetic.html#L53"><span class="sail-id">rev8</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]);
    };
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VCLZ_V</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VCLZ_V</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b010010</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-literal">0b01100</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvbb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VCLZ_V</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vclz.v"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VCLZ_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="sail-riscv/./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
      <span class="sail-keyword">let</span> <span class="sail-id">clz</span> = <span class="sail-id">count_leading_zeros</span>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]);
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <a href="sail-riscv/./prelude.html#L118"><span class="sail-id">to_bits</span></a>(<span class="sail-id">clz</span>);
    };
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VCTZ_V</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VCTZ_V</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b010010</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-literal">0b01101</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvbb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VCTZ_V</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vctz.v"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VCTZ_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="sail-riscv/./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
      <span class="sail-keyword">let</span> <span class="sail-id">ctz</span> = <span class="sail-id">count_trailing_zeros</span>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]);
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <a href="sail-riscv/./prelude.html#L118"><span class="sail-id">to_bits</span></a>(<span class="sail-id">ctz</span>);
    };
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VCPOP_V</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VCPOP_V</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b010010</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-literal">0b01110</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvbb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VCPOP_V</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vcpop.v"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VCPOP_V</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="sail-riscv/./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
      <span class="sail-keyword">foreach</span> (<span class="sail-id">j</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">SEW</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
        <span class="sail-keyword">if</span> <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>][<span class="sail-id">j</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
          <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">result</span>[<span class="sail-id">i</span>] <span class="sail-operator">+</span> <span class="sail-literal">1</span>;
        };
      }
    };
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VROL_VV</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VROL_VV</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b010101</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs1</span>) @ <span class="sail-literal">0b000</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VROL_VV</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
 &lt;-&gt; <span class="sail-string">"vrol.vv"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VROL_VV</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_pow</span>  = <a href="sail-riscv/./riscv_sys_regs.html#L997"><span class="sail-id">get_sew_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = 2 ^ <span class="sail-id">SEW_pow</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs1_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs1</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>] <span class="sail-operator">&lt;&lt;&lt;</span> <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>][<span class="sail-id">SEW_pow</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>];
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VROL_VX</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VROL_VX</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b010101</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">encdec_reg</span>(<span class="sail-id">rs1</span>) @ <span class="sail-literal">0b100</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VROL_VX</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
 &lt;-&gt; <span class="sail-string">"vrol.vx"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VROL_VX</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_pow</span>  = <a href="sail-riscv/./riscv_sys_regs.html#L997"><span class="sail-id">get_sew_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = 2 ^ <span class="sail-id">SEW_pow</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>) = <a href="sail-riscv/./riscv_insts_vext_utils.html#L173"><span class="sail-id">get_scalar</span></a>(<span class="sail-id">rs1</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>] <span class="sail-operator">&lt;&lt;&lt;</span> <span class="sail-id">rs1_val</span>[<span class="sail-id">SEW_pow</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>];
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VROR_VV</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VROR_VV</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b010100</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs1</span>) @ <span class="sail-literal">0b000</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VROR_VV</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)
 &lt;-&gt; <span class="sail-string">"vror.vv"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VROR_VV</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_pow</span>  = <a href="sail-riscv/./riscv_sys_regs.html#L997"><span class="sail-id">get_sew_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = 2 ^ <span class="sail-id">SEW_pow</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs1_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs1</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>] <span class="sail-operator">&gt;&gt;&gt;</span> <span class="sail-id">vs1_val</span>[<span class="sail-id">i</span>][<span class="sail-id">SEW_pow</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>];
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VROR_VX</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VROR_VX</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b010100</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">encdec_reg</span>(<span class="sail-id">rs1</span>) @ <span class="sail-literal">0b100</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VROR_VX</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
 &lt;-&gt; <span class="sail-string">"vror.vx"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>)<span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VROR_VX</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_pow</span>  = <a href="sail-riscv/./riscv_sys_regs.html#L997"><span class="sail-id">get_sew_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = 2 ^ <span class="sail-id">SEW_pow</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>) = <a href="sail-riscv/./riscv_insts_vext_utils.html#L173"><span class="sail-id">get_scalar</span></a>(<span class="sail-id">rs1</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>] <span class="sail-operator">&gt;&gt;&gt;</span> <span class="sail-id">rs1_val</span>[<span class="sail-id">SEW_pow</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>];
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VROR_VI</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-literal">6</span>), <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VROR_VI</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">uimm5</span> @ <span class="sail-id">uimm40</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b01010</span> @ <span class="sail-id">uimm5</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">uimm40</span> : <span class="sail-id">bits</span>(<span class="sail-literal">5</span>) @ <span class="sail-literal">0b011</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvkb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VROR_VI</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">uimm</span>, <span class="sail-id">vd</span>)
 &lt;-&gt; <span class="sail-string">"vror.vi"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">hex_bits_6</span>(<span class="sail-id">uimm</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VROR_VI</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">uimm</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_pow</span>  = <a href="sail-riscv/./riscv_sys_regs.html#L997"><span class="sail-id">get_sew_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = 2 ^ <span class="sail-id">SEW_pow</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span> = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>   : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">uimm_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>) = <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">uimm</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>   : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span>
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>] <span class="sail-operator">&gt;&gt;&gt;</span> <span class="sail-id">uimm_val</span>[<span class="sail-id">SEW_pow</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span> .. <span class="sail-literal">0</span>];
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VWSLL_VV</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VWSLL_VV</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b110101</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs1</span>) @ <span class="sail-literal">0b000</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvbb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VWSLL_VV</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vwsll.vv"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VWSLL_VV</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>            = <a href="sail-riscv/./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span>       = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span>       = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L140"><span class="sail-id">illegal_reduction_widen</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>();

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>      : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs1_val_vec</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs1</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val_vec</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen_bits</span> = <a href="sail-riscv/./prelude.html#L136"><span class="sail-id">to_bits_unsafe</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-ty-var">'o</span>);
  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
      <span class="sail-keyword">let</span> <span class="sail-id">vs1_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>) = <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">vs1_val_vec</span>[<span class="sail-id">i</span>]);
      <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>) = <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">vs2_val_vec</span>[<span class="sail-id">i</span>]);
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vs2_val</span> <span class="sail-operator">&lt;&lt;</span> (<span class="sail-id">vs1_val</span> <span class="sail-operator">&amp;</span> <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">SEW_widen_bits</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>));
    };
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VWSLL_VX</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VWSLL_VX</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b110101</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">encdec_reg</span>(<span class="sail-id">rs1</span>) @ <span class="sail-literal">0b100</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvbb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VWSLL_VX</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vwsll.vx"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">reg_name</span>(<span class="sail-id">rs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VWSLL_VX</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">rs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>            = <a href="sail-riscv/./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span>       = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span>       = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L140"><span class="sail-id">illegal_reduction_widen</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>();

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>      : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">rs1_val</span>     : <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>) = <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<a href="sail-riscv/./riscv_insts_vext_utils.html#L173"><span class="sail-id">get_scalar</span></a>(<span class="sail-id">rs1</span>, <span class="sail-id">SEW</span>));
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val_vec</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen_bits</span> = <a href="sail-riscv/./prelude.html#L136"><span class="sail-id">to_bits_unsafe</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-ty-var">'o</span>);
  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
      <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>) = <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">vs2_val_vec</span>[<span class="sail-id">i</span>]);
      <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vs2_val</span> <span class="sail-operator">&lt;&lt;</span> (<span class="sail-id">rs1_val</span> <span class="sail-operator">&amp;</span> <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">SEW_widen_bits</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>));
    };
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">VWSLL_VI</span> : (<span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">bits</span>(<span class="sail-literal">5</span>), <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">VWSLL_VI</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">uimm</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-literal">0b110101</span> @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">uimm</span> @ <span class="sail-literal">0b011</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="sail-riscv/./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_Zvbb</span>)

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">VWSLL_VI</span> (<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">uimm</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-string">"vwsll.vi"</span> <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">hex_bits_5</span>(<span class="sail-id">uimm</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span> (<span class="sail-id">VWSLL_VI</span>(<span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">uimm</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>            = <a href="sail-riscv/./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span>       = <a href="sail-riscv/./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem</span>       = <a href="sail-riscv/./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L140"><span class="sail-id">illegal_reduction_widen</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>();

  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>      : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>) = <a href="sail-riscv/./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">uimm_val</span>    : <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>) = <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">uimm</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val_vec</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>      : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="sail-riscv/./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen_bits</span> = <a href="sail-riscv/./prelude.html#L136"><span class="sail-id">to_bits_unsafe</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-ty-var">'o</span>);
  <span class="sail-keyword">let</span> (<span class="sail-id">initial_result</span>, <span class="sail-id">mask</span>) : (<span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)), <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)) = <span class="sail-keyword">match</span> <a href="sail-riscv/./riscv_insts_vext_utils.html#L247"><span class="sail-id">init_masked_result</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd_val</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };
  <span class="sail-keyword">var</span> <span class="sail-id">result</span> = <span class="sail-id">initial_result</span>;

  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
        <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>) = <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">vs2_val_vec</span>[<span class="sail-id">i</span>]);
        <span class="sail-id">result</span>[<span class="sail-id">i</span>] = <span class="sail-id">vs2_val</span> <span class="sail-operator">&lt;&lt;</span> (<span class="sail-id">uimm_val</span> <span class="sail-operator">&amp;</span> <a href="sail-riscv/./prelude.html#L86"><span class="sail-id">zero_extend</span></a>(<span class="sail-id">SEW_widen_bits</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>));
    };
  };
  <a href="sail-riscv/./riscv_vext_regs.html#L330"><span class="sail-id">write_vreg</span></a>(<span class="sail-id">num_elem</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>, <span class="sail-id">vd</span>, <span class="sail-id">result</span>);
  <a href="sail-riscv/./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="sail-riscv/./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}
</pre>
</div>
</div>
</body>
</html>