[View]
Entity=flashintf_testbench
Architecture=flashintf_testbench
TopLevelType=1
[file:.\..\..\..\HDL\flash_ctrl.vhd]
Enabled=1
[file:.\..\..\..\HDL\Flash_intf.bde]
Enabled=1
[file:.\..\..\..\HDL\Flash_intf_test.bde]
Enabled=1
[file:.\..\..\..\HDL\flash_output.vhd]
Enabled=1
[file:.\..\..\..\HDL\flash_process.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\tel2000pkg.vhd]
Enabled=1
[file:.\compile\Flash_intf.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\Flash_intf_test.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\ublaze_sim.vhd]
Enabled=1
[file:.\..\..\flashintf_testbench.bde]
Enabled=1
[file:.\compile\flashintf_testbench.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\flashintf_runsim.do]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Utilities\blk_mem_gen_w32_d8192_wrapper.vhd]
Enabled=1
[file:.\..\..\..\..\..\IP\ip_blk_mem_gen_w32_d8192\ip_blk_mem_gen_w32_d8192_funcsim.v]
Enabled=1
[file:.\..\..\..\..\..\IP\ip_blk_mem_gen_w32_d8192\ip_blk_mem_gen_w32_d8192_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Utilities\axi_bram_ctrl_wrapper.vhd]
Enabled=1
[file:.\..\..\..\..\..\IP\ip_axi_bram_ctrl\ip_axi_bram_ctrl_funcsim.vhdl]
Enabled=1
[file:.\src\wave.asdb]
Enabled=1
