<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Cyclone® V FPGAs and SoC FPGAs</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_cyclone_FPGAs_and_SoC_FPGAs_cyclone_V_FPGAs_and_SoC_FPGAs.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_cyclone_FPGAs_and_SoC_FPGAs_cyclone_FPGAs_and_SoC_FPGAs.html">Cyclone® FPGA and SoC FPGA Devices</a></li>
                    <li><p class="mb-0">Cyclone® 10 FPGA</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12">
                        <h1>Cyclone® V FPGA and SoC FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/cyclone-framed-badge.png.rendition.intel.web.480.270.png" alt="">
                        </div>
                        <p>Cyclone® V FPGA has lower total power than the previous generation, efficient logic integration capabilities, integrated transceiver variants, and SoC FPGA variants with an ARM*-based hard processor system (HPS) recommended for Intel Edge-Centric applications and designs</p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/cyclone-framed-badge.png.rendition.intel.web.480.270.png" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_cyclone_FPGAs_and_SoC_FPGAs_cyclone_V_FPGAs_and_SoC_FPGAs_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!------------------------- Cyclone® V -------------------------------->
    <section>
        <div style="background-color: #F7F7F7; padding-top: 2.5rem; padding-bottom: 2.5rem;">
            <div class="container">
                <div class="accordion accordion-flush " id="accordionFlushExample">
                    <div class="accordion-item mv_stratix_accordion_item">
                        <h2 class="accordion-header" id="flush-headingOne">
                            <button class="accordion-button b_accodian_bg b_accodian_bg1 collapsed" type="button"
                                data-bs-toggle="collapse" data-bs-target="#flush-collapseOne" aria-expanded="false"
                                aria-controls="flush-collapseOne">
                                <div class="row flex-grow-1 align-items-center">
                                    <div class="col-md-4 col-12 d-flex  align-items-center">
                                        <img src="/img/mv_image/cyclone-product-badge-primary_1080-1080.webp" alt="">
                                        <h5 class="fw-lighter ps-3 b_fs_size"><a style="color: #0071c5;" href="/vaidikhtml/mv_product/cyclone_V_E_FPGA_overview.html"><span>Cyclone® V E FPGA</span></a></h5>
                                    </div>
                                    <div class="col-md-8 col-12 b_text_nonee ">
                                        <p>Optimized for low system cost and power for a wide spectrum of general logic and DSP applications.</p>
                                    </div>
                                </div>
                            </button>
                        </h2>
                    </div>
                </div>
                <div class="accordion accordion-flush " id="accordionArria">
                    <div class="accordion-item mv_stratix_accordion_item">
                        <h2 class="accordion-header" id="flush-headingOne">
                            <button class="accordion-button b_accodian_bg b_accodian_bg1 collapsed" type="button"
                                data-bs-toggle="collapse" data-bs-target="#flush-collapseTwo" aria-expanded="false"
                                aria-controls="flush-collapseTwo">
                                <div class="row flex-grow-1 align-items-center">
                                    <div class="col-md-4 col-12 d-flex  align-items-center">
                                        <img src="/img/mv_image/cyclone-product-badge-primary_1080-1080.webp" alt="">
                                        <h5 class="fw-lighter ps-3 b_fs_size"><a style="color: #0071c5;" href="/darshit/dk_product/cyclone_V_GX_FPGA_overview.html"><span>Cyclone® V GX FPGA</span></a></h5>
                                    </div>
                                    <div class="col-md-8 col-12 b_text_nonee ">
                                        <p>Optimized for low cost and power for 614 Mbps to 3.125 Gbps transceiver applications.</p>
                                    </div>
                                </div>
                            </button>
                        </h2>
                    </div>
                </div>
                <div class="accordion accordion-flush " id="accordionArria">
                    <div class="accordion-item mv_stratix_accordion_item">
                        <h2 class="accordion-header" id="flush-headingOne">
                            <button class="accordion-button b_accodian_bg b_accodian_bg1 collapsed" type="button"
                                data-bs-toggle="collapse" data-bs-target="#flush-collapseTwo" aria-expanded="false"
                                aria-controls="flush-collapseTwo">
                                <div class="row flex-grow-1 align-items-center">
                                    <div class="col-md-4 col-12 d-flex  align-items-center">
                                        <img src="/img/mv_image/cyclone-product-badge-primary_1080-1080.webp" alt="">
                                        <h5 class="fw-lighter ps-3 b_fs_size"><a style="color: #0071c5;" href="/vaidikhtml/mv_product/cyclone_V_GT_FPGA_overview.html"><span>Cyclone® V GT FPGA</span></a></h5>
                                    </div>
                                    <div class="col-md-8 col-12 b_text_nonee ">
                                        <p>FPGA industry’s lowest cost and power for 6.144 Gbps transceiver applications.</p>
                                    </div>
                                </div>
                            </button>
                        </h2>
                    </div>
                </div>
                <div class="accordion accordion-flush " id="accordionArria">
                    <div class="accordion-item mv_stratix_accordion_item">
                        <h2 class="accordion-header" id="flush-headingOne">
                            <button class="accordion-button b_accodian_bg b_accodian_bg1 collapsed" type="button"
                                data-bs-toggle="collapse" data-bs-target="#flush-collapseTwo" aria-expanded="false"
                                aria-controls="flush-collapseTwo">
                                <div class="row flex-grow-1 align-items-center">
                                    <div class="col-md-4 col-12 d-flex  align-items-center">
                                        <img src="/img/mv_image/cyclone-product-badge-primary_1080-1080.webp" alt="">
                                        <h5 class="fw-lighter ps-3 b_fs_size"><a style="color: #0071c5;" href="/vaidikhtml/mv_product/cyclone_V_SE_SoC_FPGA_overview.html"><span>Cyclone® V SE SoC FPGA</span></a></h5>
                                    </div>
                                    <div class="col-md-8 col-12 b_text_nonee ">
                                        <p>Integrated ARM* Cortex*-A9 MPCore* Processor System optimized for low system cost and power for a wide spectrum of general logic and DSP applications.</p>
                                    </div>
                                </div>
                            </button>
                        </h2>
                    </div>
                </div>
                <div class="accordion accordion-flush " id="accordionArria">
                    <div class="accordion-item mv_stratix_accordion_item">
                        <h2 class="accordion-header" id="flush-headingOne">
                            <button class="accordion-button b_accodian_bg b_accodian_bg1 collapsed" type="button"
                                data-bs-toggle="collapse" data-bs-target="#flush-collapseTwo" aria-expanded="false"
                                aria-controls="flush-collapseTwo">
                                <div class="row flex-grow-1 align-items-center">
                                    <div class="col-md-4 col-12 d-flex  align-items-center">
                                        <img src="/img/mv_image/cyclone-product-badge-primary_1080-1080.webp" alt="">
                                        <h5 class="fw-lighter ps-3 b_fs_size"><a style="color: #0071c5;" href="/darshit/dk_product/cyclone_V_SX_SoC_FPGA_overview.html"><span>Cyclone® V SX SoC FPGA</span></a></h5>
                                    </div>
                                    <div class="col-md-8 col-12 b_text_nonee ">
                                        <p>Integrated ARM* Cortex*-A9 MPCore* Processor System optimized for low cost and power for 614 Mbps to 3.125 Gbps transceiver applications.</p>
                                    </div>
                                </div>
                            </button>
                        </h2>
                    </div>
                </div>
                <div class="accordion accordion-flush " id="accordionArria">
                    <div class="accordion-item mv_stratix_accordion_item">
                        <h2 class="accordion-header" id="flush-headingOne">
                            <button class="accordion-button b_accodian_bg b_accodian_bg1 collapsed" type="button"
                                data-bs-toggle="collapse" data-bs-target="#flush-collapseTwo" aria-expanded="false"
                                aria-controls="flush-collapseTwo">
                                <div class="row flex-grow-1 align-items-center">
                                    <div class="col-md-4 col-12 d-flex  align-items-center">
                                        <img src="/img/mv_image/cyclone-product-badge-primary_1080-1080.webp" alt="">
                                        <h5 class="fw-lighter ps-3 b_fs_size"><a style="color: #0071c5;" href="/vaidikhtml/mv_product/cyclone_V_ST_SoC_FPGA_overview.html"><span>Cyclone® V ST SoC FPGA</span></a></h5>
                                    </div>
                                    <div class="col-md-8 col-12 b_text_nonee ">
                                        <p>Integrated ARM* Cortex*-A9 MPCore* Processor System - FPGA industry’s low cost and power for 6.144 Gbps transceiver applications.</p>
                                    </div>
                                </div>
                            </button>
                        </h2>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!------------------------------------- Architecture ---------------------------------->
    <section>
        <div class="mv_block_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-md-5">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/cyclone-v-soc-architectural-16x9_1920-1080.avif" alt="">
                            </div>
                        </div>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <h2 style="font-weight: 350;">Cyclone® V SoC FPGA Architecture</h2>
                        <p>Cyclone® V FPGAs continue the Intel® Cyclone® device family tradition of an unprecedented combination of low power, high functionality, and low cost. Use this device to achieve flexibility, low cost, and low power across various applications.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Benefits -------------------------------->
    <section>
        <div style="background-color: #F7F7F7;" class="mv_learn_more_padd">
            <div class="container">
                <div style="text-align: center;" class="mv_intel_satrix_10">
                    <h1 style="font-weight: 350;">Benefits</h1>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Tailored for High-Volume, Cost-Sensitive Applications</h4>
                        <p class="mb-0">With Cyclone® V FPGA, you can get the power, cost and performance levels you need for high-volume applications including protocol bridging, motor control drives, broadcast video converter and capture cards and handheld devices. Learn more about the advantages of Cyclone® V FPGA in a variety of market segments.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">SoC FPGA–Your Customizable ARM* Processor-Based SoC</h4>
                        <p class="mb-0">SoC FPGA lets you reduce system power, system cost and board space by integrating a HPS – consisting of processors, peripherals and memory controller – with the FPGA fabric using a high-bandwidth interconnect backbone. The combination of the HPS with Intel's 28 nm low-power FPGA fabric provide the performance and ecosystem of an applications-class ARM* processor with the flexibility, low cost and low power consumption of the Cyclone® V FPGA.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Reducing Total System Cost Through Integration</h4>
                        <p class="mb-0">Because Cyclone® V FPGA integrates an abundance of hard intellectual property (IP) blocks, you can differentiate and do more with less overall system cost, power and design time. Key hard IP blocks include the following:</p>
                        <ul>
                            <li>Hard memory controllers supporting 400 MHz DDR3 SDRAM with optional error correction code (ECC) support.</li>
                            <li>PCI Express* (PCIe*) Gen2 with multifunction support.</li>
                            <li>Variable-precision digital signal processing (DSP) blocks.</li>
                            <li>HPS Dual-core ARM* Cortex*-A9 MPCore* processor.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Industry-Leading Low Power and Low System Cost</h4>
                        <ul>
                            <li>Up to 40 percent lower total power compared with Cyclone® IV GX FPGA.</li>
                            <li>Lowest power serial transceivers with 88 mW maximum power consumption per channel at 5 Gbps.</li>
                            <li>Over 4,000 MIPS (Dhrystones 2.1 benchmark) processing performance for under 1.8 W (for SoC FPGA).</li>
                            <li>Lower power due to increased use of hard IP blocks.</li>
                        </ul>
                        <p>Also lowering cost – the FPGA requires only two power regulator voltages and come in wire-bond packages with small form factor options.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">ARM*-Based HPS</h4>
                        <p class="mb-0">The Cyclone® V SoC FPGA HPS consists of a dual-core ARM* Cortex*-A9 MPCore* processor, a rich set of peripherals and a multiport memory controller shared with logic in the FPGA, giving you the flexibility of programmable logic and the cost savings of hard intellectual property (IP) due to:</p>
                        <ul>
                            <li>Single- or dual-core processor with up to 925 MHz maximum frequency.</li>
                            <li>Hardened embedded peripherals eliminate the need to implement these functions in programmable logic, leaving more FPGA resources for application-specific custom logic and reducing power consumption.</li>
                            <li>Hardened multiport memory controller, shared by the processor and FPGA logic, supports DDR2, DDR3 and LPDDR2 devices with integrated error correction code (ECC) support for high-reliability and safety-critical applications.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">High-Bandwidth Interconnect</h4>
                        <p class="mb-0">High-throughput datapaths between the HPS and FPGA fabric provide interconnect performance not possible in two-chip solutions. This tight integration provides:</p>
                        <ul>
                            <li>Over 100 Gbps peak bandwidth.</li>
                            <li>Integrated data coherency.</li>
                            <li>Significant system power savings by eliminating the external I/O paths between the processor and the FPGA.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Flexible FPGA Fabric</h4>
                        <p class="mb-0">The FPGA logic fabric lets you differentiate your system by implementing custom IP or off-the-shelf preconfigured IP from Intel or its partners into your designs. This allows you to:</p>
                        <ul>
                            <li>Adapt quickly to varying or changing interface and protocol standards.</li>
                            <li>Add custom hardware in the FPGA to accelerate time-critical algorithms and create a compelling competitive edge.</li>
                            <li>Quickly deploy a custom ARM* processor without the extensive design, verification and non-recurring engineering (NRE) costs required in ASICs.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Architecture Matters</h4>
                        <p class="mb-0">Because Cyclone® V SoC FPGA integrates many hard IP blocks, you can lower your overall system cost, power and design time. SoC FPGA is more than the sum or its' parts. How the processor and FPGA systems work together matters greatly to your system’s performance, reliability and flexibility. It is designed to:</p>
                        <ul>
                            <li>Preserve the flexibility of processor boot or FPGA configuration sequence, system response to processor reset and independent memory interfaces of a two-chip solution.</li>
                            <li>Maintain data integrity and reliability with integrated ECC.</li>
                            <li>Protect DRAM memory shared by the processor and FPGA with an integrated memory protection unit.</li>
                            <li>Enable system-level debug with adaptive debugging for unmatched visibility and control of the whole device.</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- Architecture -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/cyclone-v-soc-architectural-16x9_1920-1080.avif" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ---------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>