{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602479298568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602479298568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 12 16:08:18 2020 " "Processing started: Mon Oct 12 16:08:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602479298568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602479298568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L3P5 -c L3P5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off L3P5 -c L3P5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602479298568 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1602479299524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l3p5.vhd 4 2 " "Found 4 design units, including 2 entities, in source file l3p5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 L3P5-structural " "Found design unit 1: L3P5-structural" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602479301165 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SW_TO_HEX-logicfunc " "Found design unit 2: SW_TO_HEX-logicfunc" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602479301165 ""} { "Info" "ISGN_ENTITY_NAME" "1 L3P5 " "Found entity 1: L3P5" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602479301165 ""} { "Info" "ISGN_ENTITY_NAME" "2 SW_TO_HEX " "Found entity 2: SW_TO_HEX" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602479301165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602479301165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "L3P5 " "Elaborating entity \"L3P5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1602479301290 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N1 L3P5.vhd(53) " "VHDL Process Statement warning at L3P5.vhd(53): signal \"N1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N2 L3P5.vhd(54) " "VHDL Process Statement warning at L3P5.vhd(54): signal \"N2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp L3P5.vhd(56) " "VHDL Process Statement warning at L3P5.vhd(56): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp L3P5.vhd(57) " "VHDL Process Statement warning at L3P5.vhd(57): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N1 L3P5.vhd(65) " "VHDL Process Statement warning at L3P5.vhd(65): signal \"N1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N2 L3P5.vhd(66) " "VHDL Process Statement warning at L3P5.vhd(66): signal \"N2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 L3P5.vhd(68) " "VHDL Process Statement warning at L3P5.vhd(68): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N1 L3P5.vhd(68) " "VHDL Process Statement warning at L3P5.vhd(68): signal \"N1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 L3P5.vhd(69) " "VHDL Process Statement warning at L3P5.vhd(69): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N2 L3P5.vhd(69) " "VHDL Process Statement warning at L3P5.vhd(69): signal \"N2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 L3P5.vhd(62) " "VHDL Process Statement warning at L3P5.vhd(62): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 L3P5.vhd(62) " "VHDL Process Statement warning at L3P5.vhd(62): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 L3P5.vhd(62) " "VHDL Process Statement warning at L3P5.vhd(62): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 L3P5.vhd(62) " "VHDL Process Statement warning at L3P5.vhd(62): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[9..2\] L3P5.vhd(7) " "Using initial value X (don't care) for net \"LEDG\[9..2\]\" at L3P5.vhd(7)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] L3P5.vhd(62) " "Inferred latch for \"HEX3\[6\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] L3P5.vhd(62) " "Inferred latch for \"HEX3\[5\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] L3P5.vhd(62) " "Inferred latch for \"HEX3\[4\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] L3P5.vhd(62) " "Inferred latch for \"HEX3\[3\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] L3P5.vhd(62) " "Inferred latch for \"HEX3\[2\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] L3P5.vhd(62) " "Inferred latch for \"HEX3\[1\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] L3P5.vhd(62) " "Inferred latch for \"HEX3\[0\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] L3P5.vhd(62) " "Inferred latch for \"HEX2\[6\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] L3P5.vhd(62) " "Inferred latch for \"HEX2\[5\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] L3P5.vhd(62) " "Inferred latch for \"HEX2\[4\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] L3P5.vhd(62) " "Inferred latch for \"HEX2\[3\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] L3P5.vhd(62) " "Inferred latch for \"HEX2\[2\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] L3P5.vhd(62) " "Inferred latch for \"HEX2\[1\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] L3P5.vhd(62) " "Inferred latch for \"HEX2\[0\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] L3P5.vhd(62) " "Inferred latch for \"HEX1\[6\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] L3P5.vhd(62) " "Inferred latch for \"HEX1\[5\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] L3P5.vhd(62) " "Inferred latch for \"HEX1\[4\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] L3P5.vhd(62) " "Inferred latch for \"HEX1\[3\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] L3P5.vhd(62) " "Inferred latch for \"HEX1\[2\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] L3P5.vhd(62) " "Inferred latch for \"HEX1\[1\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] L3P5.vhd(62) " "Inferred latch for \"HEX1\[0\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] L3P5.vhd(62) " "Inferred latch for \"HEX0\[6\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] L3P5.vhd(62) " "Inferred latch for \"HEX0\[5\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] L3P5.vhd(62) " "Inferred latch for \"HEX0\[4\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] L3P5.vhd(62) " "Inferred latch for \"HEX0\[3\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] L3P5.vhd(62) " "Inferred latch for \"HEX0\[2\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] L3P5.vhd(62) " "Inferred latch for \"HEX0\[1\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] L3P5.vhd(62) " "Inferred latch for \"HEX0\[0\]\" at L3P5.vhd(62)" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602479301321 "|L3P5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW_TO_HEX SW_TO_HEX:H1 " "Elaborating entity \"SW_TO_HEX\" for hierarchy \"SW_TO_HEX:H1\"" {  } { { "L3P5.vhd" "H1" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602479301430 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1602479302446 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1602479302446 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602479302461 "|L3P5|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602479302461 "|L3P5|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602479302461 "|L3P5|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602479302461 "|L3P5|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602479302461 "|L3P5|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602479302461 "|L3P5|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602479302461 "|L3P5|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602479302461 "|L3P5|LEDG[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1602479302461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1602479303149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602479303149 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602479303508 "|L3P5|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602479303508 "|L3P5|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602479303508 "|L3P5|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "L3P5.vhd" "" { Text "C:/Labs/Week 4/Lab 5/L3P5.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602479303508 "|L3P5|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1602479303508 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1602479303508 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1602479303508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1602479303508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1602479303508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602479303555 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 12 16:08:23 2020 " "Processing ended: Mon Oct 12 16:08:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602479303555 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602479303555 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602479303555 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602479303555 ""}
