INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.sim/sim_1/synth/func/xsim/test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module IMem
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module alu_0
INFO: [VRFC 10-311] analyzing module alu_5
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-311] analyzing module dff_10
INFO: [VRFC 10-311] analyzing module dff_17
INFO: [VRFC 10-311] analyzing module dff_18
INFO: [VRFC 10-311] analyzing module dff_19
INFO: [VRFC 10-311] analyzing module dff_20
INFO: [VRFC 10-311] analyzing module dff_21
INFO: [VRFC 10-311] analyzing module dff_25
INFO: [VRFC 10-311] analyzing module dff_30
INFO: [VRFC 10-311] analyzing module dff_6
INFO: [VRFC 10-311] analyzing module dff_8
INFO: [VRFC 10-311] analyzing module dff_9
INFO: [VRFC 10-311] analyzing module dff__parameterized0
INFO: [VRFC 10-311] analyzing module dff__parameterized0_12
INFO: [VRFC 10-311] analyzing module dff__parameterized0_22
INFO: [VRFC 10-311] analyzing module dff__parameterized0_23
INFO: [VRFC 10-311] analyzing module dff__parameterized0_24
INFO: [VRFC 10-311] analyzing module dff__parameterized0_31
INFO: [VRFC 10-311] analyzing module dff__parameterized1
INFO: [VRFC 10-311] analyzing module dff__parameterized1_11
INFO: [VRFC 10-311] analyzing module dff__parameterized1_13
INFO: [VRFC 10-311] analyzing module dff__parameterized1_14
INFO: [VRFC 10-311] analyzing module dff__parameterized1_15
INFO: [VRFC 10-311] analyzing module dff__parameterized1_16
INFO: [VRFC 10-311] analyzing module dff__parameterized1_26
INFO: [VRFC 10-311] analyzing module dff__parameterized1_27
INFO: [VRFC 10-311] analyzing module dff__parameterized1_28
INFO: [VRFC 10-311] analyzing module dff__parameterized1_29
INFO: [VRFC 10-311] analyzing module dff__parameterized1_7
INFO: [VRFC 10-311] analyzing module dff__parameterized2
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux4_2
INFO: [VRFC 10-311] analyzing module mux4_3
INFO: [VRFC 10-311] analyzing module mux4_4
INFO: [VRFC 10-311] analyzing module mux__parameterized0
INFO: [VRFC 10-311] analyzing module mux__parameterized0_1
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module DMem_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module DMem_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module DMem_spram
INFO: [VRFC 10-311] analyzing module IMem_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module IMem_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module IMem_rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab05/Lab05.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
