<stg><name>compute_Pipeline_VITIS_LOOP_265_20_VITIS_LOOP_266_21</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten41"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i13 0, i13 %indvar_flatten41

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc230

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc230:0 %indvar_flatten41_load = load i13 %indvar_flatten41

]]></Node>
<StgValue><ssdm name="indvar_flatten41_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc230:1 %icmp_ln265 = icmp_eq  i13 %indvar_flatten41_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln265"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc230:2 %add_ln265 = add i13 %indvar_flatten41_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln265"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc230:3 %br_ln265 = br i1 %icmp_ln265, void %fpga_resource_limit_hint.for.inc230.7_begin, void %for.body244.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:4 %icmp_ln266 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:5 %select_ln265 = select i1 %icmp_ln266, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln265"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:6 %add_ln265_1 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln265_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:7 %select_ln265_1 = select i1 %icmp_ln266, i7 %add_ln265_1, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln265_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:8 %indvars_iv114_udiv_mid2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln265_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="indvars_iv114_udiv_mid2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:9 %trunc_ln265 = trunc i7 %select_ln265_1

]]></Node>
<StgValue><ssdm name="trunc_ln265"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:12 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:13 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:14 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:15 %trunc_ln272 = trunc i7 %select_ln265

]]></Node>
<StgValue><ssdm name="trunc_ln272"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:16 %add_ln6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln272, i5 %indvars_iv114_udiv_mid2

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:17 %zext_ln272 = zext i11 %add_ln6

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:18 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln272

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:19 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln272

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:20 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:21 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:23 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln265, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:24 %trunc_ln272_1 = trunc i7 %select_ln265_1

]]></Node>
<StgValue><ssdm name="trunc_ln272_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:29 %trunc_ln272_2 = trunc i7 %select_ln265

]]></Node>
<StgValue><ssdm name="trunc_ln272_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:30 %br_ln272 = br i1 %trunc_ln272_2, void %arrayidx229723.case.0, void %arrayidx229723.case.1

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.9_end:0 %specresourcelimit_ln272 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln272"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc230.9_end:1 %rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend64"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.9_end:2 %specresourcelimit_ln272 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln272"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc230.9_end:3 %rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend62"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.9_end:4 %specresourcelimit_ln272 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln272"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc230.9_end:5 %rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend60"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc230.9_end:6 %add_ln266 = add i7 %select_ln265, i7 1

]]></Node>
<StgValue><ssdm name="add_ln266"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.9_end:7 %store_ln266 = store i13 %add_ln265, i13 %indvar_flatten41

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.9_end:8 %store_ln266 = store i7 %select_ln265_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.9_end:9 %store_ln266 = store i7 %add_ln266, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.9_end:10 %br_ln266 = br void %for.inc230

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
for.body244.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_265_20_VITIS_LOOP_266_21_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:10 %specpipeline_ln271 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28

]]></Node>
<StgValue><ssdm name="specpipeline_ln271"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:11 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:20 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:21 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:22 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln265

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:25 %add_ln272_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln272_1, i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln272_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:26 %zext_ln272_1 = zext i11 %add_ln272_1

]]></Node>
<StgValue><ssdm name="zext_ln272_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:27 %reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln272_1

]]></Node>
<StgValue><ssdm name="reg_file_6_0_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc230.7_begin:28 %reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln272_1

]]></Node>
<StgValue><ssdm name="reg_file_6_1_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln272_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx229723.case.0:0 %store_ln272 = store i16 %tmp_s, i11 %reg_file_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln272_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx229723.case.0:1 %br_ln272 = br void %fpga_resource_limit_hint.for.inc230.9_end

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
arrayidx229723.case.1:0 %store_ln272 = store i16 %tmp_s, i11 %reg_file_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln272_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx229723.case.1:1 %br_ln272 = br void %fpga_resource_limit_hint.for.inc230.9_end

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="reg_file_6_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="reg_file_6_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="StgValue_82" to="j" fromId="82" toId="5">
</dataflow>
<dataflow id="84" from="StgValue_82" to="i" fromId="82" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_82" to="indvar_flatten41" fromId="82" toId="7">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="8">
</dataflow>
<dataflow id="88" from="reg_file_6_1" to="specmemcore_ln0" fromId="78" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="8">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="8">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="8">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="96" from="reg_file_6_0" to="specmemcore_ln0" fromId="79" toId="9">
</dataflow>
<dataflow id="97" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="9">
</dataflow>
<dataflow id="98" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="101" from="reg_file_2_1" to="specmemcore_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="102" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="10">
</dataflow>
<dataflow id="103" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="10">
</dataflow>
<dataflow id="104" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="10">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="106" from="reg_file_2_0" to="specmemcore_ln0" fromId="81" toId="11">
</dataflow>
<dataflow id="107" from="StgValue_89" to="specmemcore_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="108" from="StgValue_91" to="specmemcore_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="109" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="111" from="StgValue_110" to="store_ln0" fromId="110" toId="12">
</dataflow>
<dataflow id="112" from="indvar_flatten41" to="store_ln0" fromId="7" toId="12">
</dataflow>
<dataflow id="114" from="StgValue_113" to="store_ln0" fromId="113" toId="13">
</dataflow>
<dataflow id="115" from="i" to="store_ln0" fromId="6" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_113" to="store_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="117" from="j" to="store_ln0" fromId="5" toId="14">
</dataflow>
<dataflow id="118" from="indvar_flatten41" to="indvar_flatten41_load" fromId="7" toId="16">
</dataflow>
<dataflow id="119" from="indvar_flatten41_load" to="icmp_ln265" fromId="16" toId="17">
</dataflow>
<dataflow id="121" from="StgValue_120" to="icmp_ln265" fromId="120" toId="17">
</dataflow>
<dataflow id="122" from="indvar_flatten41_load" to="add_ln265" fromId="16" toId="18">
</dataflow>
<dataflow id="124" from="StgValue_123" to="add_ln265" fromId="123" toId="18">
</dataflow>
<dataflow id="125" from="icmp_ln265" to="br_ln265" fromId="17" toId="19">
</dataflow>
<dataflow id="126" from="j" to="j_load" fromId="5" toId="20">
</dataflow>
<dataflow id="127" from="i" to="i_load" fromId="6" toId="21">
</dataflow>
<dataflow id="128" from="j_load" to="icmp_ln266" fromId="20" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_129" to="icmp_ln266" fromId="129" toId="22">
</dataflow>
<dataflow id="131" from="icmp_ln266" to="select_ln265" fromId="22" toId="23">
</dataflow>
<dataflow id="132" from="StgValue_113" to="select_ln265" fromId="113" toId="23">
</dataflow>
<dataflow id="133" from="j_load" to="select_ln265" fromId="20" toId="23">
</dataflow>
<dataflow id="134" from="i_load" to="add_ln265_1" fromId="21" toId="24">
</dataflow>
<dataflow id="136" from="StgValue_135" to="add_ln265_1" fromId="135" toId="24">
</dataflow>
<dataflow id="137" from="icmp_ln266" to="select_ln265_1" fromId="22" toId="25">
</dataflow>
<dataflow id="138" from="add_ln265_1" to="select_ln265_1" fromId="24" toId="25">
</dataflow>
<dataflow id="139" from="i_load" to="select_ln265_1" fromId="21" toId="25">
</dataflow>
<dataflow id="141" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="indvars_iv114_udiv_mid2" fromId="140" toId="26">
</dataflow>
<dataflow id="142" from="select_ln265_1" to="indvars_iv114_udiv_mid2" fromId="25" toId="26">
</dataflow>
<dataflow id="143" from="StgValue_82" to="indvars_iv114_udiv_mid2" fromId="82" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_144" to="indvars_iv114_udiv_mid2" fromId="144" toId="26">
</dataflow>
<dataflow id="146" from="select_ln265_1" to="trunc_ln265" fromId="25" toId="27">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="147" toId="28">
</dataflow>
<dataflow id="150" from="empty_11" to="rbegin" fromId="149" toId="28">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="147" toId="29">
</dataflow>
<dataflow id="153" from="empty_78" to="rbegin3" fromId="152" toId="29">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="147" toId="30">
</dataflow>
<dataflow id="156" from="empty_12" to="rbegin4" fromId="155" toId="30">
</dataflow>
<dataflow id="157" from="select_ln265" to="trunc_ln272" fromId="23" toId="31">
</dataflow>
<dataflow id="159" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln6" fromId="158" toId="32">
</dataflow>
<dataflow id="160" from="trunc_ln272" to="add_ln6" fromId="31" toId="32">
</dataflow>
<dataflow id="161" from="indvars_iv114_udiv_mid2" to="add_ln6" fromId="26" toId="32">
</dataflow>
<dataflow id="162" from="add_ln6" to="zext_ln272" fromId="32" toId="33">
</dataflow>
<dataflow id="163" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="81" toId="34">
</dataflow>
<dataflow id="165" from="StgValue_164" to="reg_file_2_0_addr" fromId="164" toId="34">
</dataflow>
<dataflow id="166" from="zext_ln272" to="reg_file_2_0_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="167" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="80" toId="35">
</dataflow>
<dataflow id="168" from="StgValue_164" to="reg_file_2_1_addr" fromId="164" toId="35">
</dataflow>
<dataflow id="169" from="zext_ln272" to="reg_file_2_1_addr" fromId="33" toId="35">
</dataflow>
<dataflow id="170" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="34" toId="36">
</dataflow>
<dataflow id="171" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="35" toId="37">
</dataflow>
<dataflow id="172" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="140" toId="38">
</dataflow>
<dataflow id="173" from="select_ln265" to="lshr_ln" fromId="23" toId="38">
</dataflow>
<dataflow id="174" from="StgValue_82" to="lshr_ln" fromId="82" toId="38">
</dataflow>
<dataflow id="175" from="StgValue_144" to="lshr_ln" fromId="144" toId="38">
</dataflow>
<dataflow id="176" from="select_ln265_1" to="trunc_ln272_1" fromId="25" toId="39">
</dataflow>
<dataflow id="177" from="select_ln265" to="trunc_ln272_2" fromId="23" toId="40">
</dataflow>
<dataflow id="178" from="trunc_ln272_2" to="br_ln272" fromId="40" toId="41">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln272" fromId="179" toId="42">
</dataflow>
<dataflow id="182" from="StgValue_181" to="specresourcelimit_ln272" fromId="181" toId="42">
</dataflow>
<dataflow id="184" from="empty_32" to="specresourcelimit_ln272" fromId="183" toId="42">
</dataflow>
<dataflow id="186" from="empty_28" to="specresourcelimit_ln272" fromId="185" toId="42">
</dataflow>
<dataflow id="187" from="empty_28" to="specresourcelimit_ln272" fromId="185" toId="42">
</dataflow>
<dataflow id="188" from="empty_28" to="specresourcelimit_ln272" fromId="185" toId="42">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecRegionEnd" to="rend64" fromId="189" toId="43">
</dataflow>
<dataflow id="191" from="empty_12" to="rend64" fromId="155" toId="43">
</dataflow>
<dataflow id="192" from="rbegin4" to="rend64" fromId="30" toId="43">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln272" fromId="179" toId="44">
</dataflow>
<dataflow id="194" from="StgValue_181" to="specresourcelimit_ln272" fromId="181" toId="44">
</dataflow>
<dataflow id="196" from="empty_19" to="specresourcelimit_ln272" fromId="195" toId="44">
</dataflow>
<dataflow id="197" from="empty_28" to="specresourcelimit_ln272" fromId="185" toId="44">
</dataflow>
<dataflow id="198" from="empty_28" to="specresourcelimit_ln272" fromId="185" toId="44">
</dataflow>
<dataflow id="199" from="empty_28" to="specresourcelimit_ln272" fromId="185" toId="44">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecRegionEnd" to="rend62" fromId="189" toId="45">
</dataflow>
<dataflow id="201" from="empty_78" to="rend62" fromId="152" toId="45">
</dataflow>
<dataflow id="202" from="rbegin3" to="rend62" fromId="29" toId="45">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln272" fromId="179" toId="46">
</dataflow>
<dataflow id="204" from="StgValue_181" to="specresourcelimit_ln272" fromId="181" toId="46">
</dataflow>
<dataflow id="206" from="empty_20" to="specresourcelimit_ln272" fromId="205" toId="46">
</dataflow>
<dataflow id="207" from="empty_28" to="specresourcelimit_ln272" fromId="185" toId="46">
</dataflow>
<dataflow id="208" from="empty_28" to="specresourcelimit_ln272" fromId="185" toId="46">
</dataflow>
<dataflow id="209" from="empty_28" to="specresourcelimit_ln272" fromId="185" toId="46">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecRegionEnd" to="rend60" fromId="189" toId="47">
</dataflow>
<dataflow id="211" from="empty_11" to="rend60" fromId="149" toId="47">
</dataflow>
<dataflow id="212" from="rbegin" to="rend60" fromId="28" toId="47">
</dataflow>
<dataflow id="213" from="select_ln265" to="add_ln266" fromId="23" toId="48">
</dataflow>
<dataflow id="214" from="StgValue_135" to="add_ln266" fromId="135" toId="48">
</dataflow>
<dataflow id="215" from="add_ln265" to="store_ln266" fromId="18" toId="49">
</dataflow>
<dataflow id="216" from="indvar_flatten41" to="store_ln266" fromId="7" toId="49">
</dataflow>
<dataflow id="217" from="select_ln265_1" to="store_ln266" fromId="25" toId="50">
</dataflow>
<dataflow id="218" from="i" to="store_ln266" fromId="6" toId="50">
</dataflow>
<dataflow id="219" from="add_ln266" to="store_ln266" fromId="48" toId="51">
</dataflow>
<dataflow id="220" from="j" to="store_ln266" fromId="5" toId="51">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="221" toId="53">
</dataflow>
<dataflow id="224" from="VITIS_LOOP_265_20_VITIS_LOOP_266_21_str" to="specloopname_ln0" fromId="223" toId="53">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="225" toId="54">
</dataflow>
<dataflow id="228" from="StgValue_227" to="empty" fromId="227" toId="54">
</dataflow>
<dataflow id="229" from="StgValue_227" to="empty" fromId="227" toId="54">
</dataflow>
<dataflow id="230" from="StgValue_227" to="empty" fromId="227" toId="54">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecPipeline" to="specpipeline_ln271" fromId="231" toId="55">
</dataflow>
<dataflow id="233" from="StgValue_82" to="specpipeline_ln271" fromId="82" toId="55">
</dataflow>
<dataflow id="235" from="StgValue_234" to="specpipeline_ln271" fromId="234" toId="55">
</dataflow>
<dataflow id="236" from="StgValue_234" to="specpipeline_ln271" fromId="234" toId="55">
</dataflow>
<dataflow id="237" from="StgValue_234" to="specpipeline_ln271" fromId="234" toId="55">
</dataflow>
<dataflow id="238" from="empty_28" to="specpipeline_ln271" fromId="185" toId="55">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="221" toId="56">
</dataflow>
<dataflow id="241" from="empty_50" to="specloopname_ln132" fromId="240" toId="56">
</dataflow>
<dataflow id="242" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="34" toId="57">
</dataflow>
<dataflow id="243" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="35" toId="58">
</dataflow>
<dataflow id="245" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_s" fromId="244" toId="59">
</dataflow>
<dataflow id="246" from="reg_file_2_0_load" to="tmp_s" fromId="57" toId="59">
</dataflow>
<dataflow id="247" from="reg_file_2_1_load" to="tmp_s" fromId="58" toId="59">
</dataflow>
<dataflow id="248" from="trunc_ln265" to="tmp_s" fromId="27" toId="59">
</dataflow>
<dataflow id="249" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln272_1" fromId="158" toId="60">
</dataflow>
<dataflow id="250" from="trunc_ln272_1" to="add_ln272_1" fromId="39" toId="60">
</dataflow>
<dataflow id="251" from="lshr_ln" to="add_ln272_1" fromId="38" toId="60">
</dataflow>
<dataflow id="252" from="add_ln272_1" to="zext_ln272_1" fromId="60" toId="61">
</dataflow>
<dataflow id="253" from="reg_file_6_0" to="reg_file_6_0_addr" fromId="79" toId="62">
</dataflow>
<dataflow id="254" from="StgValue_164" to="reg_file_6_0_addr" fromId="164" toId="62">
</dataflow>
<dataflow id="255" from="zext_ln272_1" to="reg_file_6_0_addr" fromId="61" toId="62">
</dataflow>
<dataflow id="256" from="reg_file_6_1" to="reg_file_6_1_addr" fromId="78" toId="63">
</dataflow>
<dataflow id="257" from="StgValue_164" to="reg_file_6_1_addr" fromId="164" toId="63">
</dataflow>
<dataflow id="258" from="zext_ln272_1" to="reg_file_6_1_addr" fromId="61" toId="63">
</dataflow>
<dataflow id="259" from="tmp_s" to="store_ln272" fromId="59" toId="64">
</dataflow>
<dataflow id="260" from="reg_file_6_0_addr" to="store_ln272" fromId="62" toId="64">
</dataflow>
<dataflow id="261" from="tmp_s" to="store_ln272" fromId="59" toId="66">
</dataflow>
<dataflow id="262" from="reg_file_6_1_addr" to="store_ln272" fromId="63" toId="66">
</dataflow>
<dataflow id="263" from="icmp_ln265" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="264" from="trunc_ln272_2" to="StgValue_3" fromId="40" toId="3">
</dataflow>
</dataflows>


</stg>
