Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top_processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_processor"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\m\Processor_Total_2\ipcore_dir\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "E:\m\Processor_Total_2\uart_transmitter.v" into library work
Parsing module <uart_transmitter>.
Analyzing Verilog file "E:\m\Processor_Total_2\uart_receiver.v" into library work
Parsing module <uart_receiver>.
Analyzing Verilog file "E:\m\Processor_Total_2\uart_baudgen.v" into library work
Parsing module <uart_baudgen>.
Analyzing Verilog file "E:\m\Processor_Total_2\uart_module.v" into library work
Parsing module <uart_module>.
Analyzing Verilog file "E:\m\Processor_Total_2\REG_ty_ir.v" into library work
Parsing module <REG_ty_ir>.
Analyzing Verilog file "E:\m\Processor_Total_2\REg-ty-pc.v" into library work
Parsing module <REG_ty_pc>.
Analyzing Verilog file "E:\m\Processor_Total_2\REG-ty-2.v" into library work
Parsing module <REG_ty_2>.
Analyzing Verilog file "E:\m\Processor_Total_2\REG-ty-1.v" into library work
Parsing module <REG_ty_1>.
Analyzing Verilog file "E:\m\Processor_Total_2\decoder4_16.v" into library work
Parsing module <decoder4_16>.
Analyzing Verilog file "E:\m\Processor_Total_2\contrl_UNIT.v" into library work
Parsing module <contrl_UNIT>.
Analyzing Verilog file "E:\m\Processor_Total_2\alu_unit.v" into library work
Parsing module <alu_unit>.
Analyzing Verilog file "E:\m\Processor_Total_2\micro_processor.v" into library work
Parsing module <micro_processor>.
Analyzing Verilog file "E:\m\Processor_Total_2\ipcore_dir\blockBRAM.v" into library work
Parsing module <blockBRAM>.
Analyzing Verilog file "E:\m\Processor_Total_2\InOut_Module.v" into library work
Parsing module <InOut_Module>.
Analyzing Verilog file "E:\m\Processor_Total_2\top_processor.v" into library work
Parsing module <top_processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_processor>.

Elaborating module <clock>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=4.0,CLKFX_DIVIDE=8,CLKFX_MULTIPLY=2,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "E:\m\Processor_Total_2\ipcore_dir\clock.v" Line 126: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\m\Processor_Total_2\ipcore_dir\clock.v" Line 127: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <micro_processor>.

Elaborating module <alu_unit>.
WARNING:HDLCompiler:413 - "E:\m\Processor_Total_2\alu_unit.v" Line 54: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "E:\m\Processor_Total_2\alu_unit.v" Line 60: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "E:\m\Processor_Total_2\alu_unit.v" Line 61: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <decoder4_16>.
WARNING:HDLCompiler:1127 - "E:\m\Processor_Total_2\micro_processor.v" Line 75: Assignment to nt_cn ignored, since the identifier is never used

Elaborating module <contrl_UNIT>.
WARNING:HDLCompiler:413 - "E:\m\Processor_Total_2\contrl_UNIT.v" Line 107: Result of 32-bit expression is truncated to fit in 15-bit target.

Elaborating module <REG_ty_ir>.

Elaborating module <REG_ty_pc>.

Elaborating module <REG_ty_2>.

Elaborating module <REG_ty_1>.
WARNING:HDLCompiler:1127 - "E:\m\Processor_Total_2\micro_processor.v" Line 99: Assignment to nt_cn ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\m\Processor_Total_2\top_processor.v" Line 77: Assignment to enable_check ignored, since the identifier is never used

Elaborating module <InOut_Module>.

Elaborating module <uart_module>.

Elaborating module <uart_baudgen>.
WARNING:HDLCompiler:413 - "E:\m\Processor_Total_2\uart_baudgen.v" Line 34: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\m\Processor_Total_2\uart_baudgen.v" Line 40: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <uart_transmitter>.

Elaborating module <uart_receiver>.
WARNING:HDLCompiler:413 - "E:\m\Processor_Total_2\InOut_Module.v" Line 114: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "E:\m\Processor_Total_2\InOut_Module.v" Line 171: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "E:\m\Processor_Total_2\InOut_Module.v" Line 225: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <blockBRAM>.
WARNING:HDLCompiler:1499 - "E:\m\Processor_Total_2\ipcore_dir\blockBRAM.v" Line 39: Empty module <blockBRAM> remains a black box.
WARNING:HDLCompiler:413 - "E:\m\Processor_Total_2\top_processor.v" Line 146: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "E:\m\Processor_Total_2\top_processor.v" Line 169: Result of 29-bit expression is truncated to fit in 28-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_processor>.
    Related source file is "E:\m\Processor_Total_2\top_processor.v".
INFO:Xst:3210 - "E:\m\Processor_Total_2\top_processor.v" line 77: Output port <testout> of the instance <u_pro> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\m\Processor_Total_2\top_processor.v" line 77: Output port <enable_check> of the instance <u_pro> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <send>.
    Found 28-bit register for signal <delaycount>.
    Found 1-bit register for signal <resume_sw>.
    Found 1-bit register for signal <rec_IM>.
    Found 1-bit register for signal <rec_IN>.
    Found 4-bit register for signal <halState>.
    Found finite state machine <FSM_0> for signal <halState>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 23                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | clk1 (falling_edge)                            |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <delaycount[27]_GND_1_o_add_9_OUT> created at line 169.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <top_processor> synthesized.

Synthesizing Unit <clock>.
    Related source file is "E:\m\Processor_Total_2\ipcore_dir\clock.v".
    Summary:
	no macro.
Unit <clock> synthesized.

Synthesizing Unit <micro_processor>.
    Related source file is "E:\m\Processor_Total_2\micro_processor.v".
    Summary:
	no macro.
Unit <micro_processor> synthesized.

Synthesizing Unit <alu_unit>.
    Related source file is "E:\m\Processor_Total_2\alu_unit.v".
        NO_OPERATION = 5'b00000
        ZERO = 5'b00001
        B_IN = 5'b00010
        LOW = 5'b00011
        SHIFTR8 = 5'b00100
        INC128 = 5'b00101
        SHIFTL = 5'b00110
        SHIFTR = 5'b00111
        ADD = 5'b01000
        SUB = 5'b01001
        MULTIPLY = 5'b01010
        DECREMENT = 5'b01011
        INCREMENT = 5'b11100
    Found 1-bit register for signal <z2>.
    Found 1-bit register for signal <z3>.
    Found 1-bit register for signal <z4>.
    Found 1-bit register for signal <z_sig>.
    Found 1-bit register for signal <z1>.
    Found 16-bit subtractor for signal <B[15]_A[15]_sub_6_OUT> created at line 58.
    Found 16-bit adder for signal <B[15]_GND_7_o_add_1_OUT> created at line 54.
    Found 16-bit adder for signal <A[15]_B[15]_add_4_OUT> created at line 57.
    Found 16-bit adder for signal <B[15]_GND_7_o_add_8_OUT> created at line 61.
    Found 16-bit subtractor for signal <GND_7_o_GND_7_o_sub_8_OUT<15:0>> created at line 60.
    Found 16-bit shifter logical left for signal <B[15]_A[15]_shift_left_2_OUT> created at line 55
    Found 16-bit shifter logical right for signal <B[15]_A[15]_shift_right_3_OUT> created at line 56
    Found 16x16-bit multiplier for signal <n0072> created at line 59.
    Found 1-bit tristate buffer for signal <dataBuff<15>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<14>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<13>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<12>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<11>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<10>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<9>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<8>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<7>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<6>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<5>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<4>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<3>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<2>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<1>> created at line 47
    Found 1-bit tristate buffer for signal <dataBuff<0>> created at line 47
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred  16 Tristate(s).
Unit <alu_unit> synthesized.

Synthesizing Unit <decoder4_16>.
    Related source file is "E:\m\Processor_Total_2\decoder4_16.v".
    Found 16-bit shifter logical left for signal <out> created at line 23
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <decoder4_16> synthesized.

Synthesizing Unit <contrl_UNIT>.
    Related source file is "E:\m\Processor_Total_2\contrl_UNIT.v".
        RESUME_CHECK = 33
        J_IR = 32
        Z_CHECK = 31
        FETCH1 = 10'b0000000000
        FETCH2 = 10'b0000000001
        FETCH3 = 10'b0000000010
        FETCH4 = 10'b0000000011
        FETCH5 = 10'b0000000100
        ADDH1 = 10'b0000001000
        ADDH2 = 10'b0000001001
        ADDH3 = 10'b0000001010
        ADDL1 = 10'b0000010000
        ADDL2 = 10'b0000010001
        ADDL3 = 10'b0000010010
        ADD1 = 10'b0000011000
        ADD2 = 10'b0000011001
        CLEAR1 = 10'b0000100000
        ADDI1 = 10'b0000101000
        ADDI2 = 10'b0000101001
        SHIFTR1 = 10'b0000110000
        SHIFTR2 = 10'b0000110001
        SHIFTL1 = 10'b0000111000
        SHIFTL2 = 10'b0000111001
        LOAD1 = 10'b0001000000
        LOAD2 = 10'b0001000001
        LOAD3 = 10'b0001000010
        LOAD4 = 10'b0001000011
        LOAD5 = 10'b0001000100
        INC128 = 10'b0001001000
        STORE1 = 10'b0001010000
        STORE2 = 10'b0001010001
        STORE3 = 10'b0001010010
        STORE4 = 10'b0001010011
        SUBI1 = 10'b0001011000
        SUBI2 = 10'b0001011001
        JUMPNZ1 = 10'b0001100000
        JUMPNZ2 = 10'b0001100001
        JUMPNZ3 = 10'b0101100001
        PAUSE1 = 10'b0011111000
        PAUSE2 = 10'b1011111000
WARNING:Xst:647 - Input <enablle> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <next_add[9]_clk_DFF_22>.
    Found 42-bit register for signal <m_op>.
    Found 16-bit register for signal <Z_9_o_dff_50_OUT>.
    Found 5-bit subtractor for signal <GND_28_o_GND_28_o_sub_2_OUT> created at line 107.
    Found 32-bit shifter logical left for signal <n0071> created at line 107
    Found 1-bit tristate buffer for signal <immediate<15>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<14>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<13>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<12>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<11>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<10>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<9>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<8>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<7>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<6>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<5>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<4>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<3>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<2>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<1>> created at line 118
    Found 1-bit tristate buffer for signal <immediate<0>> created at line 118
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred  16 Tristate(s).
Unit <contrl_UNIT> synthesized.

Synthesizing Unit <REG_ty_ir>.
    Related source file is "E:\m\Processor_Total_2\REG_ty_ir.v".
        width = 16
    Found 16-bit register for signal <register>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <REG_ty_ir> synthesized.

Synthesizing Unit <REG_ty_pc>.
    Related source file is "E:\m\Processor_Total_2\REg-ty-pc.v".
        width = 16
    Found 16-bit register for signal <register>.
    Found 1-bit tristate buffer for signal <dout<15>> created at line 40
    Found 1-bit tristate buffer for signal <dout<14>> created at line 40
    Found 1-bit tristate buffer for signal <dout<13>> created at line 40
    Found 1-bit tristate buffer for signal <dout<12>> created at line 40
    Found 1-bit tristate buffer for signal <dout<11>> created at line 40
    Found 1-bit tristate buffer for signal <dout<10>> created at line 40
    Found 1-bit tristate buffer for signal <dout<9>> created at line 40
    Found 1-bit tristate buffer for signal <dout<8>> created at line 40
    Found 1-bit tristate buffer for signal <dout<7>> created at line 40
    Found 1-bit tristate buffer for signal <dout<6>> created at line 40
    Found 1-bit tristate buffer for signal <dout<5>> created at line 40
    Found 1-bit tristate buffer for signal <dout<4>> created at line 40
    Found 1-bit tristate buffer for signal <dout<3>> created at line 40
    Found 1-bit tristate buffer for signal <dout<2>> created at line 40
    Found 1-bit tristate buffer for signal <dout<1>> created at line 40
    Found 1-bit tristate buffer for signal <dout<0>> created at line 40
    Found 1-bit tristate buffer for signal <Mdout<15>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<14>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<13>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<12>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<11>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<10>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<9>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<8>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<7>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<6>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<5>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<4>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<3>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<2>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<1>> created at line 41
    Found 1-bit tristate buffer for signal <Mdout<0>> created at line 41
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <REG_ty_pc> synthesized.

Synthesizing Unit <REG_ty_2>.
    Related source file is "E:\m\Processor_Total_2\REG-ty-2.v".
        width = 16
    Found 16-bit register for signal <register>.
    Found 1-bit tristate buffer for signal <dout<15>> created at line 42
    Found 1-bit tristate buffer for signal <dout<14>> created at line 42
    Found 1-bit tristate buffer for signal <dout<13>> created at line 42
    Found 1-bit tristate buffer for signal <dout<12>> created at line 42
    Found 1-bit tristate buffer for signal <dout<11>> created at line 42
    Found 1-bit tristate buffer for signal <dout<10>> created at line 42
    Found 1-bit tristate buffer for signal <dout<9>> created at line 42
    Found 1-bit tristate buffer for signal <dout<8>> created at line 42
    Found 1-bit tristate buffer for signal <dout<7>> created at line 42
    Found 1-bit tristate buffer for signal <dout<6>> created at line 42
    Found 1-bit tristate buffer for signal <dout<5>> created at line 42
    Found 1-bit tristate buffer for signal <dout<4>> created at line 42
    Found 1-bit tristate buffer for signal <dout<3>> created at line 42
    Found 1-bit tristate buffer for signal <dout<2>> created at line 42
    Found 1-bit tristate buffer for signal <dout<1>> created at line 42
    Found 1-bit tristate buffer for signal <dout<0>> created at line 42
    Found 1-bit tristate buffer for signal <Mdout<15>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<14>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<13>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<12>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<11>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<10>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<9>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<8>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<7>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<6>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<5>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<4>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<3>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<2>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<1>> created at line 43
    Found 1-bit tristate buffer for signal <Mdout<0>> created at line 43
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <REG_ty_2> synthesized.

Synthesizing Unit <REG_ty_1>.
    Related source file is "E:\m\Processor_Total_2\REG-ty-1.v".
        width = 16
    Found 16-bit register for signal <register>.
    Found 1-bit tristate buffer for signal <data_out<15>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<14>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<13>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<12>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<11>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<10>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<9>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<8>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 39
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 39
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <REG_ty_1> synthesized.

Synthesizing Unit <InOut_Module>.
    Related source file is "E:\m\Processor_Total_2\InOut_Module.v".
        START_TX_ADDRESS = 34816
        END_TX_ADDRESS = 51199
        START_INSTRUCTION_RX_ADDRESS = 1
        END_INSTRUCTION_RX_ADDRESS = 44
        START_IMAGE_RX_ADDRESS = 128
        END_IMAGE_RX_ADDRESS = 33409
WARNING:Xst:647 - Input <datain<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <tx_LED>.
    Found 16-bit register for signal <address>.
    Found 1-bit register for signal <snd>.
    Found 1-bit register for signal <RAM_w_en>.
    Found 4-bit register for signal <RX_state_in>.
    Found 1-bit register for signal <rxIN_LED>.
    Found 1-bit register for signal <rdy_clr>.
    Found 1-bit register for signal <dataout<15>>.
    Found 1-bit register for signal <dataout<14>>.
    Found 1-bit register for signal <dataout<13>>.
    Found 1-bit register for signal <dataout<12>>.
    Found 1-bit register for signal <dataout<11>>.
    Found 1-bit register for signal <dataout<10>>.
    Found 1-bit register for signal <dataout<9>>.
    Found 1-bit register for signal <dataout<8>>.
    Found 1-bit register for signal <dataout<7>>.
    Found 1-bit register for signal <dataout<6>>.
    Found 1-bit register for signal <dataout<5>>.
    Found 1-bit register for signal <dataout<4>>.
    Found 1-bit register for signal <dataout<3>>.
    Found 1-bit register for signal <dataout<2>>.
    Found 1-bit register for signal <dataout<1>>.
    Found 1-bit register for signal <dataout<0>>.
    Found 4-bit register for signal <RX_state_img>.
    Found 1-bit register for signal <rxIM_LED>.
    Found 3-bit register for signal <TX_state>.
    Found finite state machine <FSM_3> for signal <TX_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <RX_state_in>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <RX_state_img>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <address[15]_GND_130_o_add_6_OUT> created at line 114.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred  63 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <InOut_Module> synthesized.

Synthesizing Unit <uart_module>.
    Related source file is "E:\m\Processor_Total_2\uart_module.v".
    Summary:
	no macro.
Unit <uart_module> synthesized.

Synthesizing Unit <uart_baudgen>.
    Related source file is "E:\m\Processor_Total_2\uart_baudgen.v".
        rx_max = 13
        tx_max = 217
        rx_width = 4
        tx_width = 8
    Found 8-bit register for signal <tx_acc>.
    Found 4-bit register for signal <rx_acc>.
    Found 4-bit adder for signal <rx_acc[3]_GND_132_o_add_4_OUT> created at line 34.
    Found 8-bit adder for signal <tx_acc[7]_GND_132_o_add_9_OUT> created at line 40.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <uart_baudgen> synthesized.

Synthesizing Unit <uart_transmitter>.
    Related source file is "E:\m\Processor_Total_2\uart_transmitter.v".
        STATE_IDLE = 2'b00
        STATE_START = 2'b01
        STATE_DATA = 2'b10
        STATE_STOP = 2'b11
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <tx_state>.
    Found 3-bit register for signal <bitpos>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <tx>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_ (rising_edge)                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bitpos[2]_GND_133_o_add_6_OUT> created at line 60.
    Found 1-bit 8-to-1 multiplexer for signal <bitpos[2]_data[7]_Mux_9_o> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_transmitter> synthesized.

Synthesizing Unit <uart_receiver>.
    Related source file is "E:\m\Processor_Total_2\uart_receiver.v".
        RX_STATE_START = 2'b00
        RX_STATE_DATA = 2'b01
        RX_STATE_STOP = 2'b10
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <data>.
    Found 4-bit register for signal <sample>.
    Found 8-bit register for signal <scratch>.
    Found 4-bit register for signal <bitpos>.
    Found 1-bit register for signal <rdy>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_ (rising_edge)                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitpos[3]_GND_134_o_add_12_OUT> created at line 59.
    Found 4-bit adder for signal <sample[3]_GND_134_o_add_20_OUT> created at line 71.
    Found 4-bit comparator lessequal for signal <n0026> created at line 65
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_receiver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 13
 16-bit adder                                          : 4
 16-bit subtractor                                     : 2
 28-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 3
 5-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Registers                                            : 47
 1-bit register                                        : 19
 16-bit register                                       : 18
 28-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 3
 42-bit register                                       : 1
 8-bit register                                        : 4
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 87
 1-bit 2-to-1 multiplexer                              : 44
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 33
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 4
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 1
 32-bit shifter logical left                           : 1
# Tristates                                            : 272
 1-bit tristate buffer                                 : 272
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/blockBRAM.ngc>.
Loading core <blockBRAM> for timing and area information for instance <bram>.
WARNING:Xst:2677 - Node <m_op_24> of sequential type is unconnected in block <ctrl>.

Synthesizing (advanced) Unit <top_processor>.
The following registers are absorbed into counter <delaycount>: 1 register on signal <delaycount>.
Unit <top_processor> synthesized (advanced).

Synthesizing (advanced) Unit <uart_baudgen>.
The following registers are absorbed into counter <tx_acc>: 1 register on signal <tx_acc>.
The following registers are absorbed into counter <rx_acc>: 1 register on signal <rx_acc>.
Unit <uart_baudgen> synthesized (advanced).

Synthesizing (advanced) Unit <uart_receiver>.
The following registers are absorbed into counter <bitpos>: 1 register on signal <bitpos>.
Unit <uart_receiver> synthesized (advanced).

Synthesizing (advanced) Unit <uart_transmitter>.
The following registers are absorbed into counter <bitpos>: 1 register on signal <bitpos>.
Unit <uart_transmitter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 8
 16-bit adder                                          : 4
 16-bit subtractor                                     : 2
 4-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 5
 28-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 377
 Flip-Flops                                            : 377
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 85
 1-bit 2-to-1 multiplexer                              : 44
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 33
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 4
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 1
 32-bit shifter logical left                           : 1
# FSMs                                                 : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <halState[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <in_out/FSM_2> on signal <RX_state_img[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
 0111  | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <in_out/FSM_3> on signal <TX_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <in_out/FSM_1> on signal <RX_state_in[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
 0111  | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <in_out/uart_part/txx/FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <in_out/uart_part/rxx/FSM_5> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <immediate_7> (without init value) has a constant value of 0 in block <contrl_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <immediate_8> (without init value) has a constant value of 0 in block <contrl_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <immediate_9> (without init value) has a constant value of 0 in block <contrl_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <immediate_10> (without init value) has a constant value of 0 in block <contrl_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <immediate_11> (without init value) has a constant value of 0 in block <contrl_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <immediate_12> (without init value) has a constant value of 0 in block <contrl_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <immediate_13> (without init value) has a constant value of 0 in block <contrl_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <immediate_14> (without init value) has a constant value of 0 in block <contrl_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <immediate_15> (without init value) has a constant value of 0 in block <contrl_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2040 - Unit micro_processor: 32 multi-source signals are replaced by logic (pull-up yes): B_BUS<0>, B_BUS<10>, B_BUS<11>, B_BUS<12>, B_BUS<13>, B_BUS<14>, B_BUS<15>, B_BUS<1>, B_BUS<2>, B_BUS<3>, B_BUS<4>, B_BUS<5>, B_BUS<6>, B_BUS<7>, B_BUS<8>, B_BUS<9>, add_M<0>, add_M<10>, add_M<11>, add_M<12>, add_M<13>, add_M<14>, add_M<15>, add_M<1>, add_M<2>, add_M<3>, add_M<4>, add_M<5>, add_M<6>, add_M<7>, add_M<8>, add_M<9>.
WARNING:Xst:2042 - Unit REG_ty_pc: 32 internal tristates are replaced by logic (pull-up yes): Mdout<0>, Mdout<10>, Mdout<11>, Mdout<12>, Mdout<13>, Mdout<14>, Mdout<15>, Mdout<1>, Mdout<2>, Mdout<3>, Mdout<4>, Mdout<5>, Mdout<6>, Mdout<7>, Mdout<8>, Mdout<9>, dout<0>, dout<10>, dout<11>, dout<12>, dout<13>, dout<14>, dout<15>, dout<1>, dout<2>, dout<3>, dout<4>, dout<5>, dout<6>, dout<7>, dout<8>, dout<9>.
WARNING:Xst:2042 - Unit contrl_UNIT: 16 internal tristates are replaced by logic (pull-up yes): immediate<0>, immediate<10>, immediate<11>, immediate<12>, immediate<13>, immediate<14>, immediate<15>, immediate<1>, immediate<2>, immediate<3>, immediate<4>, immediate<5>, immediate<6>, immediate<7>, immediate<8>, immediate<9>.
WARNING:Xst:2042 - Unit alu_unit: 16 internal tristates are replaced by logic (pull-up yes): dataBuff<0>, dataBuff<10>, dataBuff<11>, dataBuff<12>, dataBuff<13>, dataBuff<14>, dataBuff<15>, dataBuff<1>, dataBuff<2>, dataBuff<3>, dataBuff<4>, dataBuff<5>, dataBuff<6>, dataBuff<7>, dataBuff<8>, dataBuff<9>.
WARNING:Xst:2042 - Unit REG_ty_2: 32 internal tristates are replaced by logic (pull-up yes): Mdout<0>, Mdout<10>, Mdout<11>, Mdout<12>, Mdout<13>, Mdout<14>, Mdout<15>, Mdout<1>, Mdout<2>, Mdout<3>, Mdout<4>, Mdout<5>, Mdout<6>, Mdout<7>, Mdout<8>, Mdout<9>, dout<0>, dout<10>, dout<11>, dout<12>, dout<13>, dout<14>, dout<15>, dout<1>, dout<2>, dout<3>, dout<4>, dout<5>, dout<6>, dout<7>, dout<8>, dout<9>.
WARNING:Xst:2677 - Node <ctrl/m_op_24> of sequential type is unconnected in block <micro_processor>.

Optimizing unit <REG_ty_ir> ...

Optimizing unit <top_processor> ...

Optimizing unit <micro_processor> ...

Optimizing unit <alu_unit> ...

Optimizing unit <InOut_Module> ...

Optimizing unit <uart_transmitter> ...

Optimizing unit <uart_receiver> ...
INFO:Xst:2261 - The FF/Latch <in_out/uart_part/baud/tx_acc_0> in Unit <top_processor> is equivalent to the following FF/Latch, which will be removed : <in_out/uart_part/baud/rx_acc_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_processor, actual ratio is 5.
FlipFlop u_pro/ctrl/m_op_10 has been replicated 1 time(s)
FlipFlop u_pro/ctrl/m_op_7 has been replicated 4 time(s)
FlipFlop u_pro/ctrl/m_op_8 has been replicated 2 time(s)
FlipFlop u_pro/ctrl/m_op_9 has been replicated 5 time(s)
FlipFlop u_pro/ctrl/next_add[9]_clk_DFF_22 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top_processor> :
	Found 4-bit shift register for signal <u_pro/alu_U/z_sig>.
Unit <top_processor> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 439
 Flip-Flops                                            : 439
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1860
#      GND                         : 2
#      INV                         : 7
#      LUT1                        : 49
#      LUT2                        : 84
#      LUT3                        : 109
#      LUT4                        : 74
#      LUT5                        : 225
#      LUT6                        : 1069
#      MUXCY                       : 109
#      MUXF7                       : 15
#      VCC                         : 1
#      XORCY                       : 116
# FlipFlops/Latches                : 452
#      FD                          : 34
#      FD_1                        : 66
#      FDE                         : 308
#      FDE_1                       : 4
#      FDR                         : 12
#      FDRE                        : 28
# RAMS                             : 64
#      RAMB16BWER                  : 64
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 9
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 6
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             452  out of  54576     0%  
 Number of Slice LUTs:                 1618  out of  27288     5%  
    Number used as Logic:              1617  out of  27288     5%  
    Number used as Memory:                1  out of   6408     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1829
   Number with an unused Flip Flop:    1377  out of   1829    75%  
   Number with an unused LUT:           211  out of   1829    11%  
   Number of fully used LUT-FF pairs:   241  out of   1829    13%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                   9  out of    218     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               64  out of    116    55%  
    Number using Block RAM only:         64
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     58     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DCM_SP:CLKFX           | 518   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.545ns (Maximum Frequency: 180.350MHz)
   Minimum input arrival time before clock: 4.300ns
   Maximum output required time after clock: 9.259ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.545ns (frequency: 180.350MHz)
  Total number of paths / destination ports: 632469 / 4801
-------------------------------------------------------------------------
Delay:               11.090ns (Levels of Logic = 7)
  Source:            u_pro/ctrl/m_op_9_2 (FF)
  Destination:       u_pro/alu_U/z1 (FF)
  Source Clock:      clk falling 0.3X
  Destination Clock: clk rising 0.3X

  Data Path: u_pro/ctrl/m_op_9_2 to u_pro/alu_U/z1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            14   0.447   1.062  u_pro/ctrl/m_op_9_2 (u_pro/ctrl/m_op_9_2)
     LUT6:I4->O            1   0.203   0.580  u_pro/B_BUS<2>LogicTrst4 (u_pro/B_BUS<2>LogicTrst3)
     LUT5:I4->O            3   0.205   0.651  u_pro/B_BUS<2>LogicTrst5 (u_pro/B_BUS<2>LogicTrst4)
     LUT6:I5->O           17   0.205   1.027  u_pro/B_BUS<2>LogicTrst6 (u_pro/B_BUS<2>)
     DSP48A1:B2->M14       1   3.364   0.580  u_pro/alu_U/Mmult_n0072 (u_pro/alu_U/n0072<14>)
     LUT6:I5->O           16   0.205   1.369  u_pro/alu_U/dataBuff<14>LogicTrst13 (u_pro/C_BUS<14>)
     LUT6:I0->O            1   0.203   0.684  u_pro/alu_U/GND_7_o_GND_7_o_equal_58_o<15>1 (u_pro/alu_U/GND_7_o_GND_7_o_equal_58_o<15>)
     LUT6:I4->O            1   0.203   0.000  u_pro/alu_U/GND_7_o_GND_7_o_equal_58_o<15>3 (u_pro/alu_U/GND_7_o_GND_7_o_equal_58_o)
     FD:D                      0.102          u_pro/alu_U/z1
    ----------------------------------------
    Total                     11.090ns (5.137ns logic, 5.953ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              4.300ns (Levels of Logic = 3)
  Source:            rx (PAD)
  Destination:       in_out/uart_part/rxx/sample_3 (FF)
  Destination Clock: clk rising 0.3X

  Data Path: rx to in_out/uart_part/rxx/sample_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.222   1.086  rx_IBUF (rx_IBUF)
     LUT3:I1->O            1   0.203   0.580  in_out/uart_part/rxx/_n0137_inv_SW0 (N52)
     LUT6:I5->O            4   0.205   0.683  in_out/uart_part/rxx/_n0137_inv (in_out/uart_part/rxx/_n0137_inv)
     FDE:CE                    0.322          in_out/uart_part/rxx/sample_0
    ----------------------------------------
    Total                      4.300ns (1.952ns logic, 2.348ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 49 / 6
-------------------------------------------------------------------------
Offset:              9.259ns (Levels of Logic = 5)
  Source:            u_pro/ctrl/m_op_32 (FF)
  Destination:       pause_LED (PAD)
  Source Clock:      clk falling 0.3X

  Data Path: u_pro/ctrl/m_op_32 to pause_LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            43   0.447   1.677  u_pro/ctrl/m_op_32 (u_pro/ctrl/m_op_32)
     LUT3:I0->O           30   0.205   1.368  u_pro/ctrl/Mmux_next_add<7:0>71 (u_pro/ctrl/next_add<6>)
     LUT5:I3->O            1   0.203   0.580  u_pro/ctrl/next_add[9]_PWR_27_o_equal_48_o<9>1_SW0 (N116)
     LUT6:I5->O           10   0.205   1.085  u_pro/ctrl/next_add[9]_PWR_27_o_equal_48_o<9>1 (u_pro/ctrl/next_add[9]_PWR_27_o_equal_48_o<9>1)
     LUT3:I0->O            5   0.205   0.714  u_pro/ctrl/pause_LED<9>1 (pause_LED_OBUF)
     OBUF:I->O                 2.571          pause_LED_OBUF (pause_LED)
    ----------------------------------------
    Total                      9.259ns (3.836ns logic, 5.423ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.971|   11.090|    9.834|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.39 secs
 
--> 

Total memory usage is 4545620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    3 (   0 filtered)

