#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f31430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f44a60 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x1f318c0 .functor NOT 1, L_0x1fa3710, C4<0>, C4<0>, C4<0>;
L_0x1fa3590 .functor XOR 12, L_0x1fa3450, L_0x1fa34f0, C4<000000000000>, C4<000000000000>;
L_0x1fa36a0 .functor XOR 12, L_0x1fa3590, L_0x1fa3600, C4<000000000000>, C4<000000000000>;
v0x1f9ea70_0 .net *"_ivl_10", 11 0, L_0x1fa3600;  1 drivers
v0x1f9eb70_0 .net *"_ivl_12", 11 0, L_0x1fa36a0;  1 drivers
v0x1f9ec50_0 .net *"_ivl_2", 11 0, L_0x1fa33b0;  1 drivers
v0x1f9ed10_0 .net *"_ivl_4", 11 0, L_0x1fa3450;  1 drivers
v0x1f9edf0_0 .net *"_ivl_6", 11 0, L_0x1fa34f0;  1 drivers
v0x1f9ef20_0 .net *"_ivl_8", 11 0, L_0x1fa3590;  1 drivers
v0x1f9f000_0 .var "clk", 0 0;
v0x1f9f0a0_0 .net "in", 0 0, v0x1f9ca80_0;  1 drivers
v0x1f9f140_0 .net "next_state_dut", 9 0, v0x1f9e290_0;  1 drivers
v0x1f9f1e0_0 .net "next_state_ref", 9 0, L_0x1fa2190;  1 drivers
v0x1f9f2f0_0 .net "out1_dut", 0 0, L_0x1fa2df0;  1 drivers
v0x1f9f390_0 .net "out1_ref", 0 0, L_0x1f34710;  1 drivers
v0x1f9f430_0 .net "out2_dut", 0 0, L_0x1fa31d0;  1 drivers
v0x1f9f4d0_0 .net "out2_ref", 0 0, L_0x1f355b0;  1 drivers
v0x1f9f5a0_0 .net "state", 9 0, v0x1f9cdb0_0;  1 drivers
v0x1f9f640_0 .var/2u "stats1", 287 0;
v0x1f9f6e0_0 .var/2u "strobe", 0 0;
v0x1f9f890_0 .net "tb_match", 0 0, L_0x1fa3710;  1 drivers
v0x1f9f960_0 .net "tb_mismatch", 0 0, L_0x1f318c0;  1 drivers
v0x1f9fa00_0 .net "wavedrom_enable", 0 0, v0x1f9cff0_0;  1 drivers
v0x1f9fad0_0 .net "wavedrom_title", 511 0, v0x1f9d0b0_0;  1 drivers
L_0x1fa33b0 .concat [ 1 1 10 0], L_0x1f355b0, L_0x1f34710, L_0x1fa2190;
L_0x1fa3450 .concat [ 1 1 10 0], L_0x1f355b0, L_0x1f34710, L_0x1fa2190;
L_0x1fa34f0 .concat [ 1 1 10 0], L_0x1fa31d0, L_0x1fa2df0, v0x1f9e290_0;
L_0x1fa3600 .concat [ 1 1 10 0], L_0x1f355b0, L_0x1f34710, L_0x1fa2190;
L_0x1fa3710 .cmp/eeq 12, L_0x1fa33b0, L_0x1fa36a0;
S_0x1f44bf0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x1f44a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1f34710 .functor OR 1, L_0x1f9fc20, L_0x1f9fcc0, C4<0>, C4<0>;
L_0x1f355b0 .functor OR 1, L_0x1f9fe50, L_0x1f9fef0, C4<0>, C4<0>;
L_0x1f35d00 .functor OR 1, L_0x1fa03d0, L_0x1fa0470, C4<0>, C4<0>;
L_0x1f32710 .functor OR 1, L_0x1f35d00, L_0x1fa0600, C4<0>, C4<0>;
L_0x1f52770 .functor OR 1, L_0x1f32710, L_0x1fa0770, C4<0>, C4<0>;
L_0x1f73410 .functor AND 1, L_0x1fa00b0, L_0x1f52770, C4<1>, C4<1>;
L_0x1fa0b50 .functor OR 1, L_0x1fa09a0, L_0x1fa0a40, C4<0>, C4<0>;
L_0x1fa0d00 .functor OR 1, L_0x1fa0b50, L_0x1fa0c60, C4<0>, C4<0>;
L_0x1fa0e60 .functor AND 1, v0x1f9ca80_0, L_0x1fa0d00, C4<1>, C4<1>;
L_0x1fa0ae0 .functor AND 1, v0x1f9ca80_0, L_0x1fa0f20, C4<1>, C4<1>;
L_0x1fa13a0 .functor AND 1, v0x1f9ca80_0, L_0x1fa10f0, C4<1>, C4<1>;
L_0x1fa1540 .functor AND 1, v0x1f9ca80_0, L_0x1fa1410, C4<1>, C4<1>;
L_0x1fa1710 .functor AND 1, v0x1f9ca80_0, L_0x1fa1670, C4<1>, C4<1>;
L_0x1fa1940 .functor AND 1, v0x1f9ca80_0, L_0x1fa1800, C4<1>, C4<1>;
L_0x1fa1600 .functor OR 1, L_0x1fa1ab0, L_0x1fa1b50, C4<0>, C4<0>;
L_0x1fa1da0 .functor AND 1, v0x1f9ca80_0, L_0x1fa1600, C4<1>, C4<1>;
L_0x1fa2050 .functor AND 1, L_0x1fa18a0, L_0x1fa1ef0, C4<1>, C4<1>;
L_0x1fa2710 .functor AND 1, L_0x1fa2500, L_0x1fa2670, C4<1>, C4<1>;
v0x1f348c0_0 .net *"_ivl_1", 0 0, L_0x1f9fc20;  1 drivers
v0x1f356c0_0 .net *"_ivl_100", 0 0, L_0x1fa2500;  1 drivers
v0x1f35760_0 .net *"_ivl_102", 0 0, L_0x1fa2670;  1 drivers
v0x1f35f70_0 .net *"_ivl_104", 0 0, L_0x1fa2710;  1 drivers
v0x1f36010_0 .net *"_ivl_15", 0 0, L_0x1fa00b0;  1 drivers
v0x1f32860_0 .net *"_ivl_17", 4 0, L_0x1fa01e0;  1 drivers
v0x1f32900_0 .net *"_ivl_19", 0 0, L_0x1fa03d0;  1 drivers
v0x1f99580_0 .net *"_ivl_21", 0 0, L_0x1fa0470;  1 drivers
v0x1f99660_0 .net *"_ivl_22", 0 0, L_0x1f35d00;  1 drivers
v0x1f99740_0 .net *"_ivl_25", 0 0, L_0x1fa0600;  1 drivers
v0x1f99820_0 .net *"_ivl_26", 0 0, L_0x1f32710;  1 drivers
v0x1f99900_0 .net *"_ivl_29", 0 0, L_0x1fa0770;  1 drivers
v0x1f999e0_0 .net *"_ivl_3", 0 0, L_0x1f9fcc0;  1 drivers
v0x1f99ac0_0 .net *"_ivl_30", 0 0, L_0x1f52770;  1 drivers
v0x1f99ba0_0 .net *"_ivl_33", 0 0, L_0x1f73410;  1 drivers
v0x1f99c60_0 .net *"_ivl_37", 0 0, L_0x1fa09a0;  1 drivers
v0x1f99d40_0 .net *"_ivl_39", 0 0, L_0x1fa0a40;  1 drivers
v0x1f99e20_0 .net *"_ivl_40", 0 0, L_0x1fa0b50;  1 drivers
v0x1f99f00_0 .net *"_ivl_43", 0 0, L_0x1fa0c60;  1 drivers
v0x1f99fe0_0 .net *"_ivl_44", 0 0, L_0x1fa0d00;  1 drivers
v0x1f9a0c0_0 .net *"_ivl_47", 0 0, L_0x1fa0e60;  1 drivers
v0x1f9a180_0 .net *"_ivl_51", 0 0, L_0x1fa0f20;  1 drivers
v0x1f9a260_0 .net *"_ivl_53", 0 0, L_0x1fa0ae0;  1 drivers
v0x1f9a320_0 .net *"_ivl_57", 0 0, L_0x1fa10f0;  1 drivers
v0x1f9a400_0 .net *"_ivl_59", 0 0, L_0x1fa13a0;  1 drivers
v0x1f9a4c0_0 .net *"_ivl_63", 0 0, L_0x1fa1410;  1 drivers
v0x1f9a5a0_0 .net *"_ivl_65", 0 0, L_0x1fa1540;  1 drivers
v0x1f9a660_0 .net *"_ivl_69", 0 0, L_0x1fa1670;  1 drivers
v0x1f9a740_0 .net *"_ivl_7", 0 0, L_0x1f9fe50;  1 drivers
v0x1f9a820_0 .net *"_ivl_71", 0 0, L_0x1fa1710;  1 drivers
v0x1f9a8e0_0 .net *"_ivl_75", 0 0, L_0x1fa1800;  1 drivers
v0x1f9a9c0_0 .net *"_ivl_77", 0 0, L_0x1fa1940;  1 drivers
v0x1f9aa80_0 .net *"_ivl_81", 0 0, L_0x1fa1ab0;  1 drivers
v0x1f9ad70_0 .net *"_ivl_83", 0 0, L_0x1fa1b50;  1 drivers
v0x1f9ae50_0 .net *"_ivl_84", 0 0, L_0x1fa1600;  1 drivers
v0x1f9af30_0 .net *"_ivl_87", 0 0, L_0x1fa1da0;  1 drivers
v0x1f9aff0_0 .net *"_ivl_9", 0 0, L_0x1f9fef0;  1 drivers
v0x1f9b0d0_0 .net *"_ivl_91", 0 0, L_0x1fa18a0;  1 drivers
v0x1f9b190_0 .net *"_ivl_93", 0 0, L_0x1fa1ef0;  1 drivers
v0x1f9b270_0 .net *"_ivl_95", 0 0, L_0x1fa2050;  1 drivers
v0x1f9b330_0 .net "in", 0 0, v0x1f9ca80_0;  alias, 1 drivers
v0x1f9b3f0_0 .net "next_state", 9 0, L_0x1fa2190;  alias, 1 drivers
v0x1f9b4d0_0 .net "out1", 0 0, L_0x1f34710;  alias, 1 drivers
v0x1f9b590_0 .net "out2", 0 0, L_0x1f355b0;  alias, 1 drivers
v0x1f9b650_0 .net "state", 9 0, v0x1f9cdb0_0;  alias, 1 drivers
L_0x1f9fc20 .part v0x1f9cdb0_0, 8, 1;
L_0x1f9fcc0 .part v0x1f9cdb0_0, 9, 1;
L_0x1f9fe50 .part v0x1f9cdb0_0, 7, 1;
L_0x1f9fef0 .part v0x1f9cdb0_0, 9, 1;
L_0x1fa00b0 .reduce/nor v0x1f9ca80_0;
L_0x1fa01e0 .part v0x1f9cdb0_0, 0, 5;
L_0x1fa03d0 .reduce/or L_0x1fa01e0;
L_0x1fa0470 .part v0x1f9cdb0_0, 7, 1;
L_0x1fa0600 .part v0x1f9cdb0_0, 8, 1;
L_0x1fa0770 .part v0x1f9cdb0_0, 9, 1;
L_0x1fa09a0 .part v0x1f9cdb0_0, 0, 1;
L_0x1fa0a40 .part v0x1f9cdb0_0, 8, 1;
L_0x1fa0c60 .part v0x1f9cdb0_0, 9, 1;
L_0x1fa0f20 .part v0x1f9cdb0_0, 1, 1;
L_0x1fa10f0 .part v0x1f9cdb0_0, 2, 1;
L_0x1fa1410 .part v0x1f9cdb0_0, 3, 1;
L_0x1fa1670 .part v0x1f9cdb0_0, 4, 1;
L_0x1fa1800 .part v0x1f9cdb0_0, 5, 1;
L_0x1fa1ab0 .part v0x1f9cdb0_0, 6, 1;
L_0x1fa1b50 .part v0x1f9cdb0_0, 7, 1;
L_0x1fa18a0 .reduce/nor v0x1f9ca80_0;
L_0x1fa1ef0 .part v0x1f9cdb0_0, 5, 1;
LS_0x1fa2190_0_0 .concat8 [ 1 1 1 1], L_0x1f73410, L_0x1fa0e60, L_0x1fa0ae0, L_0x1fa13a0;
LS_0x1fa2190_0_4 .concat8 [ 1 1 1 1], L_0x1fa1540, L_0x1fa1710, L_0x1fa1940, L_0x1fa1da0;
LS_0x1fa2190_0_8 .concat8 [ 1 1 0 0], L_0x1fa2050, L_0x1fa2710;
L_0x1fa2190 .concat8 [ 4 4 2 0], LS_0x1fa2190_0_0, LS_0x1fa2190_0_4, LS_0x1fa2190_0_8;
L_0x1fa2500 .reduce/nor v0x1f9ca80_0;
L_0x1fa2670 .part v0x1f9cdb0_0, 6, 1;
S_0x1f9b7d0 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x1f44a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x1f9c800_0 .net "clk", 0 0, v0x1f9f000_0;  1 drivers
v0x1f9c8e0_0 .var/2s "errored1", 31 0;
v0x1f9c9c0_0 .var/2s "errored2", 31 0;
v0x1f9ca80_0 .var "in", 0 0;
v0x1f9cb20_0 .net "next_state_dut", 9 0, v0x1f9e290_0;  alias, 1 drivers
v0x1f9cc30_0 .net "next_state_ref", 9 0, L_0x1fa2190;  alias, 1 drivers
v0x1f9ccf0_0 .var/2s "onehot_error", 31 0;
v0x1f9cdb0_0 .var "state", 9 0;
v0x1f9ce70_0 .var "state_error", 9 0;
v0x1f9cf30_0 .net "tb_match", 0 0, L_0x1fa3710;  alias, 1 drivers
v0x1f9cff0_0 .var "wavedrom_enable", 0 0;
v0x1f9d0b0_0 .var "wavedrom_title", 511 0;
E_0x1f40760 .event negedge, v0x1f9c800_0;
E_0x1f409b0 .event posedge, v0x1f9c800_0;
S_0x1f9ba10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x1f9b7d0;
 .timescale -12 -12;
v0x1f9bc50_0 .var/2s "i", 31 0;
E_0x1f40030/0 .event negedge, v0x1f9c800_0;
E_0x1f40030/1 .event posedge, v0x1f9c800_0;
E_0x1f40030 .event/or E_0x1f40030/0, E_0x1f40030/1;
S_0x1f9bd50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x1f9b7d0;
 .timescale -12 -12;
v0x1f9bf50_0 .var/2s "i", 31 0;
S_0x1f9c030 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x1f9b7d0;
 .timescale -12 -12;
v0x1f9c210_0 .var/2s "i", 31 0;
S_0x1f9c2f0 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x1f9b7d0;
 .timescale -12 -12;
v0x1f9c4d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f9c5d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x1f9b7d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f9d290 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x1f44a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x7f67f907b018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1fa2a20 .functor XNOR 1, L_0x1fa2980, L_0x7f67f907b018, C4<0>, C4<0>;
L_0x7f67f907b060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1fa2bd0 .functor XNOR 1, L_0x1fa2b30, L_0x7f67f907b060, C4<0>, C4<0>;
L_0x1fa2ce0 .functor AND 1, L_0x1fa2a20, L_0x1fa2bd0, C4<1>, C4<1>;
L_0x7f67f907b138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1fa30c0 .functor XNOR 1, L_0x1fa2fd0, L_0x7f67f907b138, C4<0>, C4<0>;
v0x1f9d520_0 .net/2u *"_ivl_10", 0 0, L_0x7f67f907b060;  1 drivers
v0x1f9d620_0 .net *"_ivl_12", 0 0, L_0x1fa2bd0;  1 drivers
v0x1f9d6e0_0 .net *"_ivl_15", 0 0, L_0x1fa2ce0;  1 drivers
L_0x7f67f907b0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f9d7b0_0 .net/2u *"_ivl_16", 0 0, L_0x7f67f907b0a8;  1 drivers
L_0x7f67f907b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f9d890_0 .net/2u *"_ivl_18", 0 0, L_0x7f67f907b0f0;  1 drivers
v0x1f9d9c0_0 .net *"_ivl_23", 0 0, L_0x1fa2fd0;  1 drivers
v0x1f9daa0_0 .net/2u *"_ivl_24", 0 0, L_0x7f67f907b138;  1 drivers
v0x1f9db80_0 .net *"_ivl_26", 0 0, L_0x1fa30c0;  1 drivers
L_0x7f67f907b180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f9dc40_0 .net/2u *"_ivl_28", 0 0, L_0x7f67f907b180;  1 drivers
v0x1f9ddb0_0 .net *"_ivl_3", 0 0, L_0x1fa2980;  1 drivers
L_0x7f67f907b1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f9de90_0 .net/2u *"_ivl_30", 0 0, L_0x7f67f907b1c8;  1 drivers
v0x1f9df70_0 .net/2u *"_ivl_4", 0 0, L_0x7f67f907b018;  1 drivers
v0x1f9e050_0 .net *"_ivl_6", 0 0, L_0x1fa2a20;  1 drivers
v0x1f9e110_0 .net *"_ivl_9", 0 0, L_0x1fa2b30;  1 drivers
v0x1f9e1f0_0 .net "in", 0 0, v0x1f9ca80_0;  alias, 1 drivers
v0x1f9e290_0 .var "next", 9 0;
v0x1f9e370_0 .net "next_state", 9 0, v0x1f9e290_0;  alias, 1 drivers
v0x1f9e540_0 .net "out1", 0 0, L_0x1fa2df0;  alias, 1 drivers
v0x1f9e5e0_0 .net "out2", 0 0, L_0x1fa31d0;  alias, 1 drivers
v0x1f9e6a0_0 .net "state", 9 0, v0x1f9cdb0_0;  alias, 1 drivers
E_0x1f27a20 .event anyedge, v0x1f9b650_0, v0x1f9b330_0;
L_0x1fa2980 .part v0x1f9cdb0_0, 1, 1;
L_0x1fa2b30 .part v0x1f9cdb0_0, 0, 1;
L_0x1fa2df0 .functor MUXZ 1, L_0x7f67f907b0f0, L_0x7f67f907b0a8, L_0x1fa2ce0, C4<>;
L_0x1fa2fd0 .part v0x1f9cdb0_0, 7, 1;
L_0x1fa31d0 .functor MUXZ 1, L_0x7f67f907b1c8, L_0x7f67f907b180, L_0x1fa30c0, C4<>;
S_0x1f9e850 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x1f44a60;
 .timescale -12 -12;
E_0x1f7bc10 .event anyedge, v0x1f9f6e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f9f6e0_0;
    %nor/r;
    %assign/vec4 v0x1f9f6e0_0, 0;
    %wait E_0x1f7bc10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f9b7d0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f9c8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f9c9c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f9ccf0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1f9ce70_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x1f9b7d0;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f409b0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x1f40030;
    %load/vec4 v0x1f9ce70_0;
    %load/vec4 v0x1f9cc30_0;
    %load/vec4 v0x1f9cb20_0;
    %xor;
    %or;
    %assign/vec4 v0x1f9ce70_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x1f9b7d0;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1f9cdb0_0, 0;
    %wait E_0x1f40760;
    %fork t_1, S_0x1f9ba10;
    %jmp t_0;
    .scope S_0x1f9ba10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f9bc50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1f9bc50_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f40030;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1f9bc50_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1f9cdb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f9ca80_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9bc50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f9bc50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1f9b7d0;
t_0 %join;
    %fork t_3, S_0x1f9bd50;
    %jmp t_2;
    .scope S_0x1f9bd50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f9bf50_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x1f9bf50_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x1f40030;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1f9bf50_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1f9cdb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f9ca80_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9bf50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f9bf50_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x1f9b7d0;
t_2 %join;
    %wait E_0x1f40760;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f9c5d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f40030;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1f9cdb0_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1f9ca80_0, 0;
    %load/vec4 v0x1f9cf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9ccf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f9ccf0_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f9c8e0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f40030;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x1f9cdb0_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1f9ca80_0, 0;
    %load/vec4 v0x1f9cf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9c8e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f9c8e0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1f9ccf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x1f9c8e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f9c9c0_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f40030;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1f9cdb0_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1f9ca80_0, 0;
    %load/vec4 v0x1f9cf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9c9c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f9c9c0_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x1f9ccf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x1f9c9c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x1f9ccf0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x1f9c8e0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x1f9c9c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x1f9c030;
    %jmp t_4;
    .scope S_0x1f9c030;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f9c210_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x1f9c210_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x1f9ce70_0;
    %load/vec4 v0x1f9c210_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x1f9c210_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9c210_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f9c210_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x1f9b7d0;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f9d290;
T_6 ;
    %wait E_0x1f27a20;
    %load/vec4 v0x1f9e6a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 10;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 257, 0, 10;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1f9e290_0, 0, 10;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x1f9e1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 3, 0, 10;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 2, 0, 10;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %store/vec4 v0x1f9e290_0, 0, 10;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x1f9e1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 4, 0, 10;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 2, 0, 10;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0x1f9e290_0, 0, 10;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x1f9e1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 8, 0, 10;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 2, 0, 10;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v0x1f9e290_0, 0, 10;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x1f9e1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 16, 0, 10;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 4, 0, 10;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %store/vec4 v0x1f9e290_0, 0, 10;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x1f9e1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.20, 8;
    %pushi/vec4 4, 0, 10;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %pushi/vec4 12, 0, 10;
    %jmp/0 T_6.21, 8;
 ; End of false expr.
    %blend;
T_6.21;
    %store/vec4 v0x1f9e290_0, 0, 10;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x1f9e1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.22, 8;
    %pushi/vec4 256, 0, 10;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %pushi/vec4 16, 0, 10;
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
    %store/vec4 v0x1f9e290_0, 0, 10;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x1f9e1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.24, 8;
    %pushi/vec4 128, 0, 10;
    %jmp/1 T_6.25, 8;
T_6.24 ; End of true expr.
    %pushi/vec4 16, 0, 10;
    %jmp/0 T_6.25, 8;
 ; End of false expr.
    %blend;
T_6.25;
    %store/vec4 v0x1f9e290_0, 0, 10;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x1f9e1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.26, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_6.27, 8;
T_6.26 ; End of true expr.
    %pushi/vec4 3, 0, 10;
    %jmp/0 T_6.27, 8;
 ; End of false expr.
    %blend;
T_6.27;
    %store/vec4 v0x1f9e290_0, 0, 10;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x1f9e1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.28, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_6.29, 8;
T_6.28 ; End of true expr.
    %pushi/vec4 257, 0, 10;
    %jmp/0 T_6.29, 8;
 ; End of false expr.
    %blend;
T_6.29;
    %store/vec4 v0x1f9e290_0, 0, 10;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x1f9e1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.30, 8;
    %pushi/vec4 2, 0, 10;
    %jmp/1 T_6.31, 8;
T_6.30 ; End of true expr.
    %pushi/vec4 257, 0, 10;
    %jmp/0 T_6.31, 8;
 ; End of false expr.
    %blend;
T_6.31;
    %store/vec4 v0x1f9e290_0, 0, 10;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1f44a60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9f000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f9f6e0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1f44a60;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f9f000_0;
    %inv;
    %store/vec4 v0x1f9f000_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1f44a60;
T_9 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f9c800_0, v0x1f9f960_0, v0x1f9f0a0_0, v0x1f9f5a0_0, v0x1f9f1e0_0, v0x1f9f140_0, v0x1f9f390_0, v0x1f9f2f0_0, v0x1f9f4d0_0, v0x1f9f430_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1f44a60;
T_10 ;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_10.3 ;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_10.5 ;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1f44a60;
T_11 ;
    %wait E_0x1f40030;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9f640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f640_0, 4, 32;
    %load/vec4 v0x1f9f890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f640_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f9f640_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f640_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1f9f1e0_0;
    %load/vec4 v0x1f9f1e0_0;
    %load/vec4 v0x1f9f140_0;
    %xor;
    %load/vec4 v0x1f9f1e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f640_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f640_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x1f9f390_0;
    %load/vec4 v0x1f9f390_0;
    %load/vec4 v0x1f9f2f0_0;
    %xor;
    %load/vec4 v0x1f9f390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f640_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f640_0, 4, 32;
T_11.8 ;
    %load/vec4 v0x1f9f4d0_0;
    %load/vec4 v0x1f9f4d0_0;
    %load/vec4 v0x1f9f430_0;
    %xor;
    %load/vec4 v0x1f9f4d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.12, 6;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f640_0, 4, 32;
T_11.14 ;
    %load/vec4 v0x1f9f640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f9f640_0, 4, 32;
T_11.12 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/fsm_onehot/iter9/response3/top_module.sv";
