Simulation Parameters:
Trace Prefix: test_traces/coherence_test/coherence
Set Index Bits: 2
Associativity: 2
Block Bits: 5
Block Size (Bytes): 32
Number of Sets: 4
Cache Size (KB per core): 0.25
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU (invalid lines replaced first)
Bus Arbitration: Priority-based with Round-Robin (BusRdX > BusRd > WriteBack)
Memory Latency: 100 cycles

Core 0 Statistics:
Total Instructions: 7
Total Reads: 5
Total Writes: 2
Total Execution Cycles: 336
Idle Cycles: 763
Cache Misses: 3
Cache Miss Rate: 42.86%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 2
Data Traffic (Bytes): 512

Core 1 Statistics:
Total Instructions: 6
Total Reads: 4
Total Writes: 2
Total Execution Cycles: 235
Idle Cycles: 864
Cache Misses: 3
Cache Miss Rate: 50.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 2
Data Traffic (Bytes): 512

Core 2 Statistics:
Total Instructions: 5
Total Reads: 4
Total Writes: 1
Total Execution Cycles: 18
Idle Cycles: 1081
Cache Misses: 4
Cache Miss Rate: 80.00%
Cache Evictions: 2
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 512

Core 3 Statistics:
Total Instructions: 5
Total Reads: 5
Total Writes: 0
Total Execution Cycles: 2
Idle Cycles: 1097
Cache Misses: 4
Cache Miss Rate: 80.00%
Cache Evictions: 2
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 512

Overall Bus Summary:
Total Bus Transactions: 16
Total Bus Traffic (Bytes): 512
