// Seed: 3013159515
module module_0 (
    input  tri1 id_0,
    output tri1 id_1,
    output wor  id_2,
    input  wand id_3,
    input  tri  id_4,
    output wand id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri1 id_2,
    input uwire id_3,
    input wire id_4,
    output tri1 id_5,
    output wor id_6,
    input wor id_7,
    output wand id_8,
    input wire id_9,
    input supply1 id_10,
    output tri1 id_11,
    output tri id_12,
    input supply1 id_13,
    output wor id_14,
    input wor id_15,
    input tri1 id_16,
    output wand id_17,
    input wire id_18
);
  wire id_20;
  module_0(
      id_15, id_11, id_6, id_4, id_4, id_6
  );
  wire id_21;
  wire id_22;
endmodule
