 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : IP_DAEC_8LC_encoder
Version: Q-2019.12-SP5-5
Date   : Wed Sep 13 22:51:54 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: message[54]
              (input port clocked by vclk)
  Endpoint: IP (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[54] (in)                         0.00       0.00 f
  U97/S (STP_ADDH_0P5)                     0.08       0.08 r
  U98/X (STP_EO3_0P5)                      0.04       0.12 f
  U99/X (STP_EO3_0P5)                      0.09       0.21 f
  U100/X (STP_EO3_0P5)                     0.09       0.30 f
  U101/X (STP_EO3_0P5)                     0.09       0.39 f
  U102/X (STP_EO3_0P5)                     0.09       0.48 f
  U103/X (STP_EO3_0P5)                     0.08       0.57 f
  IP (out)                                 0.00       0.57 f
  data arrival time                                   0.57

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: message[54]
              (input port clocked by vclk)
  Endpoint: IP (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[54] (in)                         0.00       0.00 f
  U97/S (STP_ADDH_0P5)                     0.08       0.08 r
  U98/X (STP_EO3_0P5)                      0.04       0.12 f
  U99/X (STP_EO3_0P5)                      0.09       0.21 f
  U100/X (STP_EO3_0P5)                     0.09       0.30 f
  U101/X (STP_EO3_0P5)                     0.09       0.39 f
  U102/X (STP_EO3_0P5)                     0.09       0.48 f
  U103/X (STP_EO3_0P5)                     0.08       0.57 f
  IP (out)                                 0.00       0.57 f
  data arrival time                                   0.57

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: message[33]
              (input port clocked by vclk)
  Endpoint: IP (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[33] (in)                         0.00       0.00 f
  U97/S (STP_ADDH_0P5)                     0.08       0.08 r
  U98/X (STP_EO3_0P5)                      0.04       0.12 f
  U99/X (STP_EO3_0P5)                      0.09       0.21 f
  U100/X (STP_EO3_0P5)                     0.09       0.30 f
  U101/X (STP_EO3_0P5)                     0.09       0.39 f
  U102/X (STP_EO3_0P5)                     0.09       0.48 f
  U103/X (STP_EO3_0P5)                     0.08       0.57 f
  IP (out)                                 0.00       0.57 f
  data arrival time                                   0.57

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: message[33]
              (input port clocked by vclk)
  Endpoint: IP (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[33] (in)                         0.00       0.00 f
  U97/S (STP_ADDH_0P5)                     0.08       0.08 r
  U98/X (STP_EO3_0P5)                      0.04       0.12 f
  U99/X (STP_EO3_0P5)                      0.09       0.21 f
  U100/X (STP_EO3_0P5)                     0.09       0.30 f
  U101/X (STP_EO3_0P5)                     0.09       0.39 f
  U102/X (STP_EO3_0P5)                     0.09       0.48 f
  U103/X (STP_EO3_0P5)                     0.08       0.57 f
  IP (out)                                 0.00       0.57 f
  data arrival time                                   0.57

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: message[54]
              (input port clocked by vclk)
  Endpoint: IP (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[54] (in)                         0.00       0.00 f
  U97/S (STP_ADDH_0P5)                     0.08       0.08 r
  U98/X (STP_EO3_0P5)                      0.04       0.12 f
  U99/X (STP_EO3_0P5)                      0.09       0.21 f
  U100/X (STP_EO3_0P5)                     0.09       0.30 f
  U101/X (STP_EO3_0P5)                     0.09       0.39 f
  U102/X (STP_EO3_0P5)                     0.09       0.48 f
  U103/X (STP_EO3_0P5)                     0.08       0.56 f
  IP (out)                                 0.00       0.56 f
  data arrival time                                   0.56

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: message[54]
              (input port clocked by vclk)
  Endpoint: IP (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[54] (in)                         0.00       0.00 f
  U97/S (STP_ADDH_0P5)                     0.08       0.08 r
  U98/X (STP_EO3_0P5)                      0.04       0.12 f
  U99/X (STP_EO3_0P5)                      0.09       0.21 f
  U100/X (STP_EO3_0P5)                     0.09       0.30 f
  U101/X (STP_EO3_0P5)                     0.09       0.39 f
  U102/X (STP_EO3_0P5)                     0.09       0.48 f
  U103/X (STP_EO3_0P5)                     0.08       0.56 f
  IP (out)                                 0.00       0.56 f
  data arrival time                                   0.56

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: message[54]
              (input port clocked by vclk)
  Endpoint: IP (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[54] (in)                         0.00       0.00 f
  U97/S (STP_ADDH_0P5)                     0.08       0.08 r
  U98/X (STP_EO3_0P5)                      0.04       0.12 f
  U99/X (STP_EO3_0P5)                      0.09       0.21 f
  U100/X (STP_EO3_0P5)                     0.09       0.30 f
  U101/X (STP_EO3_0P5)                     0.09       0.39 f
  U102/X (STP_EO3_0P5)                     0.09       0.48 f
  U103/X (STP_EO3_0P5)                     0.08       0.56 f
  IP (out)                                 0.00       0.56 f
  data arrival time                                   0.56

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: message[54]
              (input port clocked by vclk)
  Endpoint: IP (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[54] (in)                         0.00       0.00 f
  U97/S (STP_ADDH_0P5)                     0.08       0.08 r
  U98/X (STP_EO3_0P5)                      0.04       0.12 f
  U99/X (STP_EO3_0P5)                      0.09       0.21 f
  U100/X (STP_EO3_0P5)                     0.09       0.30 f
  U101/X (STP_EO3_0P5)                     0.09       0.39 f
  U102/X (STP_EO3_0P5)                     0.09       0.48 f
  U103/X (STP_EO3_0P5)                     0.08       0.56 f
  IP (out)                                 0.00       0.56 f
  data arrival time                                   0.56

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: message[54]
              (input port clocked by vclk)
  Endpoint: IP (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[54] (in)                         0.00       0.00 f
  U97/S (STP_ADDH_0P5)                     0.08       0.08 r
  U98/X (STP_EO3_0P5)                      0.04       0.12 f
  U99/X (STP_EO3_0P5)                      0.09       0.21 f
  U100/X (STP_EO3_0P5)                     0.09       0.30 f
  U101/X (STP_EO3_0P5)                     0.09       0.39 f
  U102/X (STP_EO3_0P5)                     0.09       0.48 f
  U103/X (STP_EO3_0P5)                     0.08       0.56 f
  IP (out)                                 0.00       0.56 f
  data arrival time                                   0.56

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: message[54]
              (input port clocked by vclk)
  Endpoint: IP (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IP_DAEC_8LC_encoder
                     ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  message[54] (in)                         0.00       0.00 f
  U97/S (STP_ADDH_0P5)                     0.08       0.08 r
  U98/X (STP_EO3_0P5)                      0.04       0.12 f
  U99/X (STP_EO3_0P5)                      0.09       0.21 f
  U100/X (STP_EO3_0P5)                     0.09       0.30 f
  U101/X (STP_EO3_0P5)                     0.09       0.39 f
  U102/X (STP_EO3_0P5)                     0.09       0.48 f
  U103/X (STP_EO3_0P5)                     0.08       0.56 f
  IP (out)                                 0.00       0.56 f
  data arrival time                                   0.56

  clock vclk (rise edge)                   0.60       0.60
  clock network delay (ideal)              0.00       0.60
  output external delay                    0.00       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.04


1
