{"vcs1":{"timestamp_begin":1745965041.985995032, "rt":0.75, "ut":0.17, "st":0.06}}
{"vcselab":{"timestamp_begin":1745965042.804333528, "rt":0.49, "ut":0.14, "st":0.03}}
{"link":{"timestamp_begin":1745965043.383707605, "rt":0.53, "ut":0.16, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745965041.807605521}
{"VCS_COMP_START_TIME": 1745965041.807605521}
{"VCS_COMP_END_TIME": 1745965044.013933502}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263956}}
{"vcselab": {"peak_mem": 140052}}
