
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.61+21 (git sha1 967b47d98-dirty, x86_64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)

-- Executing script file `synth_part2.tcl' --

1. Executing Verilog-2005 frontend: ../verilog/part2.v
Parsing SystemVerilog input from `../verilog/part2.v' to AST representation.
Generating RTLIL representation for module `\part2'.
Successfully finished Verilog frontend.

2. Executing SYNTH_LATTICE pass.

2.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\VLO'.
Generating RTLIL representation for module `\VHI'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\DP16KD'.
Replacing existing blackbox module `\FD1P3AX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v' to AST representation.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DCUA'.
Successfully finished Verilog frontend.

2.3. Executing HIERARCHY pass (managing design hierarchy).

2.3.1. Analyzing design hierarchy..
Top module:  \part2

2.3.2. Analyzing design hierarchy..
Top module:  \part2
Removed 0 unused modules.

2.4. Executing PROC pass (convert processes to netlists).

2.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:380$84 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:369$82 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:352$75 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:337$68 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:322$61 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:307$54 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:292$47 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:277$40 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:262$33 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:247$26 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:232$19 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:217$12 in module part2.
Marked 1 switch rules as full_case in process $proc$../verilog/part2.v:202$5 in module part2.
Removed a total of 0 dead cases.

2.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 12 redundant assignments.
Promoted 0 assignments to connections.

2.4.4. Executing PROC_INIT pass (extract init attributes).

2.4.5. Executing PROC_ARST pass (detect async resets in processes).

2.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~14 debug messages>

2.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\part2.$proc$../verilog/part2.v:380$84'.
     1/1: $0\_206[63:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:369$82'.
     1/1: $0\_40[47:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:352$75'.
     1/1: $0\_181[47:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:337$68'.
     1/1: $0\_167[47:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:322$61'.
     1/1: $0\_153[47:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:307$54'.
     1/1: $0\_139[47:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:292$47'.
     1/1: $0\_125[47:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:277$40'.
     1/1: $0\_111[47:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:262$33'.
     1/1: $0\_97[47:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:247$26'.
     1/1: $0\_83[47:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:232$19'.
     1/1: $0\_69[47:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:217$12'.
     1/1: $0\_55[47:0]
Creating decoders for process `\part2.$proc$../verilog/part2.v:202$5'.
     1/1: $0\_43[47:0]

2.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\part2.\_206' using process `\part2.$proc$../verilog/part2.v:380$84'.
  created $dff cell `$procdff$351' with positive edge clock.
Creating register for signal `\part2.\_40' using process `\part2.$proc$../verilog/part2.v:369$82'.
  created $dff cell `$procdff$352' with positive edge clock.
Creating register for signal `\part2.\_181' using process `\part2.$proc$../verilog/part2.v:352$75'.
  created $dff cell `$procdff$353' with positive edge clock.
Creating register for signal `\part2.\_167' using process `\part2.$proc$../verilog/part2.v:337$68'.
  created $dff cell `$procdff$354' with positive edge clock.
Creating register for signal `\part2.\_153' using process `\part2.$proc$../verilog/part2.v:322$61'.
  created $dff cell `$procdff$355' with positive edge clock.
Creating register for signal `\part2.\_139' using process `\part2.$proc$../verilog/part2.v:307$54'.
  created $dff cell `$procdff$356' with positive edge clock.
Creating register for signal `\part2.\_125' using process `\part2.$proc$../verilog/part2.v:292$47'.
  created $dff cell `$procdff$357' with positive edge clock.
Creating register for signal `\part2.\_111' using process `\part2.$proc$../verilog/part2.v:277$40'.
  created $dff cell `$procdff$358' with positive edge clock.
Creating register for signal `\part2.\_97' using process `\part2.$proc$../verilog/part2.v:262$33'.
  created $dff cell `$procdff$359' with positive edge clock.
Creating register for signal `\part2.\_83' using process `\part2.$proc$../verilog/part2.v:247$26'.
  created $dff cell `$procdff$360' with positive edge clock.
Creating register for signal `\part2.\_69' using process `\part2.$proc$../verilog/part2.v:232$19'.
  created $dff cell `$procdff$361' with positive edge clock.
Creating register for signal `\part2.\_55' using process `\part2.$proc$../verilog/part2.v:217$12'.
  created $dff cell `$procdff$362' with positive edge clock.
Creating register for signal `\part2.\_43' using process `\part2.$proc$../verilog/part2.v:202$5'.
  created $dff cell `$procdff$363' with positive edge clock.

2.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\part2.$proc$../verilog/part2.v:380$84'.
Removing empty process `part2.$proc$../verilog/part2.v:380$84'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:369$82'.
Removing empty process `part2.$proc$../verilog/part2.v:369$82'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:352$75'.
Removing empty process `part2.$proc$../verilog/part2.v:352$75'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:337$68'.
Removing empty process `part2.$proc$../verilog/part2.v:337$68'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:322$61'.
Removing empty process `part2.$proc$../verilog/part2.v:322$61'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:307$54'.
Removing empty process `part2.$proc$../verilog/part2.v:307$54'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:292$47'.
Removing empty process `part2.$proc$../verilog/part2.v:292$47'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:277$40'.
Removing empty process `part2.$proc$../verilog/part2.v:277$40'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:262$33'.
Removing empty process `part2.$proc$../verilog/part2.v:262$33'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:247$26'.
Removing empty process `part2.$proc$../verilog/part2.v:247$26'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:232$19'.
Removing empty process `part2.$proc$../verilog/part2.v:232$19'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:217$12'.
Removing empty process `part2.$proc$../verilog/part2.v:217$12'.
Found and cleaned up 1 empty switch in `\part2.$proc$../verilog/part2.v:202$5'.
Removing empty process `part2.$proc$../verilog/part2.v:202$5'.
Cleaned up 14 empty switches.

2.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.5. Executing FLATTEN pass (flatten design).

2.6. Executing TRIBUF pass.

2.7. Executing DEMINOUT pass (demote inout ports to input or output).

2.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.
<suppressed ~11 debug messages>

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..
Removed 0 unused cells and 98 unused wires.
<suppressed ~1 debug messages>

2.10. Executing CHECK pass (checking for obvious problems).
Checking module part2...
Found and reported 0 problems.

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 98 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

2.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part2.
Performed a total of 0 changes.

2.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 98 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.11.6. Executing OPT_DFF pass (perform DFF optimizations).

2.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.11.9. Finished fast OPT passes. (There is nothing left to do.)

2.12. Executing FSM pass (extract and optimize FSM).

2.12.1. Executing FSM_DETECT pass (finding FSMs in design).

2.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.13. Executing OPT pass (performing simple optimizations).

2.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 98 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part2.
Performed a total of 0 changes.

2.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 98 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$363 ($dff) from module part2 (D = \_50, Q = \_43, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$364 ($sdff) from module part2 (D = { 44'00000000000000000000000000000000000000000000 \digit }, Q = \_43).
Adding SRST signal on $procdff$362 ($dff) from module part2 (D = \_64, Q = \_55, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$368 ($sdff) from module part2 (D = \_61, Q = \_55).
Adding SRST signal on $procdff$361 ($dff) from module part2 (D = \_78, Q = \_69, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$372 ($sdff) from module part2 (D = \_75, Q = \_69).
Adding SRST signal on $procdff$360 ($dff) from module part2 (D = \_92, Q = \_83, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$376 ($sdff) from module part2 (D = \_89, Q = \_83).
Adding SRST signal on $procdff$359 ($dff) from module part2 (D = \_106, Q = \_97, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$380 ($sdff) from module part2 (D = \_103, Q = \_97).
Adding SRST signal on $procdff$358 ($dff) from module part2 (D = \_120, Q = \_111, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$384 ($sdff) from module part2 (D = \_117, Q = \_111).
Adding SRST signal on $procdff$357 ($dff) from module part2 (D = \_134, Q = \_125, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$388 ($sdff) from module part2 (D = \_131, Q = \_125).
Adding SRST signal on $procdff$356 ($dff) from module part2 (D = \_148, Q = \_139, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$392 ($sdff) from module part2 (D = \_145, Q = \_139).
Adding SRST signal on $procdff$355 ($dff) from module part2 (D = \_162, Q = \_153, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$396 ($sdff) from module part2 (D = \_159, Q = \_153).
Adding SRST signal on $procdff$354 ($dff) from module part2 (D = \_176, Q = \_167, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$400 ($sdff) from module part2 (D = \_173, Q = \_167).
Adding SRST signal on $procdff$353 ($dff) from module part2 (D = \_190, Q = \_181, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$404 ($sdff) from module part2 (D = \_187, Q = \_181).
Adding SRST signal on $procdff$352 ($dff) from module part2 (D = \_201, Q = \_40, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$408 ($sdff) from module part2 (D = \_198, Q = \_40).
Adding SRST signal on $procdff$351 ($dff) from module part2 (D = $procmux$310_Y, Q = \_206, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$412 ($sdff) from module part2 (D = \_209, Q = \_206).
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 14 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 16 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 17 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 18 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 20 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 21 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 23 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 24 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 25 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 26 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 27 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 28 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 29 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 30 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 31 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 32 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 33 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 34 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 35 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 36 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 37 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 38 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 39 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 40 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 41 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 42 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 43 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 44 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 45 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 46 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.
Setting constant 0-bit at position 47 on $auto$ff.cc:337:slice$367 ($sdffe) from module part2.

2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..
Removed 38 unused cells and 50 unused wires.
<suppressed ~75 debug messages>

2.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part2.
Performed a total of 0 changes.

2.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 72 cells of `\part2'.
Finding duplicate cells in `\part2'.
Computing hashes of 61 cells of `\part2'.
Finding duplicate cells in `\part2'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

2.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

2.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.13.16. Rerunning OPT passes. (Maybe there is more to do..)

2.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part2.
Performed a total of 0 changes.

2.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 61 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.13.20. Executing OPT_DFF pass (perform DFF optimizations).

2.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.13.23. Finished fast OPT passes. (There is nothing left to do.)

2.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 44 bits (of 48) from port A of cell part2.$lt$../verilog/part2.v:197$1 ($lt).
Removed top 44 bits (of 48) from port B of cell part2.$lt$../verilog/part2.v:197$1 ($lt).
Removed top 44 bits (of 48) from port A of cell part2.$mul$../verilog/part2.v:209$6 ($mul).
Removed top 44 bits (of 47) from port B of cell part2.$mul$../verilog/part2.v:209$6 ($mul).
Removed top 88 bits (of 95) from port Y of cell part2.$mul$../verilog/part2.v:209$6 ($mul).
Removed top 40 bits (of 48) from port A of cell part2.$add$../verilog/part2.v:211$7 ($add).
Removed top 44 bits (of 48) from port B of cell part2.$add$../verilog/part2.v:211$7 ($add).
Removed top 39 bits (of 48) from port Y of cell part2.$add$../verilog/part2.v:211$7 ($add).
Removed top 39 bits (of 48) from port B of cell part2.$lt$../verilog/part2.v:212$8 ($lt).
Removed top 44 bits (of 47) from port B of cell part2.$mul$../verilog/part2.v:224$13 ($mul).
Removed top 48 bits (of 95) from port Y of cell part2.$mul$../verilog/part2.v:224$13 ($mul).
Removed top 44 bits (of 48) from port B of cell part2.$add$../verilog/part2.v:226$14 ($add).
Removed top 44 bits (of 47) from port B of cell part2.$mul$../verilog/part2.v:239$20 ($mul).
Removed top 48 bits (of 95) from port Y of cell part2.$mul$../verilog/part2.v:239$20 ($mul).
Removed top 44 bits (of 48) from port B of cell part2.$add$../verilog/part2.v:241$21 ($add).
Removed top 44 bits (of 47) from port B of cell part2.$mul$../verilog/part2.v:254$27 ($mul).
Removed top 48 bits (of 95) from port Y of cell part2.$mul$../verilog/part2.v:254$27 ($mul).
Removed top 44 bits (of 48) from port B of cell part2.$add$../verilog/part2.v:256$28 ($add).
Removed top 44 bits (of 47) from port B of cell part2.$mul$../verilog/part2.v:269$34 ($mul).
Removed top 48 bits (of 95) from port Y of cell part2.$mul$../verilog/part2.v:269$34 ($mul).
Removed top 44 bits (of 48) from port B of cell part2.$add$../verilog/part2.v:271$35 ($add).
Removed top 44 bits (of 47) from port B of cell part2.$mul$../verilog/part2.v:284$41 ($mul).
Removed top 48 bits (of 95) from port Y of cell part2.$mul$../verilog/part2.v:284$41 ($mul).
Removed top 44 bits (of 48) from port B of cell part2.$add$../verilog/part2.v:286$42 ($add).
Removed top 44 bits (of 47) from port B of cell part2.$mul$../verilog/part2.v:299$48 ($mul).
Removed top 48 bits (of 95) from port Y of cell part2.$mul$../verilog/part2.v:299$48 ($mul).
Removed top 44 bits (of 48) from port B of cell part2.$add$../verilog/part2.v:301$49 ($add).
Removed top 44 bits (of 47) from port B of cell part2.$mul$../verilog/part2.v:314$55 ($mul).
Removed top 48 bits (of 95) from port Y of cell part2.$mul$../verilog/part2.v:314$55 ($mul).
Removed top 44 bits (of 48) from port B of cell part2.$add$../verilog/part2.v:316$56 ($add).
Removed top 44 bits (of 47) from port B of cell part2.$mul$../verilog/part2.v:329$62 ($mul).
Removed top 48 bits (of 95) from port Y of cell part2.$mul$../verilog/part2.v:329$62 ($mul).
Removed top 44 bits (of 48) from port B of cell part2.$add$../verilog/part2.v:331$63 ($add).
Removed top 44 bits (of 47) from port B of cell part2.$mul$../verilog/part2.v:344$69 ($mul).
Removed top 48 bits (of 95) from port Y of cell part2.$mul$../verilog/part2.v:344$69 ($mul).
Removed top 44 bits (of 48) from port B of cell part2.$add$../verilog/part2.v:346$70 ($add).
Removed top 44 bits (of 47) from port B of cell part2.$mul$../verilog/part2.v:359$76 ($mul).
Removed top 48 bits (of 95) from port Y of cell part2.$mul$../verilog/part2.v:359$76 ($mul).
Removed top 44 bits (of 48) from port B of cell part2.$add$../verilog/part2.v:361$77 ($add).
Removed top 16 bits (of 64) from port B of cell part2.$add$../verilog/part2.v:378$83 ($add).
Removed top 44 bits (of 48) from wire part2._43.
Removed top 88 bits (of 96) from wire part2._57.
Removed top 40 bits (of 48) from wire part2._58.
Removed top 39 bits (of 48) from wire part2._61.

2.15. Executing PEEPOPT pass (run peephole optimizers).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.17. Executing SHARE pass (SAT-based resource sharing).

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/cmp2lut.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~88 debug messages>

2.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.21. Executing TECHMAP pass (map to technology primitives).

2.21.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.21.2. Continuing TECHMAP pass.
Using template $paramod$17647c143a0423e141a4daa2d77e20c1ca8e5e69\_80_mul for cells of type $mul.
Using template $paramod$0edfa3a9647c8c86a70d9ae24caabe7b45b9fc95\_80_mul for cells of type $mul.
Using template $paramod$1312182bc84a3454ee4360493c19fd8789e68b5b\_80_mul for cells of type $__mul.
Using template $paramod$3997a548e99b5098d420f96b55468850a4abdd6c\_80_mul for cells of type $__mul.
No more expansions possible.
<suppressed ~377 debug messages>

2.22. Executing TECHMAP pass (map to technology primitives).

2.22.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

2.22.2. Continuing TECHMAP pass.
Using template $paramod$47a9127543a48c59682c417806f0af070223fce0\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$d4225c01b5b9490b69aa1af0e58f81b853aea0ee\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$aacd4926c1b96a8f087e17d4fb9861e40d108946\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~91 debug messages>

2.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module part2:
  creating $macc model for $techmap$mul$../verilog/part2.v:359$76.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:359$76.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:344$69.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:344$69.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:329$62.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:329$62.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:314$55.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:314$55.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:299$48.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:299$48.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:284$41.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:284$41.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:269$34.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:269$34.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:254$27.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:254$27.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:239$20.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:239$20.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:224$13.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427 ($add).
  creating $macc model for $techmap$mul$../verilog/part2.v:224$13.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 ($add).
  creating $macc model for $add$../verilog/part2.v:226$14 ($add).
  creating $macc model for $add$../verilog/part2.v:241$21 ($add).
  creating $macc model for $add$../verilog/part2.v:256$28 ($add).
  creating $macc model for $add$../verilog/part2.v:271$35 ($add).
  creating $macc model for $add$../verilog/part2.v:286$42 ($add).
  creating $macc model for $add$../verilog/part2.v:301$49 ($add).
  creating $macc model for $add$../verilog/part2.v:316$56 ($add).
  creating $macc model for $add$../verilog/part2.v:331$63 ($add).
  creating $macc model for $add$../verilog/part2.v:346$70 ($add).
  creating $macc model for $add$../verilog/part2.v:361$77 ($add).
  creating $macc model for $add$../verilog/part2.v:378$83 ($add).
  creating $macc model for $add$../verilog/part2.v:211$7 ($add).
  merging $macc model for $techmap$mul$../verilog/part2.v:224$13.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 into $techmap$mul$../verilog/part2.v:224$13.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427.
  merging $macc model for $techmap$mul$../verilog/part2.v:239$20.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 into $techmap$mul$../verilog/part2.v:239$20.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427.
  merging $macc model for $techmap$mul$../verilog/part2.v:254$27.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 into $techmap$mul$../verilog/part2.v:254$27.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427.
  merging $macc model for $techmap$mul$../verilog/part2.v:269$34.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 into $techmap$mul$../verilog/part2.v:269$34.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427.
  merging $macc model for $techmap$mul$../verilog/part2.v:284$41.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 into $techmap$mul$../verilog/part2.v:284$41.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427.
  merging $macc model for $techmap$mul$../verilog/part2.v:299$48.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 into $techmap$mul$../verilog/part2.v:299$48.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427.
  merging $macc model for $techmap$mul$../verilog/part2.v:314$55.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 into $techmap$mul$../verilog/part2.v:314$55.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427.
  merging $macc model for $techmap$mul$../verilog/part2.v:329$62.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 into $techmap$mul$../verilog/part2.v:329$62.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427.
  merging $macc model for $techmap$mul$../verilog/part2.v:344$69.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 into $techmap$mul$../verilog/part2.v:344$69.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427.
  merging $macc model for $techmap$mul$../verilog/part2.v:359$76.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:159$424 into $techmap$mul$../verilog/part2.v:359$76.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427.
  creating $alu model for $macc $add$../verilog/part2.v:241$21.
  creating $alu model for $macc $add$../verilog/part2.v:226$14.
  creating $alu model for $macc $add$../verilog/part2.v:256$28.
  creating $alu model for $macc $add$../verilog/part2.v:271$35.
  creating $alu model for $macc $add$../verilog/part2.v:286$42.
  creating $alu model for $macc $add$../verilog/part2.v:301$49.
  creating $alu model for $macc $add$../verilog/part2.v:316$56.
  creating $alu model for $macc $add$../verilog/part2.v:331$63.
  creating $alu model for $macc $add$../verilog/part2.v:346$70.
  creating $alu model for $macc $add$../verilog/part2.v:361$77.
  creating $alu model for $macc $add$../verilog/part2.v:378$83.
  creating $alu model for $macc $add$../verilog/part2.v:211$7.
  creating $macc cell for $techmap$mul$../verilog/part2.v:254$27.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427: $auto$alumacc.cc:382:replace_macc$489
  creating $macc cell for $techmap$mul$../verilog/part2.v:299$48.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427: $auto$alumacc.cc:382:replace_macc$490
  creating $macc cell for $techmap$mul$../verilog/part2.v:224$13.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427: $auto$alumacc.cc:382:replace_macc$491
  creating $macc cell for $techmap$mul$../verilog/part2.v:314$55.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427: $auto$alumacc.cc:382:replace_macc$492
  creating $macc cell for $techmap$mul$../verilog/part2.v:269$34.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427: $auto$alumacc.cc:382:replace_macc$493
  creating $macc cell for $techmap$mul$../verilog/part2.v:329$62.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427: $auto$alumacc.cc:382:replace_macc$494
  creating $macc cell for $techmap$mul$../verilog/part2.v:239$20.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427: $auto$alumacc.cc:382:replace_macc$495
  creating $macc cell for $techmap$mul$../verilog/part2.v:344$69.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427: $auto$alumacc.cc:382:replace_macc$496
  creating $macc cell for $techmap$mul$../verilog/part2.v:284$41.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427: $auto$alumacc.cc:382:replace_macc$497
  creating $macc cell for $techmap$mul$../verilog/part2.v:359$76.$add$/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/mul2dsp.v:173$427: $auto$alumacc.cc:382:replace_macc$498
  creating $alu model for $lt$../verilog/part2.v:197$1 ($lt): new $alu
  creating $alu model for $lt$../verilog/part2.v:212$8 ($lt): new $alu
  creating $alu model for $lt$../verilog/part2.v:227$15 ($lt): new $alu
  creating $alu model for $lt$../verilog/part2.v:242$22 ($lt): new $alu
  creating $alu model for $lt$../verilog/part2.v:257$29 ($lt): new $alu
  creating $alu model for $lt$../verilog/part2.v:272$36 ($lt): new $alu
  creating $alu model for $lt$../verilog/part2.v:287$43 ($lt): new $alu
  creating $alu model for $lt$../verilog/part2.v:302$50 ($lt): new $alu
  creating $alu model for $lt$../verilog/part2.v:317$57 ($lt): new $alu
  creating $alu model for $lt$../verilog/part2.v:332$64 ($lt): new $alu
  creating $alu model for $lt$../verilog/part2.v:347$71 ($lt): new $alu
  creating $alu model for $lt$../verilog/part2.v:362$78 ($lt): new $alu
  creating $alu cell for $lt$../verilog/part2.v:362$78: $auto$alumacc.cc:512:replace_alu$511
  creating $alu cell for $lt$../verilog/part2.v:347$71: $auto$alumacc.cc:512:replace_alu$516
  creating $alu cell for $lt$../verilog/part2.v:332$64: $auto$alumacc.cc:512:replace_alu$521
  creating $alu cell for $lt$../verilog/part2.v:317$57: $auto$alumacc.cc:512:replace_alu$526
  creating $alu cell for $lt$../verilog/part2.v:302$50: $auto$alumacc.cc:512:replace_alu$531
  creating $alu cell for $lt$../verilog/part2.v:287$43: $auto$alumacc.cc:512:replace_alu$536
  creating $alu cell for $lt$../verilog/part2.v:272$36: $auto$alumacc.cc:512:replace_alu$541
  creating $alu cell for $lt$../verilog/part2.v:257$29: $auto$alumacc.cc:512:replace_alu$546
  creating $alu cell for $lt$../verilog/part2.v:242$22: $auto$alumacc.cc:512:replace_alu$551
  creating $alu cell for $lt$../verilog/part2.v:227$15: $auto$alumacc.cc:512:replace_alu$556
  creating $alu cell for $lt$../verilog/part2.v:212$8: $auto$alumacc.cc:512:replace_alu$561
  creating $alu cell for $lt$../verilog/part2.v:197$1: $auto$alumacc.cc:512:replace_alu$566
  creating $alu cell for $add$../verilog/part2.v:211$7: $auto$alumacc.cc:512:replace_alu$571
  creating $alu cell for $add$../verilog/part2.v:378$83: $auto$alumacc.cc:512:replace_alu$574
  creating $alu cell for $add$../verilog/part2.v:361$77: $auto$alumacc.cc:512:replace_alu$577
  creating $alu cell for $add$../verilog/part2.v:346$70: $auto$alumacc.cc:512:replace_alu$580
  creating $alu cell for $add$../verilog/part2.v:331$63: $auto$alumacc.cc:512:replace_alu$583
  creating $alu cell for $add$../verilog/part2.v:316$56: $auto$alumacc.cc:512:replace_alu$586
  creating $alu cell for $add$../verilog/part2.v:301$49: $auto$alumacc.cc:512:replace_alu$589
  creating $alu cell for $add$../verilog/part2.v:286$42: $auto$alumacc.cc:512:replace_alu$592
  creating $alu cell for $add$../verilog/part2.v:271$35: $auto$alumacc.cc:512:replace_alu$595
  creating $alu cell for $add$../verilog/part2.v:256$28: $auto$alumacc.cc:512:replace_alu$598
  creating $alu cell for $add$../verilog/part2.v:226$14: $auto$alumacc.cc:512:replace_alu$601
  creating $alu cell for $add$../verilog/part2.v:241$21: $auto$alumacc.cc:512:replace_alu$604
  created 24 $alu and 10 $macc cells.

2.24. Executing OPT pass (performing simple optimizations).

2.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 113 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part2.
Performed a total of 0 changes.

2.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 113 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 14 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 16 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 17 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 18 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 20 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 21 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 23 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 24 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 25 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 26 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 27 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 28 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 29 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 30 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 31 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 32 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 33 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 34 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 35 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 36 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 37 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 38 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 39 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 40 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 41 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 42 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 43 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 44 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 45 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 46 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.
Setting constant 0-bit at position 47 on $auto$ff.cc:337:slice$371 ($sdffe) from module part2.

2.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..
Removed 10 unused cells and 330 unused wires.
<suppressed ~11 debug messages>

2.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.24.9. Rerunning OPT passes. (Maybe there is more to do..)

2.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part2.
Performed a total of 0 changes.

2.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 103 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.24.13. Executing OPT_DFF pass (perform DFF optimizations).

2.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.24.16. Finished fast OPT passes. (There is nothing left to do.)

2.25. Executing MEMORY pass.

2.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).

2.28. Executing TECHMAP pass (map to technology primitives).

2.28.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/lutrams_map_trellis.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/lutrams_map_trellis.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

2.28.2. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/brams_map_16kd.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/brams_map_16kd.v' to AST representation.
Generating RTLIL representation for module `\$__DP16KD_'.
Generating RTLIL representation for module `\$__PDPW16KD_'.
Successfully finished Verilog frontend.

2.28.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.
<suppressed ~179 debug messages>

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 103 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.29.3. Executing OPT_DFF pass (perform DFF optimizations).

2.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.29.5. Finished fast OPT passes.

2.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.31. Executing OPT pass (performing simple optimizations).

2.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 103 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part2.
Performed a total of 0 changes.

2.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 103 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.31.6. Executing OPT_DFF pass (perform DFF optimizations).

2.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.31.9. Finished fast OPT passes. (There is nothing left to do.)

2.32. Executing TECHMAP pass (map to technology primitives).

2.32.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.32.2. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v' to AST representation.
Generating RTLIL representation for module `\_80_ccu2c_alu'.
Successfully finished Verilog frontend.

2.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$bf35ff2aba9338807670f5631cefa38b3f88ae01\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$7e1d983446cf049517525eb155f2e41211a4ad04\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$a473f4770a4b60111e9e52de7ee27405c26ecd63\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$5418b1c59f272ef23657beb50520e156aba32c3c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$88aad6f8473fb7e4e5fbfb8335ddebad03429eaa\_80_ccu2c_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add { $mul$../verilog/part2.v:359$76.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial [10:0] 36'000000000000000000000000000000000000 } (47 bits, unsigned)
  add { $mul$../verilog/part2.v:359$76.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1] 18'000000000000000000 } (39 bits, unsigned)
  add $mul$../verilog/part2.v:359$76.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (21 bits, unsigned)
  add { $mul$../verilog/part2.v:284$41.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial [10:0] 36'000000000000000000000000000000000000 } (47 bits, unsigned)
  add { $mul$../verilog/part2.v:284$41.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1] 18'000000000000000000 } (39 bits, unsigned)
  add $mul$../verilog/part2.v:284$41.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (21 bits, unsigned)
  add { $mul$../verilog/part2.v:344$69.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial [10:0] 36'000000000000000000000000000000000000 } (47 bits, unsigned)
  add { $mul$../verilog/part2.v:344$69.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1] 18'000000000000000000 } (39 bits, unsigned)
  add $mul$../verilog/part2.v:344$69.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (21 bits, unsigned)
  add { $mul$../verilog/part2.v:239$20.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial [10:0] 36'000000000000000000000000000000000000 } (47 bits, unsigned)
  add { $mul$../verilog/part2.v:239$20.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1] 18'000000000000000000 } (39 bits, unsigned)
  add $mul$../verilog/part2.v:239$20.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (21 bits, unsigned)
  add { $mul$../verilog/part2.v:329$62.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial [10:0] 36'000000000000000000000000000000000000 } (47 bits, unsigned)
  add { $mul$../verilog/part2.v:329$62.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1] 18'000000000000000000 } (39 bits, unsigned)
  add $mul$../verilog/part2.v:329$62.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (21 bits, unsigned)
  add { $mul$../verilog/part2.v:269$34.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial [10:0] 36'000000000000000000000000000000000000 } (47 bits, unsigned)
  add { $mul$../verilog/part2.v:269$34.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1] 18'000000000000000000 } (39 bits, unsigned)
  add $mul$../verilog/part2.v:269$34.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (21 bits, unsigned)
  add { $mul$../verilog/part2.v:314$55.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial [10:0] 36'000000000000000000000000000000000000 } (47 bits, unsigned)
  add { $mul$../verilog/part2.v:314$55.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1] 18'000000000000000000 } (39 bits, unsigned)
  add $mul$../verilog/part2.v:314$55.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (21 bits, unsigned)
  add { $mul$../verilog/part2.v:224$13.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial [10:0] 36'000000000000000000000000000000000000 } (47 bits, unsigned)
  add { $mul$../verilog/part2.v:224$13.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1] 18'000000000000000000 } (39 bits, unsigned)
  add $mul$../verilog/part2.v:224$13.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (21 bits, unsigned)
  add { $mul$../verilog/part2.v:299$48.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial [10:0] 36'000000000000000000000000000000000000 } (47 bits, unsigned)
  add { $mul$../verilog/part2.v:299$48.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1] 18'000000000000000000 } (39 bits, unsigned)
  add $mul$../verilog/part2.v:299$48.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (21 bits, unsigned)
  add { $mul$../verilog/part2.v:254$27.genblk1.genblk1.genblk1.genblk1.genblk1.blk.last_partial [10:0] 36'000000000000000000000000000000000000 } (47 bits, unsigned)
  add { $mul$../verilog/part2.v:254$27.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[1] 18'000000000000000000 } (39 bits, unsigned)
  add $mul$../verilog/part2.v:254$27.genblk1.genblk1.genblk1.genblk1.genblk1.blk.partial[0] (21 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$86ddd617693f8aad0133a455d4259f73429c7e32\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~3778 debug messages>

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.
<suppressed ~4390 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 4848 cells of `\part2'.
Finding duplicate cells in `\part2'.
Computing hashes of 4837 cells of `\part2'.
Finding duplicate cells in `\part2'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..
Removed 3424 unused cells and 3818 unused wires.
<suppressed ~3425 debug messages>

2.33.5. Finished fast OPT passes.

2.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 1413 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.37. Executing TECHMAP pass (map to technology primitives).

2.37.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.37.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
No more expansions possible.
<suppressed ~628 debug messages>

2.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.40. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in part2.

2.41. Executing ATTRMVCP pass (move or copy attributes).

2.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..
Removed 0 unused cells and 3342 unused wires.
<suppressed ~1 debug messages>

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/latches_map.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.44. Executing ABC9 pass.

2.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module part2.
Found 0 SCCs.

2.44.4. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.5. Executing TECHMAP pass (map to technology primitives).

2.44.5.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.44.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

2.44.6. Executing OPT pass (performing simple optimizations).

2.44.6.1. Executing OPT_EXPR pass (perform const folding).

2.44.6.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.44.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

2.44.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

2.44.6.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.44.6.6. Executing OPT_DFF pass (perform DFF optimizations).

2.44.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).

2.44.6.8. Executing OPT_EXPR pass (perform const folding).

2.44.6.9. Finished fast OPT passes. (There is nothing left to do.)

2.44.7. Executing TECHMAP pass (map to technology primitives).

2.44.7.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_map.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

2.44.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

2.44.8. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

2.44.9. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.44.10. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.44.12. Executing TECHMAP pass (map to technology primitives).

2.44.12.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.44.12.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~205 debug messages>

2.44.13. Executing OPT pass (performing simple optimizations).

2.44.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.
<suppressed ~18 debug messages>

2.44.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 59 cells of `\part2'.
Finding duplicate cells in `\part2'.
Computing hashes of 57 cells of `\part2'.
Finding duplicate cells in `\part2'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.44.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part2.
Performed a total of 0 changes.

2.44.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 57 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.44.13.6. Executing OPT_DFF pass (perform DFF optimizations).

2.44.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

2.44.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.44.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.44.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \part2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \part2.
Performed a total of 0 changes.

2.44.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\part2'.
Computing hashes of 57 cells of `\part2'.
Finding duplicate cells in `\part2'.
Removed a total of 0 cells.

2.44.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.44.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \part2..

2.44.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module part2.

2.44.13.16. Finished fast OPT passes. (There is nothing left to do.)

2.44.14. Executing AIGMAP pass (map logic to AIG).
Module part2: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

2.44.15. Executing AIGMAP pass (map logic to AIG).
Module part2: replaced 9 cells with 48 new cells, skipped 1404 cells.
  replaced 2 cell types:
       5 $_OR_
       4 $_XOR_
  not replaced 5 cell types:
      20 $_AND_
      16 $_NOT_
     557 TRELLIS_FF
      31 MULT18X18D
     780 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C

2.44.15.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.15.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.15.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 37 AND gates and 3940 wires from module `part2' to a netlist network with 1102 inputs and 1112 outputs.

2.44.15.4. Executing ABC9_EXE pass (technology mapping using ABC9).

2.44.15.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1102/   1112  and =      33  lev =    8 (0.00)  mem = 0.18 MB  box = 780  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1102/   1112  and =      39  lev =    5 (0.00)  mem = 0.17 MB  ch =    3  box = 761  bb = 0
ABC: cst =       0  cls =      2  lit =       3  unused =    3419  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =      39.  Ch =     2.  Total mem =    1.78 MB. Peak cut mem =    0.01 MB.
ABC: P:  Del = 3422.00.  Ar =      17.0.  Edge =       34.  Cut =      321.  T =     0.00 sec
ABC: P:  Del = 3422.00.  Ar =      17.0.  Edge =       34.  Cut =      321.  T =     0.00 sec
ABC: P:  Del = 3422.00.  Ar =      18.0.  Edge =       41.  Cut =      395.  T =     0.00 sec
ABC: F:  Del = 3422.00.  Ar =      16.0.  Edge =       40.  Cut =      380.  T =     0.00 sec
ABC: A:  Del = 3422.00.  Ar =      16.0.  Edge =       40.  Cut =      385.  T =     0.00 sec
ABC: A:  Del = 3422.00.  Ar =      16.0.  Edge =       40.  Cut =      382.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1102/   1112  and =      32  lev =    5 (0.00)  mem = 0.17 MB  box = 761  bb = 0
ABC: Mapping (K=4)  :  lut =     16  edge =      40  lev =    2 (0.00)  levB =   32  mem = 0.04 MB
ABC: LUT = 16 : 2=12 75.0 %  3=0 0.0 %  4=4 25.0 %  Ave = 2.50
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.17 seconds, total: 0.17 seconds

2.44.15.6. Executing AIGER frontend.
<suppressed ~4459 debug messages>
Removed 50 unused cells and 11635 unused wires.

2.44.15.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:       16
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      761
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       38
Removing temp directory.

2.44.16. Executing TECHMAP pass (map to technology primitives).

2.44.16.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

2.44.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
No more expansions possible.
<suppressed ~767 debug messages>
Removed 1 unused cells and 10775 unused wires.

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/Users/jasonliang/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$5e7bd6288e5b7407feff45c6e90557a411d3560a\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod$8722d7b6fcc1b120cb8ba9bf94b1b3aaa116eac4\$lut for cells of type $lut.
Using template $paramod$6051cc942ebe6def12ad03e74fc57fd19331d317\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
No more expansions possible.
<suppressed ~179 debug messages>

2.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in part2.
Removed 0 unused cells and 34 unused wires.

2.47. Executing AUTONAME pass.
Renamed 3169 objects in module part2 (185 iterations).
<suppressed ~3169 debug messages>

2.48. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `part2'. Setting top module to part2.

2.48.1. Analyzing design hierarchy..
Top module:  \part2

2.48.2. Analyzing design hierarchy..
Top module:  \part2
Removed 0 unused modules.

2.49. Printing statistics.

=== part2 ===

        +----------Local Count, excluding submodules.
        | 
     1907 wires
     8199 wire bits
     1907 public wires
     8199 public wire bits
        7 ports
      120 port bits
       31 cells
       31   MULT18X18D
     1334 submodules
      761   CCU2C
       16   LUT4
      557   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       31 part2

        +----------Count including submodules.
        | 
     1907 wires
     8199 wire bits
     1907 public wires
     8199 public wire bits
        7 ports
      120 port bits
        - memories
        - memory bits
        - processes
       31 cells
       31   MULT18X18D
     1334 submodules
      761   CCU2C
       16   LUT4
      557   TRELLIS_FF

2.50. Executing CHECK pass (checking for obvious problems).
Checking module part2...
Found and reported 0 problems.

2.51. Executing JSON backend.

3. Printing statistics.

=== part2 ===

        +----------Local Count, excluding submodules.
        | 
     1907 wires
     8199 wire bits
     1907 public wires
     8199 public wire bits
        7 ports
      120 port bits
     1365 cells
      761   CCU2C
       16   LUT4
       31   MULT18X18D
      557   TRELLIS_FF

End of script. Logfile hash: 928510d480, CPU: user 4.64s system 0.17s, MEM: 56.88 MB peak
Yosys 0.61+21 (git sha1 967b47d98-dirty, x86_64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
Time spent: 21% 21x read_verilog (1 sec), 16% 12x techmap (0 sec), ...
