{"vcs1":{"timestamp_begin":1750906475.878560531, "rt":0.33, "ut":0.22, "st":0.06}}
{"vcselab":{"timestamp_begin":1750906476.280826089, "rt":0.20, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1750906476.532071678, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750906475.559559707}
{"VCS_COMP_START_TIME": 1750906475.559559707}
{"VCS_COMP_END_TIME": 1750906476.885109624}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2520008}}
{"stitch_vcselab": {"peak_mem": 2520048}}
