Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e7b121624660447187ef60041f062643 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Softmax_Layer_tb_behav xil_defaultlib.Softmax_Layer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Major_project/LLM_RTL/SOFTMAX_LAYER_CNN_with_SVV/SOFTMAX_LAYER_CNN_with_SVV.srcs/sources_1/new/mul.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.term
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.exponential_default
Compiling module xil_defaultlib.Accumulator1(size_Of_Array=10)
Compiling module xil_defaultlib.Xncalculation
Compiling module xil_defaultlib.reciporical
Compiling module xil_defaultlib.maxValue
Compiling module xil_defaultlib.Softmax_Layer_default
Compiling module xil_defaultlib.Softmax_Layer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Softmax_Layer_tb_behav
