#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  2 14:20:15 2020
# Process ID: 9152
# Current directory: C:/eFPGA/16_AXI_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15124 C:\eFPGA\16_AXI_IP\16_AXI_IP.xpr
# Log file: C:/eFPGA/16_AXI_IP/vivado.log
# Journal file: C:/eFPGA/16_AXI_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/16_AXI_IP/16_AXI_IP.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
open_bd_design {C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 [get_ips  design_1_AXI_CALCULATOR_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_CALCULATOR_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_AXI_CALCULATOR_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 24 design_1_AXI_CALCULATOR_0_0_synth_1
export_simulation -of_objects [get_files C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files/sim_scripts -ip_user_files_dir C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files -ipstatic_source_dir C:/eFPGA/16_AXI_IP/16_AXI_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/modelsim} {questa=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/questa} {riviera=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/riviera} {activehdl=C:/eFPGA/16_AXI_IP/16_AXI_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run impl_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 [get_ips  design_1_AXI_CALCULATOR_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_CALCULATOR_0_0] -no_script -sync -force -quiet
reset_run impl_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
report_ip_status -name ip_status 
open_run impl_1
open_bd_design {C:/eFPGA/16_AXI_IP/16_AXI_IP.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 [get_ips  design_1_AXI_CALCULATOR_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_CALCULATOR_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_CALCULATOR:1.0 [get_ips  design_1_AXI_CALCULATOR_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_AXI_CALCULATOR_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run impl_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/16_AXI_IP/design_1_wrapper.xsa
