
project_try.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001c8  080001f0  080001f0  000011f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  080003b8  080003b8  000013b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080003c4  080003c4  000013cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080003c4  080003c4  000013cc  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080003c4  080003cc  000013cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003c4  080003c4  000013c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080003c8  080003c8  000013c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000013cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080003cc  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080003cc  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000013cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000001f2  00000000  00000000  00001402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000012f  00000000  00000000  000015f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  00001728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000045  00000000  00000000  00001798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001041  00000000  00000000  000017dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000832  00000000  00000000  0000281e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003e5f  00000000  00000000  00003050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00006eaf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000ac  00000000  00000000  00006ef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  00006fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	@ (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	@ (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	@ (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000000 	.word	0x20000000
 800020c:	00000000 	.word	0x00000000
 8000210:	080003a0 	.word	0x080003a0

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	@ (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	@ (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	@ (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	20000004 	.word	0x20000004
 800022c:	080003a0 	.word	0x080003a0

08000230 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
    
    // Main project (reflex game)
    // return project_main();
    
    // Practice exercises - uncomment ONE at a time
    return practice1_main();  // GPIO Control - 7-Segment Display
 8000234:	f000 f830 	bl	8000298 <practice1_main>
 8000238:	4603      	mov	r3, r0
    // return practice2_main();  // Timer Control  
    // return practice3_main();  // ADC Reading
}
 800023a:	4618      	mov	r0, r3
 800023c:	bd80      	pop	{r7, pc}
	...

08000240 <write_to_7s>:
// GPIOC - Used for Switch Input (PC0).
#define GPIOC_BASE 0x42020800
#define GPIOC_MODER *((volatile uint32_t *) GPIOC_BASE)
#define GPIOC_IDR *((volatile uint32_t *) (GPIOC_BASE + 0x10))
// Function for common cathode 7-segment display
void write_to_7s(uint8_t number, int shift) {
 8000240:	b480      	push	{r7}
 8000242:	b085      	sub	sp, #20
 8000244:	af00      	add	r7, sp, #0
 8000246:	4603      	mov	r3, r0
 8000248:	6039      	str	r1, [r7, #0]
 800024a:	71fb      	strb	r3, [r7, #7]
static const uint8_t seven_segment[10] = { 0x3FU, 0x06U, 0x5BU, 0x4FU,
0x66U, 0x6DU, 0x7DU, 0x07U, 0x7FU, 0x6FU };
// For common cathode, use the values directly (no inversion needed)
uint8_t value8_t = seven_segment[number];
 800024c:	79fb      	ldrb	r3, [r7, #7]
 800024e:	4a10      	ldr	r2, [pc, #64]	@ (8000290 <write_to_7s+0x50>)
 8000250:	5cd3      	ldrb	r3, [r2, r3]
 8000252:	73fb      	strb	r3, [r7, #15]
// value8_t &= ~(1 << 7); You may manually turn on or off the Dot leg.
// Since the value array is an unsigned 8-bit, we need to convert the
// value into 32-bit.
uint32_t value = value8_t;
 8000254:	7bfb      	ldrb	r3, [r7, #15]
 8000256:	60bb      	str	r3, [r7, #8]
// Shift the value to put PA5.
value = value << shift;
 8000258:	68ba      	ldr	r2, [r7, #8]
 800025a:	683b      	ldr	r3, [r7, #0]
 800025c:	fa02 f303 	lsl.w	r3, r2, r3
 8000260:	60bb      	str	r3, [r7, #8]
// Clear the previous value.
GPIOA_ODR &= ~(0b11111111 << shift);
 8000262:	4b0c      	ldr	r3, [pc, #48]	@ (8000294 <write_to_7s+0x54>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	21ff      	movs	r1, #255	@ 0xff
 8000268:	683a      	ldr	r2, [r7, #0]
 800026a:	fa01 f202 	lsl.w	r2, r1, r2
 800026e:	43d2      	mvns	r2, r2
 8000270:	4611      	mov	r1, r2
 8000272:	4a08      	ldr	r2, [pc, #32]	@ (8000294 <write_to_7s+0x54>)
 8000274:	400b      	ands	r3, r1
 8000276:	6013      	str	r3, [r2, #0]
// Write the digit to the pins.
GPIOA_ODR |= value;
 8000278:	4b06      	ldr	r3, [pc, #24]	@ (8000294 <write_to_7s+0x54>)
 800027a:	681a      	ldr	r2, [r3, #0]
 800027c:	4905      	ldr	r1, [pc, #20]	@ (8000294 <write_to_7s+0x54>)
 800027e:	68bb      	ldr	r3, [r7, #8]
 8000280:	4313      	orrs	r3, r2
 8000282:	600b      	str	r3, [r1, #0]
}
 8000284:	bf00      	nop
 8000286:	3714      	adds	r7, #20
 8000288:	46bd      	mov	sp, r7
 800028a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028e:	4770      	bx	lr
 8000290:	080003b8 	.word	0x080003b8
 8000294:	42020014 	.word	0x42020014

08000298 <practice1_main>:
int practice1_main(void) {
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
// Enable clocks for GPIOA (Bit 0) and GPIOC (Bit 2) in RCC_AHB2ENR.
RCC_AHB2ENR |= (1 << 0) | (1 << 2);
 800029c:	4b15      	ldr	r3, [pc, #84]	@ (80002f4 <practice1_main+0x5c>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a14      	ldr	r2, [pc, #80]	@ (80002f4 <practice1_main+0x5c>)
 80002a2:	f043 0305 	orr.w	r3, r3, #5
 80002a6:	6013      	str	r3, [r2, #0]
// Set PA5 to PA12 to General Purpose Output Mode (01).
// Clear mask for bits 10 through 25.
GPIOA_MODER &= ~(0xFFFF << (5 * 2));
 80002a8:	4b13      	ldr	r3, [pc, #76]	@ (80002f8 <practice1_main+0x60>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	4a12      	ldr	r2, [pc, #72]	@ (80002f8 <practice1_main+0x60>)
 80002ae:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 80002b2:	f423 337f 	bic.w	r3, r3, #261120	@ 0x3fc00
 80002b6:	6013      	str	r3, [r2, #0]
// Set to Output (01) for all 8 pins (5 is 0101 in binary).
GPIOA_MODER |= (0x5555 << (5 * 2));
 80002b8:	4b0f      	ldr	r3, [pc, #60]	@ (80002f8 <practice1_main+0x60>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a0e      	ldr	r2, [pc, #56]	@ (80002f8 <practice1_main+0x60>)
 80002be:	f043 73aa 	orr.w	r3, r3, #22282240	@ 0x1540000
 80002c2:	f443 33aa 	orr.w	r3, r3, #87040	@ 0x15400
 80002c6:	6013      	str	r3, [r2, #0]
// Set PC0 to Input Mode (00).
// Note: The mode register is 0x00 on reset, but clearing is a good
// practice.
GPIOC_MODER &= ~(0b11 << (0 * 2));
 80002c8:	4b0c      	ldr	r3, [pc, #48]	@ (80002fc <practice1_main+0x64>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	4a0b      	ldr	r2, [pc, #44]	@ (80002fc <practice1_main+0x64>)
 80002ce:	f023 0303 	bic.w	r3, r3, #3
 80002d2:	6013      	str	r3, [r2, #0]
while (1) {
// Read the input value from PC0 (Bit 0 of GPIOC_IDR).
// If the switch is connected to High Voltage (logic 1), the
// result is non-zero.
if ((GPIOC_IDR & (1 << 0)) != 0) {
 80002d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000300 <practice1_main+0x68>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f003 0301 	and.w	r3, r3, #1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d004      	beq.n	80002ea <practice1_main+0x52>
// Switch is ON (High Voltage/1) -> Display '1'.
write_to_7s(1, 5);
 80002e0:	2105      	movs	r1, #5
 80002e2:	2001      	movs	r0, #1
 80002e4:	f7ff ffac 	bl	8000240 <write_to_7s>
 80002e8:	e7f4      	b.n	80002d4 <practice1_main+0x3c>
} else {
// Switch is OFF (Ground/0) -> Display '0'.
write_to_7s(0, 5);
 80002ea:	2105      	movs	r1, #5
 80002ec:	2000      	movs	r0, #0
 80002ee:	f7ff ffa7 	bl	8000240 <write_to_7s>
if ((GPIOC_IDR & (1 << 0)) != 0) {
 80002f2:	e7ef      	b.n	80002d4 <practice1_main+0x3c>
 80002f4:	4002104c 	.word	0x4002104c
 80002f8:	42020000 	.word	0x42020000
 80002fc:	42020800 	.word	0x42020800
 8000300:	42020810 	.word	0x42020810

08000304 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000304:	480d      	ldr	r0, [pc, #52]	@ (800033c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000306:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000308:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800030c:	480c      	ldr	r0, [pc, #48]	@ (8000340 <LoopForever+0x6>)
  ldr r1, =_edata
 800030e:	490d      	ldr	r1, [pc, #52]	@ (8000344 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000310:	4a0d      	ldr	r2, [pc, #52]	@ (8000348 <LoopForever+0xe>)
  movs r3, #0
 8000312:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000314:	e002      	b.n	800031c <LoopCopyDataInit>

08000316 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000316:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000318:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800031a:	3304      	adds	r3, #4

0800031c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800031c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800031e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000320:	d3f9      	bcc.n	8000316 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000322:	4a0a      	ldr	r2, [pc, #40]	@ (800034c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000324:	4c0a      	ldr	r4, [pc, #40]	@ (8000350 <LoopForever+0x16>)
  movs r3, #0
 8000326:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000328:	e001      	b.n	800032e <LoopFillZerobss>

0800032a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800032a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800032c:	3204      	adds	r2, #4

0800032e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800032e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000330:	d3fb      	bcc.n	800032a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000332:	f000 f811 	bl	8000358 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000336:	f7ff ff7b 	bl	8000230 <main>

0800033a <LoopForever>:

LoopForever:
  b LoopForever
 800033a:	e7fe      	b.n	800033a <LoopForever>
  ldr   r0, =_estack
 800033c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000340:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000344:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000348:	080003cc 	.word	0x080003cc
  ldr r2, =_sbss
 800034c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000350:	2000001c 	.word	0x2000001c

08000354 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000354:	e7fe      	b.n	8000354 <ADC1_2_IRQHandler>
	...

08000358 <__libc_init_array>:
 8000358:	b570      	push	{r4, r5, r6, lr}
 800035a:	4d0d      	ldr	r5, [pc, #52]	@ (8000390 <__libc_init_array+0x38>)
 800035c:	2600      	movs	r6, #0
 800035e:	4c0d      	ldr	r4, [pc, #52]	@ (8000394 <__libc_init_array+0x3c>)
 8000360:	1b64      	subs	r4, r4, r5
 8000362:	10a4      	asrs	r4, r4, #2
 8000364:	42a6      	cmp	r6, r4
 8000366:	d109      	bne.n	800037c <__libc_init_array+0x24>
 8000368:	4d0b      	ldr	r5, [pc, #44]	@ (8000398 <__libc_init_array+0x40>)
 800036a:	2600      	movs	r6, #0
 800036c:	4c0b      	ldr	r4, [pc, #44]	@ (800039c <__libc_init_array+0x44>)
 800036e:	f000 f817 	bl	80003a0 <_init>
 8000372:	1b64      	subs	r4, r4, r5
 8000374:	10a4      	asrs	r4, r4, #2
 8000376:	42a6      	cmp	r6, r4
 8000378:	d105      	bne.n	8000386 <__libc_init_array+0x2e>
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000380:	3601      	adds	r6, #1
 8000382:	4798      	blx	r3
 8000384:	e7ee      	b.n	8000364 <__libc_init_array+0xc>
 8000386:	f855 3b04 	ldr.w	r3, [r5], #4
 800038a:	3601      	adds	r6, #1
 800038c:	4798      	blx	r3
 800038e:	e7f2      	b.n	8000376 <__libc_init_array+0x1e>
 8000390:	080003c4 	.word	0x080003c4
 8000394:	080003c4 	.word	0x080003c4
 8000398:	080003c4 	.word	0x080003c4
 800039c:	080003c8 	.word	0x080003c8

080003a0 <_init>:
 80003a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003a2:	bf00      	nop
 80003a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003a6:	bc08      	pop	{r3}
 80003a8:	469e      	mov	lr, r3
 80003aa:	4770      	bx	lr

080003ac <_fini>:
 80003ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ae:	bf00      	nop
 80003b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003b2:	bc08      	pop	{r3}
 80003b4:	469e      	mov	lr, r3
 80003b6:	4770      	bx	lr
