// Seed: 721262972
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  static id_4(
      id_2, 1
  );
  wire id_5;
  assign module_2.id_0 = 0;
  wire id_6;
endmodule
module module_1;
  always @(posedge ^1'b0) @(id_1) id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1,
    input  wor   id_2,
    input  tri0  id_3
);
  always_ff if (1) id_1 <= id_0;
  tri id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_7;
  assign id_1 = 1 || id_5;
endmodule
