#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun  8 23:18:54 2021
# Process ID: 1988
# Current directory: D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent444 D:\Pulpit\MicroBlaze\MicroBlaze\RLC_M\RLC_M.xpr
# Log file: D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M/vivado.log
# Journal file: D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M/RLC_M.xpr
INFO: [Project 1-313] Project file moved from 'D:/Dokumenty/Pulpit/RLC/MicroBlaze/RLC_M' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 686.918 ; gain = 65.738
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name decoder_ip_v1_0_project -directory D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M/RLC_M.tmp/decoder_ip_v1_0_project d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 821.305 ; gain = 58.527
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0/hdl/decoder_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0/hdl/decoder_ip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 821.305 ; gain = 58.527
update_compile_order -fileset sources_1
set_property library xil_defaultlib [get_files  d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv]
set_property library xil_defaultlib [get_files  d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0/hdl/decoder_ip_v1_0_S00_AXI.v]
set_property library xil_defaultlib [get_files  d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0/hdl/decoder_ip_v1_0.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decoder_ip_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/decoder_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/decoder_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d65c06395a28411691c362f897d8e0e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_ip_v1_0_behav xil_defaultlib.decoder_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:64]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_decoder_rtl
Compiling module xil_defaultlib.decoder_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.decoder_ip_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_ip_v1_0_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/decoder_ip_v1_0_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  8 23:22:33 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 945.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder_ip_v1_0_behav -key {Behavioral:sim_1:Functional:decoder_ip_v1_0} -tclbatch {decoder_ip_v1_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source decoder_ip_v1_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder_ip_v1_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 962.121 ; gain = 16.316
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim'. The directory might be in use by some other process.
ipx::edit_ip_in_project -upgrade true -name coder_ip_v1_0_project -directory D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M/RLC_M.tmp/coder_ip_v1_0_project d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 962.121 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 962.121 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property library xil_defaultlib [get_files  d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0_S00_AXI.v]
set_property library xil_defaultlib [get_files  d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0.v]
set_property library xil_defaultlib [get_files  d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coder_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coder_ip_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/pulpit/microblaze/microblaze/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/pulpit/microblaze/microblaze/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/pulpit/microblaze/microblaze/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc8a25b6d6140a698da9250eef014c1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coder_ip_v1_0_behav xil_defaultlib.coder_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/pulpit/microblaze/microblaze/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.coder_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.coder_ip_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot coder_ip_v1_0_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/coder_ip_v1_0_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  8 23:26:25 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coder_ip_v1_0_behav -key {Behavioral:sim_1:Functional:coder_ip_v1_0} -tclbatch {coder_ip_v1_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source coder_ip_v1_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coder_ip_v1_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.918 ; gain = 0.000
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim'. The directory might be in use by some other process.
ipx::edit_ip_in_project -upgrade true -name decoder_ip_v1_0_project -directory D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M/RLC_M.tmp/decoder_ip_v1_0_project d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0/component.xml
ERROR: [Project 1-161] Failed to remove the directory 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'decoder_ip_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {rlc_design_coder_ip_0_0 rlc_design_decoder_ip_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:user:coder_ip:1.0 - coder_ip_0
Adding cell -- xilinx.com:user:decoder_ip:1.0 - decoder_ip_0
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_data_out
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <rlc_design> from BD file <D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M/RLC_M.srcs/sources_1/bd/rlc_design/rlc_design.bd>
Upgrading 'D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M/RLC_M.srcs/sources_1/bd/rlc_design/rlc_design.bd'
INFO: [IP_Flow 19-3422] Upgraded rlc_design_coder_ip_0_0 (coder_ip_v1.0 1.0) from revision 2 to revision 3
INFO: [IP_Flow 19-3422] Upgraded rlc_design_decoder_ip_0_0 (decoder_ip_v1.0 1.0) from revision 2 to revision 3
Wrote  : <D:\Pulpit\MicroBlaze\MicroBlaze\RLC_M\RLC_M.srcs\sources_1\bd\rlc_design\rlc_design.bd> 
Wrote  : <D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M/RLC_M.srcs/sources_1/bd/rlc_design/ui/bd_fc2c8c74.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.477 ; gain = 109.559
export_ip_user_files -of_objects [get_ips {rlc_design_coder_ip_0_0 rlc_design_decoder_ip_0_0}] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name decoder_ip_v1_0_project -directory D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M/RLC_M.tmp/decoder_ip_v1_0_project d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0/component.xml
ERROR: [Project 1-161] Failed to remove the directory 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'decoder_ip_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/coder_ip_1.0'.
ipx::edit_ip_in_project -upgrade true -name decoder_ip_v1_0_project -directory D:/Pulpit/MicroBlaze/MicroBlaze/RLC_M/RLC_M.tmp/decoder_ip_v1_0_project d:/Pulpit/MicroBlaze/MicroBlaze/ip_repo/decoder_ip_1.0/component.xml
ERROR: [Project 1-161] Failed to remove the directory 'd:/pulpit/microblaze/microblaze/rlc_m/rlc_m.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim'. The directory might be in use by some other process.
ERROR: [Ipptcl 7-562] Cannot create project 'decoder_ip_v1_0_project'.
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 23:28:12 2021...
