ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"TMR_Os_Tmr_Co_Op.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.TMR_Os_Tmr_Co_Op_Init,"ax",%progbits
  19              		.align	1
  20              		.global	TMR_Os_Tmr_Co_Op_Init
  21              		.thumb
  22              		.thumb_func
  23              		.type	TMR_Os_Tmr_Co_Op_Init, %function
  24              	TMR_Os_Tmr_Co_Op_Init:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\TMR_Os_Tmr_Co_Op.c"
   1:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * File Name: TMR_Os_Tmr_Co_Op.c
   3:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Version 2.70
   4:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
   5:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Description:
   6:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  The Timer component consists of a 8, 16, 24 or 32-bit timer with
   7:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  a selectable period between 2 and 2^Width - 1.  The timer may free run
   8:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  or be used as a capture timer as well.  The capture can be initiated
   9:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  by a positive or negative edge signal as well as via software.
  10:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  A trigger input can be programmed to enable the timer on rising edge
  11:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  falling edge, either edge or continous run.
  12:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  Interrupts may be generated due to a terminal count condition
  13:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  or a capture event.
  14:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
  15:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Note:
  16:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
  17:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
  18:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Copyright 2008-2014, Cypress Semiconductor Corporation.  All rights reserved.
  19:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * You may use this file only in accordance with the license, terms, conditions,
  20:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * disclaimers, and limitations in the end user license agreement accompanying
  21:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * the software package with which this file was provided.
  22:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************/
  23:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  24:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** #include "TMR_Os_Tmr_Co_Op.h"
  25:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  26:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** uint8 TMR_Os_Tmr_Co_Op_initVar = 0u;
  27:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  28:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  29:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
  30:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_Init
  31:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 2


  32:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
  33:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
  34:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  Initialize to the schematic state
  35:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
  36:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
  37:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
  38:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
  39:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
  40:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
  41:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
  42:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
  43:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** void TMR_Os_Tmr_Co_Op_Init(void) 
  44:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
  27              		.loc 1 44 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  45:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if(!TMR_Os_Tmr_Co_Op_UsingFixedFunction)
  46:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             /* Interrupt State Backup for Critical Region*/
  47:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             uint8 TMR_Os_Tmr_Co_Op_interruptState;
  48:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Interrupt state back up for Fixed Function only */
  49:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  50:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if (TMR_Os_Tmr_Co_Op_UsingFixedFunction)
  51:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         /* Clear all bits but the enable bit (if it's already set) for Timer operation */
  52:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_CONTROL &= TMR_Os_Tmr_Co_Op_CTRL_ENABLE;
  32              		.loc 1 52 0
  33 0000 134A     		ldr	r2, .L2
  34 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  35 0004 03F00103 		and	r3, r3, #1
  36 0008 1370     		strb	r3, [r2]
  53:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  54:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         /* Clear the mode bits for continuous run mode */
  55:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #if (CY_PSOC5A)
  56:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             TMR_Os_Tmr_Co_Op_CONTROL2 &= ((uint8)(~TMR_Os_Tmr_Co_Op_CTRL_MODE_MASK));
  57:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #endif /* Clear bits in CONTROL2 only in PSOC5A */
  58:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  59:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #if (CY_PSOC3 || CY_PSOC5LP)
  60:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             TMR_Os_Tmr_Co_Op_CONTROL3 &= ((uint8)(~TMR_Os_Tmr_Co_Op_CTRL_MODE_MASK));
  37              		.loc 1 60 0
  38 000a 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
  39 000c 03F0FC03 		and	r3, r3, #252
  40 0010 9370     		strb	r3, [r2, #2]
  61:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #endif /* CONTROL3 register exists only in PSoC3 OR PSoC5LP */
  62:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  63:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         /* Check if One Shot mode is enabled i.e. RunMode !=0*/
  64:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #if (TMR_Os_Tmr_Co_Op_RunModeUsed != 0x0u)
  65:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             /* Set 3rd bit of Control register to enable one shot mode */
  66:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             TMR_Os_Tmr_Co_Op_CONTROL |= 0x04u;
  67:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #endif /* One Shot enabled only when RunModeUsed is not Continuous*/
  68:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  69:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #if (TMR_Os_Tmr_Co_Op_RunModeUsed == 2)
  70:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             #if (CY_PSOC5A)
  71:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 /* Set last 2 bits of control2 register if one shot(halt on
  72:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 interrupt) is enabled*/
  73:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 TMR_Os_Tmr_Co_Op_CONTROL2 |= 0x03u;
  74:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             #endif /* Set One-Shot Halt on Interrupt bit in CONTROL2 for PSoC5A */
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 3


  75:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  76:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             #if (CY_PSOC3 || CY_PSOC5LP)
  77:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 /* Set last 2 bits of control3 register if one shot(halt on
  78:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 interrupt) is enabled*/
  79:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 TMR_Os_Tmr_Co_Op_CONTROL3 |= 0x03u;
  80:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             #endif /* Set One-Shot Halt on Interrupt bit in CONTROL3 for PSoC3 or PSoC5LP */
  81:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  82:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #endif /* Remove section if One Shot Halt on Interrupt is not enabled */
  83:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  84:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #if (TMR_Os_Tmr_Co_Op_UsingHWEnable != 0)
  85:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             #if (CY_PSOC5A)
  86:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 /* Set the default Run Mode of the Timer to Continuous */
  87:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 TMR_Os_Tmr_Co_Op_CONTROL2 |= TMR_Os_Tmr_Co_Op_CTRL_MODE_PULSEWIDTH;
  88:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             #endif /* Set Continuous Run Mode in CONTROL2 for PSoC5A */
  89:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  90:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             #if (CY_PSOC3 || CY_PSOC5LP)
  91:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 /* Clear and Set ROD and COD bits of CFG2 register */
  92:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 TMR_Os_Tmr_Co_Op_CONTROL3 &= ((uint8)(~TMR_Os_Tmr_Co_Op_CTRL_RCOD_MASK));
  93:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 TMR_Os_Tmr_Co_Op_CONTROL3 |= TMR_Os_Tmr_Co_Op_CTRL_RCOD;
  94:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  95:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 /* Clear and Enable the HW enable bit in CFG2 register */
  96:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 TMR_Os_Tmr_Co_Op_CONTROL3 &= ((uint8)(~TMR_Os_Tmr_Co_Op_CTRL_ENBL_MASK));
  97:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 TMR_Os_Tmr_Co_Op_CONTROL3 |= TMR_Os_Tmr_Co_Op_CTRL_ENBL;
  98:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
  99:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 /* Set the default Run Mode of the Timer to Continuous */
 100:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 TMR_Os_Tmr_Co_Op_CONTROL3 |= TMR_Os_Tmr_Co_Op_CTRL_MODE_CONTINUOUS;
 101:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             #endif /* Set Continuous Run Mode in CONTROL3 for PSoC3ES3 or PSoC5A */
 102:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 103:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #endif /* Configure Run Mode with hardware enable */
 104:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 105:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         /* Clear and Set SYNCTC and SYNCCMP bits of RT1 register */
 106:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_RT1 &= ((uint8)(~TMR_Os_Tmr_Co_Op_RT1_MASK));
  41              		.loc 1 106 0
  42 0012 104B     		ldr	r3, .L2+4
  43 0014 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  44 0016 02F0CF02 		and	r2, r2, #207
  45 001a 1A70     		strb	r2, [r3]
 107:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_RT1 |= TMR_Os_Tmr_Co_Op_SYNC;
  46              		.loc 1 107 0
  47 001c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  48 001e 42F03002 		orr	r2, r2, #48
  49 0022 1A70     		strb	r2, [r3]
 108:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 109:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         /*Enable DSI Sync all all inputs of the Timer*/
 110:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_RT1 &= ((uint8)(~TMR_Os_Tmr_Co_Op_SYNCDSI_MASK));
  50              		.loc 1 110 0
  51 0024 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  52 0026 02F0F002 		and	r2, r2, #240
  53 002a 1A70     		strb	r2, [r3]
 111:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_RT1 |= TMR_Os_Tmr_Co_Op_SYNCDSI_EN;
  54              		.loc 1 111 0
  55 002c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
  56 002e 42F00F02 		orr	r2, r2, #15
  57 0032 1A70     		strb	r2, [r3]
 112:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 113:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         /* Set the IRQ to use the status register interrupts */
 114:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_CONTROL2 |= TMR_Os_Tmr_Co_Op_CTRL2_IRQ_SEL;
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 4


  58              		.loc 1 114 0
  59 0034 084A     		ldr	r2, .L2+8
  60 0036 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  61 0038 43F00103 		orr	r3, r3, #1
  62 003c 1370     		strb	r3, [r2]
  63              	.LVL0:
  64              	.LBB8:
  65              	.LBB9:
 115:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Configuring registers of fixed function implementation */
 116:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 117:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Set Initial values from Configuration */
 118:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     TMR_Os_Tmr_Co_Op_WritePeriod(TMR_Os_Tmr_Co_Op_INIT_PERIOD);
 119:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     TMR_Os_Tmr_Co_Op_WriteCounter(TMR_Os_Tmr_Co_Op_INIT_PERIOD);
 120:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 121:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if (TMR_Os_Tmr_Co_Op_UsingHWCaptureCounter)/* Capture counter is enabled */
 122:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_CAPTURE_COUNT_CTRL |= TMR_Os_Tmr_Co_Op_CNTR_ENABLE;
 123:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_SetCaptureCount(TMR_Os_Tmr_Co_Op_INIT_CAPTURE_COUNT);
 124:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Configure capture counter value */
 125:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 126:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if (!TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 127:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #if (TMR_Os_Tmr_Co_Op_SoftwareCaptureMode)
 128:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             TMR_Os_Tmr_Co_Op_SetCaptureMode(TMR_Os_Tmr_Co_Op_INIT_CAPTURE_MODE);
 129:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #endif /* Set Capture Mode for UDB implementation if capture mode is software controlled */
 130:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 131:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #if (TMR_Os_Tmr_Co_Op_SoftwareTriggerMode)
 132:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             #if (!TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED)
 133:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 if (0u == (TMR_Os_Tmr_Co_Op_CONTROL & TMR_Os_Tmr_Co_Op__B_TIMER__TM_SOFTWARE))
 134:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 {
 135:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                     TMR_Os_Tmr_Co_Op_SetTriggerMode(TMR_Os_Tmr_Co_Op_INIT_TRIGGER_MODE);
 136:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****                 }
 137:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             #endif /* (!TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED) */
 138:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #endif /* Set trigger mode for UDB Implementation if trigger mode is software controlled */
 139:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 140:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         /* CyEnterCriticalRegion and CyExitCriticalRegion are used to mark following region critica
 141:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         /* Enter Critical Region*/
 142:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_interruptState = CyEnterCriticalSection();
 143:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 144:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         /* Use the interrupt output of the status register for IRQ output */
 145:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_STATUS_AUX_CTRL |= TMR_Os_Tmr_Co_Op_STATUS_ACTL_INT_EN_MASK;
 146:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 147:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         /* Exit Critical Region*/
 148:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         CyExitCriticalSection(TMR_Os_Tmr_Co_Op_interruptState);
 149:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 150:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #if (TMR_Os_Tmr_Co_Op_EnableTriggerMode)
 151:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             TMR_Os_Tmr_Co_Op_EnableTrigger();
 152:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #endif /* Set Trigger enable bit for UDB implementation in the control register*/
 153:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 		
 154:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 		
 155:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #if (TMR_Os_Tmr_Co_Op_InterruptOnCaptureCount && !TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED)
 156:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****             TMR_Os_Tmr_Co_Op_SetInterruptCount(TMR_Os_Tmr_Co_Op_INIT_INT_CAPTURE_COUNT);
 157:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         #endif /* Set interrupt count in UDB implementation if interrupt count feature is checked.*
 158:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 159:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_ClearFIFO();
 160:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Configure additional features of UDB implementation */
 161:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 162:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     TMR_Os_Tmr_Co_Op_SetInterruptMode(TMR_Os_Tmr_Co_Op_INIT_INTERRUPT_MODE);
 163:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 5


 164:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 165:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 166:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 167:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_Enable
 168:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 169:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 170:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 171:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  Enable the Timer
 172:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 173:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 174:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 175:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 176:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 177:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 178:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 179:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 180:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** void TMR_Os_Tmr_Co_Op_Enable(void) 
 181:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 182:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Globally Enable the Fixed Function Block chosen */
 183:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if (TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 184:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_GLOBAL_ENABLE |= TMR_Os_Tmr_Co_Op_BLOCK_EN_MASK;
 185:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_GLOBAL_STBY_ENABLE |= TMR_Os_Tmr_Co_Op_BLOCK_STBY_EN_MASK;
 186:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Set Enable bit for enabling Fixed function timer*/
 187:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 188:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Remove assignment if control register is removed */
 189:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if (!TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED || TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 190:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_CONTROL |= TMR_Os_Tmr_Co_Op_CTRL_ENABLE;
 191:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Remove assignment if control register is removed */
 192:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 193:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 194:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 195:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 196:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_Start
 197:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 198:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 199:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 200:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  The start function initializes the timer with the default values, the
 201:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  enables the timerto begin counting.  It does not enable interrupts,
 202:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  the EnableInt command should be called if interrupt generation is required.
 203:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 204:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 205:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 206:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 207:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 208:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 209:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 210:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Global variables:
 211:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  TMR_Os_Tmr_Co_Op_initVar: Is modified when this function is called for the
 212:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *   first time. Is used to ensure that initialization happens only once.
 213:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 214:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 215:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** void TMR_Os_Tmr_Co_Op_Start(void) 
 216:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 217:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     if(TMR_Os_Tmr_Co_Op_initVar == 0u)
 218:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     {
 219:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_Init();
 220:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 6


 221:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_initVar = 1u;   /* Clear this bit for Initialization */
 222:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     }
 223:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 224:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Enable the Timer */
 225:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     TMR_Os_Tmr_Co_Op_Enable();
 226:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 227:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 228:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 229:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 230:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_Stop
 231:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 232:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 233:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 234:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  The stop function halts the timer, but does not change any modes or disable
 235:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  interrupts.
 236:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 237:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 238:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 239:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 240:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 241:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 242:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 243:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Side Effects: If the Enable mode is set to Hardware only then this function
 244:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *               has no effect on the operation of the timer.
 245:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 246:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 247:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** void TMR_Os_Tmr_Co_Op_Stop(void) 
 248:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 249:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Disable Timer */
 250:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if(!TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED || TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 251:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_CONTROL &= ((uint8)(~TMR_Os_Tmr_Co_Op_CTRL_ENABLE));
 252:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Remove assignment if control register is removed */
 253:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 254:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Globally disable the Fixed Function Block chosen */
 255:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if (TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 256:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_GLOBAL_ENABLE &= ((uint8)(~TMR_Os_Tmr_Co_Op_BLOCK_EN_MASK));
 257:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_GLOBAL_STBY_ENABLE &= ((uint8)(~TMR_Os_Tmr_Co_Op_BLOCK_STBY_EN_MASK));
 258:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Disable global enable for the Timer Fixed function block to stop the Timer*/
 259:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 260:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 261:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 262:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 263:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_SetInterruptMode
 264:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 265:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 266:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 267:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  This function selects which of the interrupt inputs may cause an interrupt.
 268:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  The twosources are caputure and terminal.  One, both or neither may
 269:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  be selected.
 270:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 271:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 272:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  interruptMode:   This parameter is used to enable interrups on either/or
 273:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *                   terminal count or capture.
 274:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 275:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 276:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 277:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 7


 278:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 279:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** void TMR_Os_Tmr_Co_Op_SetInterruptMode(uint8 interruptMode) 
 280:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 281:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     TMR_Os_Tmr_Co_Op_STATUS_MASK = interruptMode;
 282:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 283:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 284:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 285:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 286:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_SoftwareCapture
 287:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 288:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 289:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 290:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  This function forces a capture independent of the capture signal.
 291:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 292:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 293:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 294:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 295:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 296:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 297:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 298:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Side Effects:
 299:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  An existing hardware capture could be overwritten.
 300:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 301:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 302:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** void TMR_Os_Tmr_Co_Op_SoftwareCapture(void) 
 303:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 304:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Generate a software capture by reading the counter register */
 305:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if(TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 306:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         (void)CY_GET_REG16(TMR_Os_Tmr_Co_Op_COUNTER_LSB_PTR);
 307:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #else
 308:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         (void)CY_GET_REG8(TMR_Os_Tmr_Co_Op_COUNTER_LSB_PTR_8BIT);
 309:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif/* (TMR_Os_Tmr_Co_Op_UsingFixedFunction) */
 310:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Capture Data is now in the FIFO */
 311:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 312:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 313:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 314:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 315:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_ReadStatusRegister
 316:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 317:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 318:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 319:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  Reads the status register and returns it's state. This function should use
 320:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  defined types for the bit-field information as the bits in this register may
 321:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  be permuteable.
 322:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 323:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 324:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 325:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 326:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 327:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  The contents of the status register
 328:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 329:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Side Effects:
 330:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  Status register bits may be clear on read.
 331:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 332:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 333:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** uint8   TMR_Os_Tmr_Co_Op_ReadStatusRegister(void) 
 334:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 8


 335:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     return (TMR_Os_Tmr_Co_Op_STATUS);
 336:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 337:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 338:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 339:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** #if (!TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED) /* Remove API if control register is unused */
 340:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 341:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 342:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 343:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_ReadControlRegister
 344:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 345:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 346:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 347:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  Reads the control register and returns it's value.
 348:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 349:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 350:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 351:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 352:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 353:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  The contents of the control register
 354:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 355:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 356:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** uint8 TMR_Os_Tmr_Co_Op_ReadControlRegister(void) 
 357:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 358:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if (!TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED) 
 359:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         return ((uint8)TMR_Os_Tmr_Co_Op_CONTROL);
 360:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #else
 361:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         return (0);
 362:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* (!TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED) */
 363:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 364:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 365:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 366:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 367:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_WriteControlRegister
 368:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 369:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 370:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 371:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  Sets the bit-field of the control register.
 372:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 373:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 374:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  control: The contents of the control register
 375:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 376:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 377:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 378:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 379:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** void TMR_Os_Tmr_Co_Op_WriteControlRegister(uint8 control) 
 380:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 381:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if (!TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED) 
 382:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_CONTROL = control;
 383:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #else
 384:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         control = 0u;
 385:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* (!TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED) */
 386:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 387:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 388:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** #endif /* Remove API if control register is unused */
 389:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 390:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 391:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 9


 392:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_ReadPeriod
 393:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 394:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 395:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 396:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  This function returns the current value of the Period.
 397:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 398:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 399:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 400:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 401:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 402:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  The present value of the counter.
 403:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 404:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 405:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** uint8 TMR_Os_Tmr_Co_Op_ReadPeriod(void) 
 406:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 407:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #if(TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 408:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****        return ((uint8)CY_GET_REG16(TMR_Os_Tmr_Co_Op_PERIOD_LSB_PTR));
 409:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #else
 410:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****        return (CY_GET_REG8(TMR_Os_Tmr_Co_Op_PERIOD_LSB_PTR));
 411:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #endif /* (TMR_Os_Tmr_Co_Op_UsingFixedFunction) */
 412:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 413:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 414:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 415:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 416:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_WritePeriod
 417:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 418:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 419:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 420:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  This function is used to change the period of the counter.  The new period
 421:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  will be loaded the next time terminal count is detected.
 422:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 423:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 424:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  period: This value may be between 1 and (2^Resolution)-1.  A value of 0 will
 425:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *          result in the counter remaining at zero.
 426:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 427:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 428:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 429:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 430:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 431:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** void TMR_Os_Tmr_Co_Op_WritePeriod(uint8 period) 
 432:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 433:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if(TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 434:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         uint16 period_temp = (uint16)period;
 435:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         CY_SET_REG16(TMR_Os_Tmr_Co_Op_PERIOD_LSB_PTR, period_temp);
  66              		.loc 1 435 0
  67 003e 6323     		movs	r3, #99
  68 0040 A2F80330 		strh	r3, [r2, #3]	@ movhi
  69              	.LVL1:
  70              	.LBE9:
  71              	.LBE8:
  72              	.LBB10:
  73              	.LBB11:
 436:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #else
 437:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         CY_SET_REG8(TMR_Os_Tmr_Co_Op_PERIOD_LSB_PTR, period);
 438:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /*Write Period value with appropriate resolution suffix depending on UDB or fixed functi
 439:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 440:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 10


 441:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 442:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 443:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_ReadCapture
 444:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 445:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 446:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 447:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  This function returns the last value captured.
 448:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 449:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 450:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 451:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 452:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 453:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  Present Capture value.
 454:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 455:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 456:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** uint8 TMR_Os_Tmr_Co_Op_ReadCapture(void) 
 457:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 458:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #if(TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 459:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****        return ((uint8)CY_GET_REG16(TMR_Os_Tmr_Co_Op_CAPTURE_LSB_PTR));
 460:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #else
 461:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****        return (CY_GET_REG8(TMR_Os_Tmr_Co_Op_CAPTURE_LSB_PTR));
 462:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #endif /* (TMR_Os_Tmr_Co_Op_UsingFixedFunction) */
 463:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 464:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 465:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 466:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 467:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_WriteCounter
 468:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 469:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 470:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 471:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  This funtion is used to set the counter to a specific value
 472:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 473:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 474:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  counter:  New counter value.
 475:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 476:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 477:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 478:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 479:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 480:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** void TMR_Os_Tmr_Co_Op_WriteCounter(uint8 counter) 
 481:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 482:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #if(TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 483:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         /* This functionality is removed until a FixedFunction HW update to
 484:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****          * allow this register to be written
 485:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****          */
 486:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         CY_SET_REG16(TMR_Os_Tmr_Co_Op_COUNTER_LSB_PTR, (uint16)counter);
  74              		.loc 1 486 0
  75 0044 A2F80530 		strh	r3, [r2, #5]	@ movhi
  76              	.LVL2:
  77              	.LBE11:
  78              	.LBE10:
  79              	.LBB12:
  80              	.LBB13:
 281:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
  81              		.loc 1 281 0
  82 0048 044B     		ldr	r3, .L2+12
  83 004a 0822     		movs	r2, #8
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 11


  84 004c 1A70     		strb	r2, [r3]
  85 004e 7047     		bx	lr
  86              	.L3:
  87              		.align	2
  88              	.L2:
  89 0050 004F0040 		.word	1073762048
  90 0054 0B4F0040 		.word	1073762059
  91 0058 014F0040 		.word	1073762049
  92 005c 034F0040 		.word	1073762051
  93              	.LBE13:
  94              	.LBE12:
  95              		.cfi_endproc
  96              	.LFE0:
  97              		.size	TMR_Os_Tmr_Co_Op_Init, .-TMR_Os_Tmr_Co_Op_Init
  98              		.section	.text.TMR_Os_Tmr_Co_Op_Enable,"ax",%progbits
  99              		.align	1
 100              		.global	TMR_Os_Tmr_Co_Op_Enable
 101              		.thumb
 102              		.thumb_func
 103              		.type	TMR_Os_Tmr_Co_Op_Enable, %function
 104              	TMR_Os_Tmr_Co_Op_Enable:
 105              	.LFB1:
 181:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Globally Enable the Fixed Function Block chosen */
 106              		.loc 1 181 0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
 184:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_GLOBAL_STBY_ENABLE |= TMR_Os_Tmr_Co_Op_BLOCK_STBY_EN_MASK;
 111              		.loc 1 184 0
 112 0000 074A     		ldr	r2, .L5
 113 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 114 0004 43F00103 		orr	r3, r3, #1
 115 0008 1370     		strb	r3, [r2]
 185:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Set Enable bit for enabling Fixed function timer*/
 116              		.loc 1 185 0
 117 000a 137C     		ldrb	r3, [r2, #16]	@ zero_extendqisi2
 118 000c 43F00103 		orr	r3, r3, #1
 119 0010 1374     		strb	r3, [r2, #16]
 190:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Remove assignment if control register is removed */
 120              		.loc 1 190 0
 121 0012 92F85D3B 		ldrb	r3, [r2, #2909]	@ zero_extendqisi2
 122 0016 43F00103 		orr	r3, r3, #1
 123 001a 82F85D3B 		strb	r3, [r2, #2909]
 124 001e 7047     		bx	lr
 125              	.L6:
 126              		.align	2
 127              	.L5:
 128 0020 A3430040 		.word	1073759139
 129              		.cfi_endproc
 130              	.LFE1:
 131              		.size	TMR_Os_Tmr_Co_Op_Enable, .-TMR_Os_Tmr_Co_Op_Enable
 132              		.section	.text.TMR_Os_Tmr_Co_Op_Start,"ax",%progbits
 133              		.align	1
 134              		.global	TMR_Os_Tmr_Co_Op_Start
 135              		.thumb
 136              		.thumb_func
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 12


 137              		.type	TMR_Os_Tmr_Co_Op_Start, %function
 138              	TMR_Os_Tmr_Co_Op_Start:
 139              	.LFB2:
 216:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     if(TMR_Os_Tmr_Co_Op_initVar == 0u)
 140              		.loc 1 216 0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144 0000 10B5     		push	{r4, lr}
 145              		.cfi_def_cfa_offset 8
 146              		.cfi_offset 4, -8
 147              		.cfi_offset 14, -4
 217:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     {
 148              		.loc 1 217 0
 149 0002 054C     		ldr	r4, .L10
 150 0004 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 151 0006 1BB9     		cbnz	r3, .L8
 219:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 152              		.loc 1 219 0
 153 0008 FFF7FEFF 		bl	TMR_Os_Tmr_Co_Op_Init
 154              	.LVL3:
 221:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     }
 155              		.loc 1 221 0
 156 000c 0123     		movs	r3, #1
 157 000e 2370     		strb	r3, [r4]
 158              	.L8:
 226:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 159              		.loc 1 226 0
 160 0010 BDE81040 		pop	{r4, lr}
 161              		.cfi_restore 14
 162              		.cfi_restore 4
 163              		.cfi_def_cfa_offset 0
 225:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 164              		.loc 1 225 0
 165 0014 FFF7FEBF 		b	TMR_Os_Tmr_Co_Op_Enable
 166              	.LVL4:
 167              	.L11:
 168              		.align	2
 169              	.L10:
 170 0018 00000000 		.word	.LANCHOR0
 171              		.cfi_endproc
 172              	.LFE2:
 173              		.size	TMR_Os_Tmr_Co_Op_Start, .-TMR_Os_Tmr_Co_Op_Start
 174              		.section	.text.TMR_Os_Tmr_Co_Op_Stop,"ax",%progbits
 175              		.align	1
 176              		.global	TMR_Os_Tmr_Co_Op_Stop
 177              		.thumb
 178              		.thumb_func
 179              		.type	TMR_Os_Tmr_Co_Op_Stop, %function
 180              	TMR_Os_Tmr_Co_Op_Stop:
 181              	.LFB3:
 248:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Disable Timer */
 182              		.loc 1 248 0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186              		@ link register save eliminated.
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 13


 251:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Remove assignment if control register is removed */
 187              		.loc 1 251 0
 188 0000 084A     		ldr	r2, .L13
 189 0002 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 256:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_GLOBAL_STBY_ENABLE &= ((uint8)(~TMR_Os_Tmr_Co_Op_BLOCK_STBY_EN_MASK));
 190              		.loc 1 256 0
 191 0004 A2F65D32 		subw	r2, r2, #2909
 251:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Remove assignment if control register is removed */
 192              		.loc 1 251 0
 193 0008 03F0FE03 		and	r3, r3, #254
 194 000c 82F85D3B 		strb	r3, [r2, #2909]
 256:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         TMR_Os_Tmr_Co_Op_GLOBAL_STBY_ENABLE &= ((uint8)(~TMR_Os_Tmr_Co_Op_BLOCK_STBY_EN_MASK));
 195              		.loc 1 256 0
 196 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 197 0012 03F0FE03 		and	r3, r3, #254
 198 0016 1370     		strb	r3, [r2]
 257:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Disable global enable for the Timer Fixed function block to stop the Timer*/
 199              		.loc 1 257 0
 200 0018 137C     		ldrb	r3, [r2, #16]	@ zero_extendqisi2
 201 001a 03F0FE03 		and	r3, r3, #254
 202 001e 1374     		strb	r3, [r2, #16]
 203 0020 7047     		bx	lr
 204              	.L14:
 205 0022 00BF     		.align	2
 206              	.L13:
 207 0024 004F0040 		.word	1073762048
 208              		.cfi_endproc
 209              	.LFE3:
 210              		.size	TMR_Os_Tmr_Co_Op_Stop, .-TMR_Os_Tmr_Co_Op_Stop
 211              		.section	.text.TMR_Os_Tmr_Co_Op_SetInterruptMode,"ax",%progbits
 212              		.align	1
 213              		.global	TMR_Os_Tmr_Co_Op_SetInterruptMode
 214              		.thumb
 215              		.thumb_func
 216              		.type	TMR_Os_Tmr_Co_Op_SetInterruptMode, %function
 217              	TMR_Os_Tmr_Co_Op_SetInterruptMode:
 218              	.LFB4:
 280:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     TMR_Os_Tmr_Co_Op_STATUS_MASK = interruptMode;
 219              		.loc 1 280 0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		@ link register save eliminated.
 224              	.LVL5:
 281:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 225              		.loc 1 281 0
 226 0000 014B     		ldr	r3, .L16
 227 0002 1870     		strb	r0, [r3]
 228 0004 7047     		bx	lr
 229              	.L17:
 230 0006 00BF     		.align	2
 231              	.L16:
 232 0008 034F0040 		.word	1073762051
 233              		.cfi_endproc
 234              	.LFE4:
 235              		.size	TMR_Os_Tmr_Co_Op_SetInterruptMode, .-TMR_Os_Tmr_Co_Op_SetInterruptMode
 236              		.section	.text.TMR_Os_Tmr_Co_Op_SoftwareCapture,"ax",%progbits
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 14


 237              		.align	1
 238              		.global	TMR_Os_Tmr_Co_Op_SoftwareCapture
 239              		.thumb
 240              		.thumb_func
 241              		.type	TMR_Os_Tmr_Co_Op_SoftwareCapture, %function
 242              	TMR_Os_Tmr_Co_Op_SoftwareCapture:
 243              	.LFB5:
 303:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Generate a software capture by reading the counter register */
 244              		.loc 1 303 0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 306:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #else
 249              		.loc 1 306 0
 250 0000 014B     		ldr	r3, .L19
 251 0002 1B88     		ldrh	r3, [r3]
 252 0004 7047     		bx	lr
 253              	.L20:
 254 0006 00BF     		.align	2
 255              	.L19:
 256 0008 064F0040 		.word	1073762054
 257              		.cfi_endproc
 258              	.LFE5:
 259              		.size	TMR_Os_Tmr_Co_Op_SoftwareCapture, .-TMR_Os_Tmr_Co_Op_SoftwareCapture
 260              		.section	.text.TMR_Os_Tmr_Co_Op_ReadStatusRegister,"ax",%progbits
 261              		.align	1
 262              		.global	TMR_Os_Tmr_Co_Op_ReadStatusRegister
 263              		.thumb
 264              		.thumb_func
 265              		.type	TMR_Os_Tmr_Co_Op_ReadStatusRegister, %function
 266              	TMR_Os_Tmr_Co_Op_ReadStatusRegister:
 267              	.LFB6:
 334:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     return (TMR_Os_Tmr_Co_Op_STATUS);
 268              		.loc 1 334 0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272              		@ link register save eliminated.
 335:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 273              		.loc 1 335 0
 274 0000 014B     		ldr	r3, .L22
 275 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 336:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 276              		.loc 1 336 0
 277 0004 7047     		bx	lr
 278              	.L23:
 279 0006 00BF     		.align	2
 280              	.L22:
 281 0008 034F0040 		.word	1073762051
 282              		.cfi_endproc
 283              	.LFE6:
 284              		.size	TMR_Os_Tmr_Co_Op_ReadStatusRegister, .-TMR_Os_Tmr_Co_Op_ReadStatusRegister
 285              		.section	.text.TMR_Os_Tmr_Co_Op_ReadControlRegister,"ax",%progbits
 286              		.align	1
 287              		.global	TMR_Os_Tmr_Co_Op_ReadControlRegister
 288              		.thumb
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 15


 289              		.thumb_func
 290              		.type	TMR_Os_Tmr_Co_Op_ReadControlRegister, %function
 291              	TMR_Os_Tmr_Co_Op_ReadControlRegister:
 292              	.LFB7:
 357:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if (!TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED) 
 293              		.loc 1 357 0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297              		@ link register save eliminated.
 359:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #else
 298              		.loc 1 359 0
 299 0000 014B     		ldr	r3, .L25
 300 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 363:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 301              		.loc 1 363 0
 302 0004 7047     		bx	lr
 303              	.L26:
 304 0006 00BF     		.align	2
 305              	.L25:
 306 0008 004F0040 		.word	1073762048
 307              		.cfi_endproc
 308              	.LFE7:
 309              		.size	TMR_Os_Tmr_Co_Op_ReadControlRegister, .-TMR_Os_Tmr_Co_Op_ReadControlRegister
 310              		.section	.text.TMR_Os_Tmr_Co_Op_WriteControlRegister,"ax",%progbits
 311              		.align	1
 312              		.global	TMR_Os_Tmr_Co_Op_WriteControlRegister
 313              		.thumb
 314              		.thumb_func
 315              		.type	TMR_Os_Tmr_Co_Op_WriteControlRegister, %function
 316              	TMR_Os_Tmr_Co_Op_WriteControlRegister:
 317              	.LFB8:
 380:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if (!TMR_Os_Tmr_Co_Op_UDB_CONTROL_REG_REMOVED) 
 318              		.loc 1 380 0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322              		@ link register save eliminated.
 323              	.LVL6:
 382:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #else
 324              		.loc 1 382 0
 325 0000 014B     		ldr	r3, .L28
 326 0002 1870     		strb	r0, [r3]
 327 0004 7047     		bx	lr
 328              	.L29:
 329 0006 00BF     		.align	2
 330              	.L28:
 331 0008 004F0040 		.word	1073762048
 332              		.cfi_endproc
 333              	.LFE8:
 334              		.size	TMR_Os_Tmr_Co_Op_WriteControlRegister, .-TMR_Os_Tmr_Co_Op_WriteControlRegister
 335              		.section	.text.TMR_Os_Tmr_Co_Op_ReadPeriod,"ax",%progbits
 336              		.align	1
 337              		.global	TMR_Os_Tmr_Co_Op_ReadPeriod
 338              		.thumb
 339              		.thumb_func
 340              		.type	TMR_Os_Tmr_Co_Op_ReadPeriod, %function
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 16


 341              	TMR_Os_Tmr_Co_Op_ReadPeriod:
 342              	.LFB9:
 406:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #if(TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 343              		.loc 1 406 0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347              		@ link register save eliminated.
 408:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #else
 348              		.loc 1 408 0
 349 0000 014B     		ldr	r3, .L31
 350 0002 1888     		ldrh	r0, [r3]
 412:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 351              		.loc 1 412 0
 352 0004 C0B2     		uxtb	r0, r0
 353 0006 7047     		bx	lr
 354              	.L32:
 355              		.align	2
 356              	.L31:
 357 0008 044F0040 		.word	1073762052
 358              		.cfi_endproc
 359              	.LFE9:
 360              		.size	TMR_Os_Tmr_Co_Op_ReadPeriod, .-TMR_Os_Tmr_Co_Op_ReadPeriod
 361              		.section	.text.TMR_Os_Tmr_Co_Op_WritePeriod,"ax",%progbits
 362              		.align	1
 363              		.global	TMR_Os_Tmr_Co_Op_WritePeriod
 364              		.thumb
 365              		.thumb_func
 366              		.type	TMR_Os_Tmr_Co_Op_WritePeriod, %function
 367              	TMR_Os_Tmr_Co_Op_WritePeriod:
 368              	.LFB10:
 432:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if(TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 369              		.loc 1 432 0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373              		@ link register save eliminated.
 374              	.LVL7:
 435:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #else
 375              		.loc 1 435 0
 376 0000 014B     		ldr	r3, .L34
 377 0002 1880     		strh	r0, [r3]	@ movhi
 378 0004 7047     		bx	lr
 379              	.L35:
 380 0006 00BF     		.align	2
 381              	.L34:
 382 0008 044F0040 		.word	1073762052
 383              		.cfi_endproc
 384              	.LFE10:
 385              		.size	TMR_Os_Tmr_Co_Op_WritePeriod, .-TMR_Os_Tmr_Co_Op_WritePeriod
 386              		.section	.text.TMR_Os_Tmr_Co_Op_ReadCapture,"ax",%progbits
 387              		.align	1
 388              		.global	TMR_Os_Tmr_Co_Op_ReadCapture
 389              		.thumb
 390              		.thumb_func
 391              		.type	TMR_Os_Tmr_Co_Op_ReadCapture, %function
 392              	TMR_Os_Tmr_Co_Op_ReadCapture:
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 17


 393              	.LFB11:
 457:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #if(TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 394              		.loc 1 457 0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398              		@ link register save eliminated.
 459:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #else
 399              		.loc 1 459 0
 400 0000 014B     		ldr	r3, .L37
 401 0002 1888     		ldrh	r0, [r3]
 463:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 402              		.loc 1 463 0
 403 0004 C0B2     		uxtb	r0, r0
 404 0006 7047     		bx	lr
 405              	.L38:
 406              		.align	2
 407              	.L37:
 408 0008 084F0040 		.word	1073762056
 409              		.cfi_endproc
 410              	.LFE11:
 411              		.size	TMR_Os_Tmr_Co_Op_ReadCapture, .-TMR_Os_Tmr_Co_Op_ReadCapture
 412              		.section	.text.TMR_Os_Tmr_Co_Op_WriteCounter,"ax",%progbits
 413              		.align	1
 414              		.global	TMR_Os_Tmr_Co_Op_WriteCounter
 415              		.thumb
 416              		.thumb_func
 417              		.type	TMR_Os_Tmr_Co_Op_WriteCounter, %function
 418              	TMR_Os_Tmr_Co_Op_WriteCounter:
 419              	.LFB12:
 481:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****    #if(TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 420              		.loc 1 481 0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424              		@ link register save eliminated.
 425              	.LVL8:
 426              		.loc 1 486 0
 427 0000 014B     		ldr	r3, .L40
 428 0002 1880     		strh	r0, [r3]	@ movhi
 429 0004 7047     		bx	lr
 430              	.L41:
 431 0006 00BF     		.align	2
 432              	.L40:
 433 0008 064F0040 		.word	1073762054
 434              		.cfi_endproc
 435              	.LFE12:
 436              		.size	TMR_Os_Tmr_Co_Op_WriteCounter, .-TMR_Os_Tmr_Co_Op_WriteCounter
 437              		.section	.text.TMR_Os_Tmr_Co_Op_ReadCounter,"ax",%progbits
 438              		.align	1
 439              		.global	TMR_Os_Tmr_Co_Op_ReadCounter
 440              		.thumb
 441              		.thumb_func
 442              		.type	TMR_Os_Tmr_Co_Op_ReadCounter, %function
 443              	TMR_Os_Tmr_Co_Op_ReadCounter:
 444              	.LFB13:
 487:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 18


 488:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #else
 489:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         CY_SET_REG8(TMR_Os_Tmr_Co_Op_COUNTER_LSB_PTR, counter);
 490:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* Set Write Counter only for the UDB implementation (Write Counter not available in fix
 491:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 492:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 493:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 494:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** /*******************************************************************************
 495:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Function Name: TMR_Os_Tmr_Co_Op_ReadCounter
 496:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** ********************************************************************************
 497:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 498:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Summary:
 499:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  This function returns the current counter value.
 500:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 501:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Parameters:
 502:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  void
 503:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 504:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** * Return:
 505:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *  Present compare value.
 506:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *
 507:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** *******************************************************************************/
 508:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** uint8 TMR_Os_Tmr_Co_Op_ReadCounter(void) 
 509:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** {
 445              		.loc 1 509 0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		@ link register save eliminated.
 510:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Force capture by reading Accumulator */
 511:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Must first do a software capture to be able to read the counter */
 512:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* It is up to the user code to make sure there isn't already captured data in the FIFO */
 513:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if(TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 514:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         (void)CY_GET_REG16(TMR_Os_Tmr_Co_Op_COUNTER_LSB_PTR);
 450              		.loc 1 514 0
 451 0000 024B     		ldr	r3, .L43
 452 0002 1B88     		ldrh	r3, [r3]
 515:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #else
 516:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         (void)CY_GET_REG8(TMR_Os_Tmr_Co_Op_COUNTER_LSB_PTR_8BIT);
 517:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif/* (TMR_Os_Tmr_Co_Op_UsingFixedFunction) */
 518:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** 
 519:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     /* Read the data from the FIFO (or capture register for Fixed Function)*/
 520:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #if(TMR_Os_Tmr_Co_Op_UsingFixedFunction)
 521:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         return ((uint8)CY_GET_REG16(TMR_Os_Tmr_Co_Op_CAPTURE_LSB_PTR));
 453              		.loc 1 521 0
 454 0004 024B     		ldr	r3, .L43+4
 455 0006 1888     		ldrh	r0, [r3]
 522:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #else
 523:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****         return (CY_GET_REG8(TMR_Os_Tmr_Co_Op_CAPTURE_LSB_PTR));
 524:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c ****     #endif /* (TMR_Os_Tmr_Co_Op_UsingFixedFunction) */
 525:.\Generated_Source\PSoC5/TMR_Os_Tmr_Co_Op.c **** }
 456              		.loc 1 525 0
 457 0008 C0B2     		uxtb	r0, r0
 458 000a 7047     		bx	lr
 459              	.L44:
 460              		.align	2
 461              	.L43:
 462 000c 064F0040 		.word	1073762054
 463 0010 084F0040 		.word	1073762056
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 19


 464              		.cfi_endproc
 465              	.LFE13:
 466              		.size	TMR_Os_Tmr_Co_Op_ReadCounter, .-TMR_Os_Tmr_Co_Op_ReadCounter
 467              		.global	TMR_Os_Tmr_Co_Op_initVar
 468              		.bss
 469              		.set	.LANCHOR0,. + 0
 470              		.type	TMR_Os_Tmr_Co_Op_initVar, %object
 471              		.size	TMR_Os_Tmr_Co_Op_initVar, 1
 472              	TMR_Os_Tmr_Co_Op_initVar:
 473 0000 00       		.space	1
 474              		.text
 475              	.Letext0:
 476              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 477              		.section	.debug_info,"",%progbits
 478              	.Ldebug_info0:
 479 0000 DE020000 		.4byte	0x2de
 480 0004 0400     		.2byte	0x4
 481 0006 00000000 		.4byte	.Ldebug_abbrev0
 482 000a 04       		.byte	0x4
 483 000b 01       		.uleb128 0x1
 484 000c 65020000 		.4byte	.LASF34
 485 0010 01       		.byte	0x1
 486 0011 3E030000 		.4byte	.LASF35
 487 0015 7E010000 		.4byte	.LASF36
 488 0019 00000000 		.4byte	.Ldebug_ranges0+0
 489 001d 00000000 		.4byte	0
 490 0021 00000000 		.4byte	.Ldebug_line0
 491 0025 02       		.uleb128 0x2
 492 0026 01       		.byte	0x1
 493 0027 06       		.byte	0x6
 494 0028 6A030000 		.4byte	.LASF0
 495 002c 02       		.uleb128 0x2
 496 002d 01       		.byte	0x1
 497 002e 08       		.byte	0x8
 498 002f 78000000 		.4byte	.LASF1
 499 0033 02       		.uleb128 0x2
 500 0034 02       		.byte	0x2
 501 0035 05       		.byte	0x5
 502 0036 5B020000 		.4byte	.LASF2
 503 003a 02       		.uleb128 0x2
 504 003b 02       		.byte	0x2
 505 003c 07       		.byte	0x7
 506 003d 39000000 		.4byte	.LASF3
 507 0041 02       		.uleb128 0x2
 508 0042 04       		.byte	0x4
 509 0043 05       		.byte	0x5
 510 0044 30030000 		.4byte	.LASF4
 511 0048 02       		.uleb128 0x2
 512 0049 04       		.byte	0x4
 513 004a 07       		.byte	0x7
 514 004b AD000000 		.4byte	.LASF5
 515 004f 02       		.uleb128 0x2
 516 0050 08       		.byte	0x8
 517 0051 05       		.byte	0x5
 518 0052 0A020000 		.4byte	.LASF6
 519 0056 02       		.uleb128 0x2
 520 0057 08       		.byte	0x8
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 20


 521 0058 07       		.byte	0x7
 522 0059 67010000 		.4byte	.LASF7
 523 005d 03       		.uleb128 0x3
 524 005e 04       		.byte	0x4
 525 005f 05       		.byte	0x5
 526 0060 696E7400 		.ascii	"int\000"
 527 0064 02       		.uleb128 0x2
 528 0065 04       		.byte	0x4
 529 0066 07       		.byte	0x7
 530 0067 39010000 		.4byte	.LASF8
 531 006b 04       		.uleb128 0x4
 532 006c BF000000 		.4byte	.LASF9
 533 0070 02       		.byte	0x2
 534 0071 A1       		.byte	0xa1
 535 0072 2C000000 		.4byte	0x2c
 536 0076 04       		.uleb128 0x4
 537 0077 32010000 		.4byte	.LASF10
 538 007b 02       		.byte	0x2
 539 007c A2       		.byte	0xa2
 540 007d 3A000000 		.4byte	0x3a
 541 0081 02       		.uleb128 0x2
 542 0082 04       		.byte	0x4
 543 0083 04       		.byte	0x4
 544 0084 6A000000 		.4byte	.LASF11
 545 0088 02       		.uleb128 0x2
 546 0089 08       		.byte	0x8
 547 008a 04       		.byte	0x4
 548 008b EA000000 		.4byte	.LASF12
 549 008f 02       		.uleb128 0x2
 550 0090 01       		.byte	0x1
 551 0091 08       		.byte	0x8
 552 0092 39030000 		.4byte	.LASF13
 553 0096 05       		.uleb128 0x5
 554 0097 A8000000 		.4byte	.LASF14
 555 009b 02       		.byte	0x2
 556 009c 4B01     		.2byte	0x14b
 557 009e A2000000 		.4byte	0xa2
 558 00a2 06       		.uleb128 0x6
 559 00a3 6B000000 		.4byte	0x6b
 560 00a7 05       		.uleb128 0x5
 561 00a8 00000000 		.4byte	.LASF15
 562 00ac 02       		.byte	0x2
 563 00ad 4C01     		.2byte	0x14c
 564 00af B3000000 		.4byte	0xb3
 565 00b3 06       		.uleb128 0x6
 566 00b4 76000000 		.4byte	0x76
 567 00b8 02       		.uleb128 0x2
 568 00b9 04       		.byte	0x4
 569 00ba 07       		.byte	0x7
 570 00bb 01020000 		.4byte	.LASF16
 571 00bf 07       		.uleb128 0x7
 572 00c0 76030000 		.4byte	.LASF17
 573 00c4 01       		.byte	0x1
 574 00c5 AF01     		.2byte	0x1af
 575 00c7 01       		.byte	0x1
 576 00c8 E5000000 		.4byte	0xe5
 577 00cc 08       		.uleb128 0x8
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 21


 578 00cd 32000000 		.4byte	.LASF19
 579 00d1 01       		.byte	0x1
 580 00d2 AF01     		.2byte	0x1af
 581 00d4 6B000000 		.4byte	0x6b
 582 00d8 09       		.uleb128 0x9
 583 00d9 F5010000 		.4byte	.LASF37
 584 00dd 01       		.byte	0x1
 585 00de B201     		.2byte	0x1b2
 586 00e0 76000000 		.4byte	0x76
 587 00e4 00       		.byte	0
 588 00e5 07       		.uleb128 0x7
 589 00e6 4C000000 		.4byte	.LASF18
 590 00ea 01       		.byte	0x1
 591 00eb E001     		.2byte	0x1e0
 592 00ed 01       		.byte	0x1
 593 00ee FF000000 		.4byte	0xff
 594 00f2 08       		.uleb128 0x8
 595 00f3 70000000 		.4byte	.LASF20
 596 00f7 01       		.byte	0x1
 597 00f8 E001     		.2byte	0x1e0
 598 00fa 6B000000 		.4byte	0x6b
 599 00fe 00       		.byte	0
 600 00ff 07       		.uleb128 0x7
 601 0100 86000000 		.4byte	.LASF21
 602 0104 01       		.byte	0x1
 603 0105 1701     		.2byte	0x117
 604 0107 01       		.byte	0x1
 605 0108 19010000 		.4byte	0x119
 606 010c 08       		.uleb128 0x8
 607 010d 18020000 		.4byte	.LASF22
 608 0111 01       		.byte	0x1
 609 0112 1701     		.2byte	0x117
 610 0114 6B000000 		.4byte	0x6b
 611 0118 00       		.byte	0
 612 0119 0A       		.uleb128 0xa
 613 011a 1C000000 		.4byte	.LASF23
 614 011e 01       		.byte	0x1
 615 011f 2B       		.byte	0x2b
 616 0120 00000000 		.4byte	.LFB0
 617 0124 60000000 		.4byte	.LFE0-.LFB0
 618 0128 01       		.uleb128 0x1
 619 0129 9C       		.byte	0x9c
 620 012a 89010000 		.4byte	0x189
 621 012e 0B       		.uleb128 0xb
 622 012f BF000000 		.4byte	0xbf
 623 0133 3E000000 		.4byte	.LBB8
 624 0137 06000000 		.4byte	.LBE8-.LBB8
 625 013b 01       		.byte	0x1
 626 013c 76       		.byte	0x76
 627 013d 58010000 		.4byte	0x158
 628 0141 0C       		.uleb128 0xc
 629 0142 CC000000 		.4byte	0xcc
 630 0146 63       		.byte	0x63
 631 0147 0D       		.uleb128 0xd
 632 0148 3E000000 		.4byte	.LBB9
 633 014c 06000000 		.4byte	.LBE9-.LBB9
 634 0150 0E       		.uleb128 0xe
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 22


 635 0151 D8000000 		.4byte	0xd8
 636 0155 63       		.byte	0x63
 637 0156 00       		.byte	0
 638 0157 00       		.byte	0
 639 0158 0B       		.uleb128 0xb
 640 0159 E5000000 		.4byte	0xe5
 641 015d 44000000 		.4byte	.LBB10
 642 0161 04000000 		.4byte	.LBE10-.LBB10
 643 0165 01       		.byte	0x1
 644 0166 77       		.byte	0x77
 645 0167 72010000 		.4byte	0x172
 646 016b 0C       		.uleb128 0xc
 647 016c F2000000 		.4byte	0xf2
 648 0170 63       		.byte	0x63
 649 0171 00       		.byte	0
 650 0172 0F       		.uleb128 0xf
 651 0173 FF000000 		.4byte	0xff
 652 0177 48000000 		.4byte	.LBB12
 653 017b 18000000 		.4byte	.LBE12-.LBB12
 654 017f 01       		.byte	0x1
 655 0180 A2       		.byte	0xa2
 656 0181 0C       		.uleb128 0xc
 657 0182 0C010000 		.4byte	0x10c
 658 0186 08       		.byte	0x8
 659 0187 00       		.byte	0
 660 0188 00       		.byte	0
 661 0189 10       		.uleb128 0x10
 662 018a 43020000 		.4byte	.LASF25
 663 018e 01       		.byte	0x1
 664 018f B4       		.byte	0xb4
 665 0190 00000000 		.4byte	.LFB1
 666 0194 24000000 		.4byte	.LFE1-.LFB1
 667 0198 01       		.uleb128 0x1
 668 0199 9C       		.byte	0x9c
 669 019a 0A       		.uleb128 0xa
 670 019b 19030000 		.4byte	.LASF24
 671 019f 01       		.byte	0x1
 672 01a0 D7       		.byte	0xd7
 673 01a1 00000000 		.4byte	.LFB2
 674 01a5 1C000000 		.4byte	.LFE2-.LFB2
 675 01a9 01       		.uleb128 0x1
 676 01aa 9C       		.byte	0x9c
 677 01ab C2010000 		.4byte	0x1c2
 678 01af 11       		.uleb128 0x11
 679 01b0 0C000000 		.4byte	.LVL3
 680 01b4 19010000 		.4byte	0x119
 681 01b8 12       		.uleb128 0x12
 682 01b9 18000000 		.4byte	.LVL4
 683 01bd 89010000 		.4byte	0x189
 684 01c1 00       		.byte	0
 685 01c2 10       		.uleb128 0x10
 686 01c3 06000000 		.4byte	.LASF26
 687 01c7 01       		.byte	0x1
 688 01c8 F7       		.byte	0xf7
 689 01c9 00000000 		.4byte	.LFB3
 690 01cd 28000000 		.4byte	.LFE3-.LFB3
 691 01d1 01       		.uleb128 0x1
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 23


 692 01d2 9C       		.byte	0x9c
 693 01d3 13       		.uleb128 0x13
 694 01d4 FF000000 		.4byte	0xff
 695 01d8 00000000 		.4byte	.LFB4
 696 01dc 0C000000 		.4byte	.LFE4-.LFB4
 697 01e0 01       		.uleb128 0x1
 698 01e1 9C       		.byte	0x9c
 699 01e2 EE010000 		.4byte	0x1ee
 700 01e6 14       		.uleb128 0x14
 701 01e7 0C010000 		.4byte	0x10c
 702 01eb 01       		.uleb128 0x1
 703 01ec 50       		.byte	0x50
 704 01ed 00       		.byte	0
 705 01ee 15       		.uleb128 0x15
 706 01ef 46010000 		.4byte	.LASF27
 707 01f3 01       		.byte	0x1
 708 01f4 2E01     		.2byte	0x12e
 709 01f6 00000000 		.4byte	.LFB5
 710 01fa 0C000000 		.4byte	.LFE5-.LFB5
 711 01fe 01       		.uleb128 0x1
 712 01ff 9C       		.byte	0x9c
 713 0200 16       		.uleb128 0x16
 714 0201 93030000 		.4byte	.LASF28
 715 0205 01       		.byte	0x1
 716 0206 4D01     		.2byte	0x14d
 717 0208 6B000000 		.4byte	0x6b
 718 020c 00000000 		.4byte	.LFB6
 719 0210 0C000000 		.4byte	.LFE6-.LFB6
 720 0214 01       		.uleb128 0x1
 721 0215 9C       		.byte	0x9c
 722 0216 16       		.uleb128 0x16
 723 0217 0D010000 		.4byte	.LASF29
 724 021b 01       		.byte	0x1
 725 021c 6401     		.2byte	0x164
 726 021e 6B000000 		.4byte	0x6b
 727 0222 00000000 		.4byte	.LFB7
 728 0226 0C000000 		.4byte	.LFE7-.LFB7
 729 022a 01       		.uleb128 0x1
 730 022b 9C       		.byte	0x9c
 731 022c 17       		.uleb128 0x17
 732 022d F3020000 		.4byte	.LASF30
 733 0231 01       		.byte	0x1
 734 0232 7B01     		.2byte	0x17b
 735 0234 00000000 		.4byte	.LFB8
 736 0238 0C000000 		.4byte	.LFE8-.LFB8
 737 023c 01       		.uleb128 0x1
 738 023d 9C       		.byte	0x9c
 739 023e 51020000 		.4byte	0x251
 740 0242 18       		.uleb128 0x18
 741 0243 C5000000 		.4byte	.LASF38
 742 0247 01       		.byte	0x1
 743 0248 7B01     		.2byte	0x17b
 744 024a 6B000000 		.4byte	0x6b
 745 024e 01       		.uleb128 0x1
 746 024f 50       		.byte	0x50
 747 0250 00       		.byte	0
 748 0251 16       		.uleb128 0x16
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 24


 749 0252 F1000000 		.4byte	.LASF31
 750 0256 01       		.byte	0x1
 751 0257 9501     		.2byte	0x195
 752 0259 6B000000 		.4byte	0x6b
 753 025d 00000000 		.4byte	.LFB9
 754 0261 0C000000 		.4byte	.LFE9-.LFB9
 755 0265 01       		.uleb128 0x1
 756 0266 9C       		.byte	0x9c
 757 0267 13       		.uleb128 0x13
 758 0268 BF000000 		.4byte	0xbf
 759 026c 00000000 		.4byte	.LFB10
 760 0270 0C000000 		.4byte	.LFE10-.LFB10
 761 0274 01       		.uleb128 0x1
 762 0275 9C       		.byte	0x9c
 763 0276 89020000 		.4byte	0x289
 764 027a 14       		.uleb128 0x14
 765 027b CC000000 		.4byte	0xcc
 766 027f 01       		.uleb128 0x1
 767 0280 50       		.byte	0x50
 768 0281 19       		.uleb128 0x19
 769 0282 D8000000 		.4byte	0xd8
 770 0286 01       		.uleb128 0x1
 771 0287 50       		.byte	0x50
 772 0288 00       		.byte	0
 773 0289 16       		.uleb128 0x16
 774 028a CD000000 		.4byte	.LASF32
 775 028e 01       		.byte	0x1
 776 028f C801     		.2byte	0x1c8
 777 0291 6B000000 		.4byte	0x6b
 778 0295 00000000 		.4byte	.LFB11
 779 0299 0C000000 		.4byte	.LFE11-.LFB11
 780 029d 01       		.uleb128 0x1
 781 029e 9C       		.byte	0x9c
 782 029f 13       		.uleb128 0x13
 783 02a0 E5000000 		.4byte	0xe5
 784 02a4 00000000 		.4byte	.LFB12
 785 02a8 0C000000 		.4byte	.LFE12-.LFB12
 786 02ac 01       		.uleb128 0x1
 787 02ad 9C       		.byte	0x9c
 788 02ae BA020000 		.4byte	0x2ba
 789 02b2 14       		.uleb128 0x14
 790 02b3 F2000000 		.4byte	0xf2
 791 02b7 01       		.uleb128 0x1
 792 02b8 50       		.byte	0x50
 793 02b9 00       		.byte	0
 794 02ba 16       		.uleb128 0x16
 795 02bb 26020000 		.4byte	.LASF33
 796 02bf 01       		.byte	0x1
 797 02c0 FC01     		.2byte	0x1fc
 798 02c2 6B000000 		.4byte	0x6b
 799 02c6 00000000 		.4byte	.LFB13
 800 02ca 14000000 		.4byte	.LFE13-.LFB13
 801 02ce 01       		.uleb128 0x1
 802 02cf 9C       		.byte	0x9c
 803 02d0 1A       		.uleb128 0x1a
 804 02d1 B7030000 		.4byte	.LASF39
 805 02d5 01       		.byte	0x1
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 25


 806 02d6 1A       		.byte	0x1a
 807 02d7 6B000000 		.4byte	0x6b
 808 02db 05       		.uleb128 0x5
 809 02dc 03       		.byte	0x3
 810 02dd 00000000 		.4byte	TMR_Os_Tmr_Co_Op_initVar
 811 02e1 00       		.byte	0
 812              		.section	.debug_abbrev,"",%progbits
 813              	.Ldebug_abbrev0:
 814 0000 01       		.uleb128 0x1
 815 0001 11       		.uleb128 0x11
 816 0002 01       		.byte	0x1
 817 0003 25       		.uleb128 0x25
 818 0004 0E       		.uleb128 0xe
 819 0005 13       		.uleb128 0x13
 820 0006 0B       		.uleb128 0xb
 821 0007 03       		.uleb128 0x3
 822 0008 0E       		.uleb128 0xe
 823 0009 1B       		.uleb128 0x1b
 824 000a 0E       		.uleb128 0xe
 825 000b 55       		.uleb128 0x55
 826 000c 17       		.uleb128 0x17
 827 000d 11       		.uleb128 0x11
 828 000e 01       		.uleb128 0x1
 829 000f 10       		.uleb128 0x10
 830 0010 17       		.uleb128 0x17
 831 0011 00       		.byte	0
 832 0012 00       		.byte	0
 833 0013 02       		.uleb128 0x2
 834 0014 24       		.uleb128 0x24
 835 0015 00       		.byte	0
 836 0016 0B       		.uleb128 0xb
 837 0017 0B       		.uleb128 0xb
 838 0018 3E       		.uleb128 0x3e
 839 0019 0B       		.uleb128 0xb
 840 001a 03       		.uleb128 0x3
 841 001b 0E       		.uleb128 0xe
 842 001c 00       		.byte	0
 843 001d 00       		.byte	0
 844 001e 03       		.uleb128 0x3
 845 001f 24       		.uleb128 0x24
 846 0020 00       		.byte	0
 847 0021 0B       		.uleb128 0xb
 848 0022 0B       		.uleb128 0xb
 849 0023 3E       		.uleb128 0x3e
 850 0024 0B       		.uleb128 0xb
 851 0025 03       		.uleb128 0x3
 852 0026 08       		.uleb128 0x8
 853 0027 00       		.byte	0
 854 0028 00       		.byte	0
 855 0029 04       		.uleb128 0x4
 856 002a 16       		.uleb128 0x16
 857 002b 00       		.byte	0
 858 002c 03       		.uleb128 0x3
 859 002d 0E       		.uleb128 0xe
 860 002e 3A       		.uleb128 0x3a
 861 002f 0B       		.uleb128 0xb
 862 0030 3B       		.uleb128 0x3b
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 26


 863 0031 0B       		.uleb128 0xb
 864 0032 49       		.uleb128 0x49
 865 0033 13       		.uleb128 0x13
 866 0034 00       		.byte	0
 867 0035 00       		.byte	0
 868 0036 05       		.uleb128 0x5
 869 0037 16       		.uleb128 0x16
 870 0038 00       		.byte	0
 871 0039 03       		.uleb128 0x3
 872 003a 0E       		.uleb128 0xe
 873 003b 3A       		.uleb128 0x3a
 874 003c 0B       		.uleb128 0xb
 875 003d 3B       		.uleb128 0x3b
 876 003e 05       		.uleb128 0x5
 877 003f 49       		.uleb128 0x49
 878 0040 13       		.uleb128 0x13
 879 0041 00       		.byte	0
 880 0042 00       		.byte	0
 881 0043 06       		.uleb128 0x6
 882 0044 35       		.uleb128 0x35
 883 0045 00       		.byte	0
 884 0046 49       		.uleb128 0x49
 885 0047 13       		.uleb128 0x13
 886 0048 00       		.byte	0
 887 0049 00       		.byte	0
 888 004a 07       		.uleb128 0x7
 889 004b 2E       		.uleb128 0x2e
 890 004c 01       		.byte	0x1
 891 004d 3F       		.uleb128 0x3f
 892 004e 19       		.uleb128 0x19
 893 004f 03       		.uleb128 0x3
 894 0050 0E       		.uleb128 0xe
 895 0051 3A       		.uleb128 0x3a
 896 0052 0B       		.uleb128 0xb
 897 0053 3B       		.uleb128 0x3b
 898 0054 05       		.uleb128 0x5
 899 0055 27       		.uleb128 0x27
 900 0056 19       		.uleb128 0x19
 901 0057 20       		.uleb128 0x20
 902 0058 0B       		.uleb128 0xb
 903 0059 01       		.uleb128 0x1
 904 005a 13       		.uleb128 0x13
 905 005b 00       		.byte	0
 906 005c 00       		.byte	0
 907 005d 08       		.uleb128 0x8
 908 005e 05       		.uleb128 0x5
 909 005f 00       		.byte	0
 910 0060 03       		.uleb128 0x3
 911 0061 0E       		.uleb128 0xe
 912 0062 3A       		.uleb128 0x3a
 913 0063 0B       		.uleb128 0xb
 914 0064 3B       		.uleb128 0x3b
 915 0065 05       		.uleb128 0x5
 916 0066 49       		.uleb128 0x49
 917 0067 13       		.uleb128 0x13
 918 0068 00       		.byte	0
 919 0069 00       		.byte	0
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 27


 920 006a 09       		.uleb128 0x9
 921 006b 34       		.uleb128 0x34
 922 006c 00       		.byte	0
 923 006d 03       		.uleb128 0x3
 924 006e 0E       		.uleb128 0xe
 925 006f 3A       		.uleb128 0x3a
 926 0070 0B       		.uleb128 0xb
 927 0071 3B       		.uleb128 0x3b
 928 0072 05       		.uleb128 0x5
 929 0073 49       		.uleb128 0x49
 930 0074 13       		.uleb128 0x13
 931 0075 00       		.byte	0
 932 0076 00       		.byte	0
 933 0077 0A       		.uleb128 0xa
 934 0078 2E       		.uleb128 0x2e
 935 0079 01       		.byte	0x1
 936 007a 3F       		.uleb128 0x3f
 937 007b 19       		.uleb128 0x19
 938 007c 03       		.uleb128 0x3
 939 007d 0E       		.uleb128 0xe
 940 007e 3A       		.uleb128 0x3a
 941 007f 0B       		.uleb128 0xb
 942 0080 3B       		.uleb128 0x3b
 943 0081 0B       		.uleb128 0xb
 944 0082 27       		.uleb128 0x27
 945 0083 19       		.uleb128 0x19
 946 0084 11       		.uleb128 0x11
 947 0085 01       		.uleb128 0x1
 948 0086 12       		.uleb128 0x12
 949 0087 06       		.uleb128 0x6
 950 0088 40       		.uleb128 0x40
 951 0089 18       		.uleb128 0x18
 952 008a 9742     		.uleb128 0x2117
 953 008c 19       		.uleb128 0x19
 954 008d 01       		.uleb128 0x1
 955 008e 13       		.uleb128 0x13
 956 008f 00       		.byte	0
 957 0090 00       		.byte	0
 958 0091 0B       		.uleb128 0xb
 959 0092 1D       		.uleb128 0x1d
 960 0093 01       		.byte	0x1
 961 0094 31       		.uleb128 0x31
 962 0095 13       		.uleb128 0x13
 963 0096 11       		.uleb128 0x11
 964 0097 01       		.uleb128 0x1
 965 0098 12       		.uleb128 0x12
 966 0099 06       		.uleb128 0x6
 967 009a 58       		.uleb128 0x58
 968 009b 0B       		.uleb128 0xb
 969 009c 59       		.uleb128 0x59
 970 009d 0B       		.uleb128 0xb
 971 009e 01       		.uleb128 0x1
 972 009f 13       		.uleb128 0x13
 973 00a0 00       		.byte	0
 974 00a1 00       		.byte	0
 975 00a2 0C       		.uleb128 0xc
 976 00a3 05       		.uleb128 0x5
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 28


 977 00a4 00       		.byte	0
 978 00a5 31       		.uleb128 0x31
 979 00a6 13       		.uleb128 0x13
 980 00a7 1C       		.uleb128 0x1c
 981 00a8 0B       		.uleb128 0xb
 982 00a9 00       		.byte	0
 983 00aa 00       		.byte	0
 984 00ab 0D       		.uleb128 0xd
 985 00ac 0B       		.uleb128 0xb
 986 00ad 01       		.byte	0x1
 987 00ae 11       		.uleb128 0x11
 988 00af 01       		.uleb128 0x1
 989 00b0 12       		.uleb128 0x12
 990 00b1 06       		.uleb128 0x6
 991 00b2 00       		.byte	0
 992 00b3 00       		.byte	0
 993 00b4 0E       		.uleb128 0xe
 994 00b5 34       		.uleb128 0x34
 995 00b6 00       		.byte	0
 996 00b7 31       		.uleb128 0x31
 997 00b8 13       		.uleb128 0x13
 998 00b9 1C       		.uleb128 0x1c
 999 00ba 0B       		.uleb128 0xb
 1000 00bb 00       		.byte	0
 1001 00bc 00       		.byte	0
 1002 00bd 0F       		.uleb128 0xf
 1003 00be 1D       		.uleb128 0x1d
 1004 00bf 01       		.byte	0x1
 1005 00c0 31       		.uleb128 0x31
 1006 00c1 13       		.uleb128 0x13
 1007 00c2 11       		.uleb128 0x11
 1008 00c3 01       		.uleb128 0x1
 1009 00c4 12       		.uleb128 0x12
 1010 00c5 06       		.uleb128 0x6
 1011 00c6 58       		.uleb128 0x58
 1012 00c7 0B       		.uleb128 0xb
 1013 00c8 59       		.uleb128 0x59
 1014 00c9 0B       		.uleb128 0xb
 1015 00ca 00       		.byte	0
 1016 00cb 00       		.byte	0
 1017 00cc 10       		.uleb128 0x10
 1018 00cd 2E       		.uleb128 0x2e
 1019 00ce 00       		.byte	0
 1020 00cf 3F       		.uleb128 0x3f
 1021 00d0 19       		.uleb128 0x19
 1022 00d1 03       		.uleb128 0x3
 1023 00d2 0E       		.uleb128 0xe
 1024 00d3 3A       		.uleb128 0x3a
 1025 00d4 0B       		.uleb128 0xb
 1026 00d5 3B       		.uleb128 0x3b
 1027 00d6 0B       		.uleb128 0xb
 1028 00d7 27       		.uleb128 0x27
 1029 00d8 19       		.uleb128 0x19
 1030 00d9 11       		.uleb128 0x11
 1031 00da 01       		.uleb128 0x1
 1032 00db 12       		.uleb128 0x12
 1033 00dc 06       		.uleb128 0x6
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 29


 1034 00dd 40       		.uleb128 0x40
 1035 00de 18       		.uleb128 0x18
 1036 00df 9742     		.uleb128 0x2117
 1037 00e1 19       		.uleb128 0x19
 1038 00e2 00       		.byte	0
 1039 00e3 00       		.byte	0
 1040 00e4 11       		.uleb128 0x11
 1041 00e5 898201   		.uleb128 0x4109
 1042 00e8 00       		.byte	0
 1043 00e9 11       		.uleb128 0x11
 1044 00ea 01       		.uleb128 0x1
 1045 00eb 31       		.uleb128 0x31
 1046 00ec 13       		.uleb128 0x13
 1047 00ed 00       		.byte	0
 1048 00ee 00       		.byte	0
 1049 00ef 12       		.uleb128 0x12
 1050 00f0 898201   		.uleb128 0x4109
 1051 00f3 00       		.byte	0
 1052 00f4 11       		.uleb128 0x11
 1053 00f5 01       		.uleb128 0x1
 1054 00f6 9542     		.uleb128 0x2115
 1055 00f8 19       		.uleb128 0x19
 1056 00f9 31       		.uleb128 0x31
 1057 00fa 13       		.uleb128 0x13
 1058 00fb 00       		.byte	0
 1059 00fc 00       		.byte	0
 1060 00fd 13       		.uleb128 0x13
 1061 00fe 2E       		.uleb128 0x2e
 1062 00ff 01       		.byte	0x1
 1063 0100 31       		.uleb128 0x31
 1064 0101 13       		.uleb128 0x13
 1065 0102 11       		.uleb128 0x11
 1066 0103 01       		.uleb128 0x1
 1067 0104 12       		.uleb128 0x12
 1068 0105 06       		.uleb128 0x6
 1069 0106 40       		.uleb128 0x40
 1070 0107 18       		.uleb128 0x18
 1071 0108 9742     		.uleb128 0x2117
 1072 010a 19       		.uleb128 0x19
 1073 010b 01       		.uleb128 0x1
 1074 010c 13       		.uleb128 0x13
 1075 010d 00       		.byte	0
 1076 010e 00       		.byte	0
 1077 010f 14       		.uleb128 0x14
 1078 0110 05       		.uleb128 0x5
 1079 0111 00       		.byte	0
 1080 0112 31       		.uleb128 0x31
 1081 0113 13       		.uleb128 0x13
 1082 0114 02       		.uleb128 0x2
 1083 0115 18       		.uleb128 0x18
 1084 0116 00       		.byte	0
 1085 0117 00       		.byte	0
 1086 0118 15       		.uleb128 0x15
 1087 0119 2E       		.uleb128 0x2e
 1088 011a 00       		.byte	0
 1089 011b 3F       		.uleb128 0x3f
 1090 011c 19       		.uleb128 0x19
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 30


 1091 011d 03       		.uleb128 0x3
 1092 011e 0E       		.uleb128 0xe
 1093 011f 3A       		.uleb128 0x3a
 1094 0120 0B       		.uleb128 0xb
 1095 0121 3B       		.uleb128 0x3b
 1096 0122 05       		.uleb128 0x5
 1097 0123 27       		.uleb128 0x27
 1098 0124 19       		.uleb128 0x19
 1099 0125 11       		.uleb128 0x11
 1100 0126 01       		.uleb128 0x1
 1101 0127 12       		.uleb128 0x12
 1102 0128 06       		.uleb128 0x6
 1103 0129 40       		.uleb128 0x40
 1104 012a 18       		.uleb128 0x18
 1105 012b 9742     		.uleb128 0x2117
 1106 012d 19       		.uleb128 0x19
 1107 012e 00       		.byte	0
 1108 012f 00       		.byte	0
 1109 0130 16       		.uleb128 0x16
 1110 0131 2E       		.uleb128 0x2e
 1111 0132 00       		.byte	0
 1112 0133 3F       		.uleb128 0x3f
 1113 0134 19       		.uleb128 0x19
 1114 0135 03       		.uleb128 0x3
 1115 0136 0E       		.uleb128 0xe
 1116 0137 3A       		.uleb128 0x3a
 1117 0138 0B       		.uleb128 0xb
 1118 0139 3B       		.uleb128 0x3b
 1119 013a 05       		.uleb128 0x5
 1120 013b 27       		.uleb128 0x27
 1121 013c 19       		.uleb128 0x19
 1122 013d 49       		.uleb128 0x49
 1123 013e 13       		.uleb128 0x13
 1124 013f 11       		.uleb128 0x11
 1125 0140 01       		.uleb128 0x1
 1126 0141 12       		.uleb128 0x12
 1127 0142 06       		.uleb128 0x6
 1128 0143 40       		.uleb128 0x40
 1129 0144 18       		.uleb128 0x18
 1130 0145 9742     		.uleb128 0x2117
 1131 0147 19       		.uleb128 0x19
 1132 0148 00       		.byte	0
 1133 0149 00       		.byte	0
 1134 014a 17       		.uleb128 0x17
 1135 014b 2E       		.uleb128 0x2e
 1136 014c 01       		.byte	0x1
 1137 014d 3F       		.uleb128 0x3f
 1138 014e 19       		.uleb128 0x19
 1139 014f 03       		.uleb128 0x3
 1140 0150 0E       		.uleb128 0xe
 1141 0151 3A       		.uleb128 0x3a
 1142 0152 0B       		.uleb128 0xb
 1143 0153 3B       		.uleb128 0x3b
 1144 0154 05       		.uleb128 0x5
 1145 0155 27       		.uleb128 0x27
 1146 0156 19       		.uleb128 0x19
 1147 0157 11       		.uleb128 0x11
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 31


 1148 0158 01       		.uleb128 0x1
 1149 0159 12       		.uleb128 0x12
 1150 015a 06       		.uleb128 0x6
 1151 015b 40       		.uleb128 0x40
 1152 015c 18       		.uleb128 0x18
 1153 015d 9742     		.uleb128 0x2117
 1154 015f 19       		.uleb128 0x19
 1155 0160 01       		.uleb128 0x1
 1156 0161 13       		.uleb128 0x13
 1157 0162 00       		.byte	0
 1158 0163 00       		.byte	0
 1159 0164 18       		.uleb128 0x18
 1160 0165 05       		.uleb128 0x5
 1161 0166 00       		.byte	0
 1162 0167 03       		.uleb128 0x3
 1163 0168 0E       		.uleb128 0xe
 1164 0169 3A       		.uleb128 0x3a
 1165 016a 0B       		.uleb128 0xb
 1166 016b 3B       		.uleb128 0x3b
 1167 016c 05       		.uleb128 0x5
 1168 016d 49       		.uleb128 0x49
 1169 016e 13       		.uleb128 0x13
 1170 016f 02       		.uleb128 0x2
 1171 0170 18       		.uleb128 0x18
 1172 0171 00       		.byte	0
 1173 0172 00       		.byte	0
 1174 0173 19       		.uleb128 0x19
 1175 0174 34       		.uleb128 0x34
 1176 0175 00       		.byte	0
 1177 0176 31       		.uleb128 0x31
 1178 0177 13       		.uleb128 0x13
 1179 0178 02       		.uleb128 0x2
 1180 0179 18       		.uleb128 0x18
 1181 017a 00       		.byte	0
 1182 017b 00       		.byte	0
 1183 017c 1A       		.uleb128 0x1a
 1184 017d 34       		.uleb128 0x34
 1185 017e 00       		.byte	0
 1186 017f 03       		.uleb128 0x3
 1187 0180 0E       		.uleb128 0xe
 1188 0181 3A       		.uleb128 0x3a
 1189 0182 0B       		.uleb128 0xb
 1190 0183 3B       		.uleb128 0x3b
 1191 0184 0B       		.uleb128 0xb
 1192 0185 49       		.uleb128 0x49
 1193 0186 13       		.uleb128 0x13
 1194 0187 3F       		.uleb128 0x3f
 1195 0188 19       		.uleb128 0x19
 1196 0189 02       		.uleb128 0x2
 1197 018a 18       		.uleb128 0x18
 1198 018b 00       		.byte	0
 1199 018c 00       		.byte	0
 1200 018d 00       		.byte	0
 1201              		.section	.debug_aranges,"",%progbits
 1202 0000 84000000 		.4byte	0x84
 1203 0004 0200     		.2byte	0x2
 1204 0006 00000000 		.4byte	.Ldebug_info0
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 32


 1205 000a 04       		.byte	0x4
 1206 000b 00       		.byte	0
 1207 000c 0000     		.2byte	0
 1208 000e 0000     		.2byte	0
 1209 0010 00000000 		.4byte	.LFB0
 1210 0014 60000000 		.4byte	.LFE0-.LFB0
 1211 0018 00000000 		.4byte	.LFB1
 1212 001c 24000000 		.4byte	.LFE1-.LFB1
 1213 0020 00000000 		.4byte	.LFB2
 1214 0024 1C000000 		.4byte	.LFE2-.LFB2
 1215 0028 00000000 		.4byte	.LFB3
 1216 002c 28000000 		.4byte	.LFE3-.LFB3
 1217 0030 00000000 		.4byte	.LFB4
 1218 0034 0C000000 		.4byte	.LFE4-.LFB4
 1219 0038 00000000 		.4byte	.LFB5
 1220 003c 0C000000 		.4byte	.LFE5-.LFB5
 1221 0040 00000000 		.4byte	.LFB6
 1222 0044 0C000000 		.4byte	.LFE6-.LFB6
 1223 0048 00000000 		.4byte	.LFB7
 1224 004c 0C000000 		.4byte	.LFE7-.LFB7
 1225 0050 00000000 		.4byte	.LFB8
 1226 0054 0C000000 		.4byte	.LFE8-.LFB8
 1227 0058 00000000 		.4byte	.LFB9
 1228 005c 0C000000 		.4byte	.LFE9-.LFB9
 1229 0060 00000000 		.4byte	.LFB10
 1230 0064 0C000000 		.4byte	.LFE10-.LFB10
 1231 0068 00000000 		.4byte	.LFB11
 1232 006c 0C000000 		.4byte	.LFE11-.LFB11
 1233 0070 00000000 		.4byte	.LFB12
 1234 0074 0C000000 		.4byte	.LFE12-.LFB12
 1235 0078 00000000 		.4byte	.LFB13
 1236 007c 14000000 		.4byte	.LFE13-.LFB13
 1237 0080 00000000 		.4byte	0
 1238 0084 00000000 		.4byte	0
 1239              		.section	.debug_ranges,"",%progbits
 1240              	.Ldebug_ranges0:
 1241 0000 00000000 		.4byte	.LFB0
 1242 0004 60000000 		.4byte	.LFE0
 1243 0008 00000000 		.4byte	.LFB1
 1244 000c 24000000 		.4byte	.LFE1
 1245 0010 00000000 		.4byte	.LFB2
 1246 0014 1C000000 		.4byte	.LFE2
 1247 0018 00000000 		.4byte	.LFB3
 1248 001c 28000000 		.4byte	.LFE3
 1249 0020 00000000 		.4byte	.LFB4
 1250 0024 0C000000 		.4byte	.LFE4
 1251 0028 00000000 		.4byte	.LFB5
 1252 002c 0C000000 		.4byte	.LFE5
 1253 0030 00000000 		.4byte	.LFB6
 1254 0034 0C000000 		.4byte	.LFE6
 1255 0038 00000000 		.4byte	.LFB7
 1256 003c 0C000000 		.4byte	.LFE7
 1257 0040 00000000 		.4byte	.LFB8
 1258 0044 0C000000 		.4byte	.LFE8
 1259 0048 00000000 		.4byte	.LFB9
 1260 004c 0C000000 		.4byte	.LFE9
 1261 0050 00000000 		.4byte	.LFB10
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 33


 1262 0054 0C000000 		.4byte	.LFE10
 1263 0058 00000000 		.4byte	.LFB11
 1264 005c 0C000000 		.4byte	.LFE11
 1265 0060 00000000 		.4byte	.LFB12
 1266 0064 0C000000 		.4byte	.LFE12
 1267 0068 00000000 		.4byte	.LFB13
 1268 006c 14000000 		.4byte	.LFE13
 1269 0070 00000000 		.4byte	0
 1270 0074 00000000 		.4byte	0
 1271              		.section	.debug_line,"",%progbits
 1272              	.Ldebug_line0:
 1273 0000 65010000 		.section	.debug_str,"MS",%progbits,1
 1273      02004F00 
 1273      00000201 
 1273      FB0E0D00 
 1273      01010101 
 1274              	.LASF15:
 1275 0000 72656731 		.ascii	"reg16\000"
 1275      3600
 1276              	.LASF26:
 1277 0006 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_Stop\000"
 1277      4F735F54 
 1277      6D725F43 
 1277      6F5F4F70 
 1277      5F53746F 
 1278              	.LASF23:
 1279 001c 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_Init\000"
 1279      4F735F54 
 1279      6D725F43 
 1279      6F5F4F70 
 1279      5F496E69 
 1280              	.LASF19:
 1281 0032 70657269 		.ascii	"period\000"
 1281      6F6400
 1282              	.LASF3:
 1283 0039 73686F72 		.ascii	"short unsigned int\000"
 1283      7420756E 
 1283      7369676E 
 1283      65642069 
 1283      6E7400
 1284              	.LASF18:
 1285 004c 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_WriteCounter\000"
 1285      4F735F54 
 1285      6D725F43 
 1285      6F5F4F70 
 1285      5F577269 
 1286              	.LASF11:
 1287 006a 666C6F61 		.ascii	"float\000"
 1287      7400
 1288              	.LASF20:
 1289 0070 636F756E 		.ascii	"counter\000"
 1289      74657200 
 1290              	.LASF1:
 1291 0078 756E7369 		.ascii	"unsigned char\000"
 1291      676E6564 
 1291      20636861 
 1291      7200
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 34


 1292              	.LASF21:
 1293 0086 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_SetInterruptMode\000"
 1293      4F735F54 
 1293      6D725F43 
 1293      6F5F4F70 
 1293      5F536574 
 1294              	.LASF14:
 1295 00a8 72656738 		.ascii	"reg8\000"
 1295      00
 1296              	.LASF5:
 1297 00ad 6C6F6E67 		.ascii	"long unsigned int\000"
 1297      20756E73 
 1297      69676E65 
 1297      6420696E 
 1297      7400
 1298              	.LASF9:
 1299 00bf 75696E74 		.ascii	"uint8\000"
 1299      3800
 1300              	.LASF38:
 1301 00c5 636F6E74 		.ascii	"control\000"
 1301      726F6C00 
 1302              	.LASF32:
 1303 00cd 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_ReadCapture\000"
 1303      4F735F54 
 1303      6D725F43 
 1303      6F5F4F70 
 1303      5F526561 
 1304              	.LASF12:
 1305 00ea 646F7562 		.ascii	"double\000"
 1305      6C6500
 1306              	.LASF31:
 1307 00f1 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_ReadPeriod\000"
 1307      4F735F54 
 1307      6D725F43 
 1307      6F5F4F70 
 1307      5F526561 
 1308              	.LASF29:
 1309 010d 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_ReadControlRegister\000"
 1309      4F735F54 
 1309      6D725F43 
 1309      6F5F4F70 
 1309      5F526561 
 1310              	.LASF10:
 1311 0132 75696E74 		.ascii	"uint16\000"
 1311      313600
 1312              	.LASF8:
 1313 0139 756E7369 		.ascii	"unsigned int\000"
 1313      676E6564 
 1313      20696E74 
 1313      00
 1314              	.LASF27:
 1315 0146 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_SoftwareCapture\000"
 1315      4F735F54 
 1315      6D725F43 
 1315      6F5F4F70 
 1315      5F536F66 
 1316              	.LASF7:
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 35


 1317 0167 6C6F6E67 		.ascii	"long long unsigned int\000"
 1317      206C6F6E 
 1317      6720756E 
 1317      7369676E 
 1317      65642069 
 1318              	.LASF36:
 1319 017e 443A5C53 		.ascii	"D:\\START_UP\\COMPANY_STARTUP\\3_platform_based_dev"
 1319      54415254 
 1319      5F55505C 
 1319      434F4D50 
 1319      414E595F 
 1320 01ae 656C6F70 		.ascii	"elopments\\PSOC_PROJECTS\\platform\\platform\\Psoc_"
 1320      6D656E74 
 1320      735C5053 
 1320      4F435F50 
 1320      524F4A45 
 1321 01dd 506C6174 		.ascii	"Platform\\Design02.cydsn\000"
 1321      666F726D 
 1321      5C446573 
 1321      69676E30 
 1321      322E6379 
 1322              	.LASF37:
 1323 01f5 70657269 		.ascii	"period_temp\000"
 1323      6F645F74 
 1323      656D7000 
 1324              	.LASF16:
 1325 0201 73697A65 		.ascii	"sizetype\000"
 1325      74797065 
 1325      00
 1326              	.LASF6:
 1327 020a 6C6F6E67 		.ascii	"long long int\000"
 1327      206C6F6E 
 1327      6720696E 
 1327      7400
 1328              	.LASF22:
 1329 0218 696E7465 		.ascii	"interruptMode\000"
 1329      72727570 
 1329      744D6F64 
 1329      6500
 1330              	.LASF33:
 1331 0226 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_ReadCounter\000"
 1331      4F735F54 
 1331      6D725F43 
 1331      6F5F4F70 
 1331      5F526561 
 1332              	.LASF25:
 1333 0243 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_Enable\000"
 1333      4F735F54 
 1333      6D725F43 
 1333      6F5F4F70 
 1333      5F456E61 
 1334              	.LASF2:
 1335 025b 73686F72 		.ascii	"short int\000"
 1335      7420696E 
 1335      7400
 1336              	.LASF34:
 1337 0265 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 36


 1337      4320342E 
 1337      392E3320 
 1337      32303135 
 1337      30333033 
 1338 0298 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 1338      20726576 
 1338      6973696F 
 1338      6E203232 
 1338      31323230 
 1339 02cb 73202D66 		.ascii	"s -ffunction-sections -ffat-lto-objects\000"
 1339      66756E63 
 1339      74696F6E 
 1339      2D736563 
 1339      74696F6E 
 1340              	.LASF30:
 1341 02f3 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_WriteControlRegister\000"
 1341      4F735F54 
 1341      6D725F43 
 1341      6F5F4F70 
 1341      5F577269 
 1342              	.LASF24:
 1343 0319 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_Start\000"
 1343      4F735F54 
 1343      6D725F43 
 1343      6F5F4F70 
 1343      5F537461 
 1344              	.LASF4:
 1345 0330 6C6F6E67 		.ascii	"long int\000"
 1345      20696E74 
 1345      00
 1346              	.LASF13:
 1347 0339 63686172 		.ascii	"char\000"
 1347      00
 1348              	.LASF35:
 1349 033e 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\TMR_Os_Tmr_Co_Op.c\000"
 1349      6E657261 
 1349      7465645F 
 1349      536F7572 
 1349      63655C50 
 1350              	.LASF0:
 1351 036a 7369676E 		.ascii	"signed char\000"
 1351      65642063 
 1351      68617200 
 1352              	.LASF17:
 1353 0376 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_WritePeriod\000"
 1353      4F735F54 
 1353      6D725F43 
 1353      6F5F4F70 
 1353      5F577269 
 1354              	.LASF28:
 1355 0393 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_ReadStatusRegister\000"
 1355      4F735F54 
 1355      6D725F43 
 1355      6F5F4F70 
 1355      5F526561 
 1356              	.LASF39:
 1357 03b7 544D525F 		.ascii	"TMR_Os_Tmr_Co_Op_initVar\000"
ARM GAS  C:\Users\acer\AppData\Local\Temp\ccRAqeAR.s 			page 37


 1357      4F735F54 
 1357      6D725F43 
 1357      6F5F4F70 
 1357      5F696E69 
 1358              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
