// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_gelu (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        x,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [31:0] x;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] GELU_DELTA_TABLE_V_address0;
reg    GELU_DELTA_TABLE_V_ce0;
wire   [19:0] GELU_DELTA_TABLE_V_q0;
wire   [7:0] GELU_DELTA_TABLE_V_address1;
reg    GELU_DELTA_TABLE_V_ce1;
wire   [19:0] GELU_DELTA_TABLE_V_q1;
wire   [30:0] relu_V_fu_95_p3;
reg   [30:0] relu_V_reg_281;
wire    ap_block_pp0_stage0_11001;
reg   [30:0] relu_V_reg_281_pp0_iter1_reg;
wire   [0:0] icmp_ln1651_fu_117_p2;
reg   [0:0] icmp_ln1651_reg_286;
reg   [0:0] icmp_ln1651_reg_286_pp0_iter1_reg;
wire   [21:0] t_V_fu_135_p3;
reg   [21:0] t_V_reg_291;
reg   [21:0] tmp_s_reg_306;
wire   [63:0] zext_ln541_fu_187_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln541_1_fu_198_p1;
wire   [0:0] p_Result_s_fu_87_p3;
wire   [30:0] trunc_ln195_fu_83_p1;
wire   [31:0] x_abs_V_fu_103_p2;
wire   [31:0] x_abs_V_1_fu_109_p3;
wire   [16:0] trunc_ln813_fu_131_p1;
wire   [53:0] t_fu_123_p3;
wire   [7:0] trunc_ln_fu_143_p4;
wire   [0:0] icmp_ln1003_fu_159_p2;
wire   [7:0] ret_V_fu_165_p2;
wire   [0:0] p_Result_79_fu_153_p2;
wire   [7:0] select_ln1002_fu_171_p3;
wire   [7:0] ret_V_250_fu_179_p3;
wire   [7:0] ret_V_247_fu_192_p2;
wire   [20:0] zext_ln1348_fu_203_p1;
wire   [20:0] zext_ln1348_1_fu_207_p1;
wire  signed [20:0] ret_V_248_fu_211_p2;
wire   [21:0] r_V_543_fu_224_p0;
wire   [41:0] lhs_V_8_fu_230_p3;
wire   [42:0] r_V_543_fu_224_p2;
wire  signed [43:0] sext_ln813_fu_242_p1;
wire   [43:0] zext_ln1347_fu_238_p1;
wire   [43:0] ret_V_249_fu_246_p2;
wire   [31:0] zext_ln198_fu_262_p1;
wire   [31:0] zext_ln813_fu_265_p1;
wire   [31:0] sub_ln813_fu_268_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [42:0] r_V_543_fu_224_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R #(
    .DataWidth( 20 ),
    .AddressRange( 177 ),
    .AddressWidth( 8 ))
GELU_DELTA_TABLE_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(GELU_DELTA_TABLE_V_address0),
    .ce0(GELU_DELTA_TABLE_V_ce0),
    .q0(GELU_DELTA_TABLE_V_q0),
    .address1(GELU_DELTA_TABLE_V_address1),
    .ce1(GELU_DELTA_TABLE_V_ce1),
    .q1(GELU_DELTA_TABLE_V_q1)
);

ViT_act_mul_22ns_21s_43_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 43 ))
mul_22ns_21s_43_1_1_U526(
    .din0(r_V_543_fu_224_p0),
    .din1(ret_V_248_fu_211_p2),
    .dout(r_V_543_fu_224_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1651_reg_286 <= icmp_ln1651_fu_117_p2;
        icmp_ln1651_reg_286_pp0_iter1_reg <= icmp_ln1651_reg_286;
        relu_V_reg_281 <= relu_V_fu_95_p3;
        relu_V_reg_281_pp0_iter1_reg <= relu_V_reg_281;
        t_V_reg_291[21 : 5] <= t_V_fu_135_p3[21 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1651_reg_286 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_306 <= {{ret_V_249_fu_246_p2[43:22]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        GELU_DELTA_TABLE_V_ce0 = 1'b1;
    end else begin
        GELU_DELTA_TABLE_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        GELU_DELTA_TABLE_V_ce1 = 1'b1;
    end else begin
        GELU_DELTA_TABLE_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GELU_DELTA_TABLE_V_address0 = zext_ln541_1_fu_198_p1;

assign GELU_DELTA_TABLE_V_address1 = zext_ln541_fu_187_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((icmp_ln1651_reg_286_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln198_fu_262_p1 : sub_ln813_fu_268_p2);

assign icmp_ln1003_fu_159_p2 = ((t_V_fu_135_p3 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_117_p2 = (($signed(x_abs_V_1_fu_109_p3) > $signed(32'd23068671)) ? 1'b1 : 1'b0);

assign lhs_V_8_fu_230_p3 = {{GELU_DELTA_TABLE_V_q1}, {22'd0}};

assign p_Result_79_fu_153_p2 = (($signed(t_fu_123_p3) < $signed(54'd18014398509350913)) ? 1'b1 : 1'b0);

assign p_Result_s_fu_87_p3 = x[32'd31];

assign r_V_543_fu_224_p0 = r_V_543_fu_224_p00;

assign r_V_543_fu_224_p00 = t_V_reg_291;

assign relu_V_fu_95_p3 = ((p_Result_s_fu_87_p3[0:0] == 1'b1) ? 31'd0 : trunc_ln195_fu_83_p1);

assign ret_V_247_fu_192_p2 = (ret_V_250_fu_179_p3 + 8'd1);

assign ret_V_248_fu_211_p2 = (zext_ln1348_fu_203_p1 - zext_ln1348_1_fu_207_p1);

assign ret_V_249_fu_246_p2 = ($signed(sext_ln813_fu_242_p1) + $signed(zext_ln1347_fu_238_p1));

assign ret_V_250_fu_179_p3 = ((p_Result_79_fu_153_p2[0:0] == 1'b1) ? select_ln1002_fu_171_p3 : trunc_ln_fu_143_p4);

assign ret_V_fu_165_p2 = (trunc_ln_fu_143_p4 + 8'd1);

assign select_ln1002_fu_171_p3 = ((icmp_ln1003_fu_159_p2[0:0] == 1'b1) ? trunc_ln_fu_143_p4 : ret_V_fu_165_p2);

assign sext_ln813_fu_242_p1 = $signed(r_V_543_fu_224_p2);

assign sub_ln813_fu_268_p2 = (zext_ln198_fu_262_p1 - zext_ln813_fu_265_p1);

assign t_V_fu_135_p3 = {{trunc_ln813_fu_131_p1}, {5'd0}};

assign t_fu_123_p3 = {{x_abs_V_1_fu_109_p3}, {22'd0}};

assign trunc_ln195_fu_83_p1 = x[30:0];

assign trunc_ln813_fu_131_p1 = x_abs_V_1_fu_109_p3[16:0];

assign trunc_ln_fu_143_p4 = {{x_abs_V_1_fu_109_p3[24:17]}};

assign x_abs_V_1_fu_109_p3 = ((p_Result_s_fu_87_p3[0:0] == 1'b1) ? x_abs_V_fu_103_p2 : x);

assign x_abs_V_fu_103_p2 = (32'd0 - x);

assign zext_ln1347_fu_238_p1 = lhs_V_8_fu_230_p3;

assign zext_ln1348_1_fu_207_p1 = GELU_DELTA_TABLE_V_q1;

assign zext_ln1348_fu_203_p1 = GELU_DELTA_TABLE_V_q0;

assign zext_ln198_fu_262_p1 = relu_V_reg_281_pp0_iter1_reg;

assign zext_ln541_1_fu_198_p1 = ret_V_247_fu_192_p2;

assign zext_ln541_fu_187_p1 = ret_V_250_fu_179_p3;

assign zext_ln813_fu_265_p1 = tmp_s_reg_306;

always @ (posedge ap_clk) begin
    t_V_reg_291[4:0] <= 5'b00000;
end

endmodule //ViT_act_gelu
