
CH6 Timers - Tutorial 6-2 Measure button press time - Input Capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b78  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ac  08006d28  08006d28  00016d28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070d4  080070d4  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080070d4  080070d4  000170d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070dc  080070dc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070dc  080070dc  000170dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080070e0  080070e0  000170e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080070e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          00000270  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000444  20000444  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000d100  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001d69  00000000  00000000  0002d347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ca0  00000000  00000000  0002f0b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000009db  00000000  00000000  0002fd50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002431c  00000000  00000000  0003072b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000e750  00000000  00000000  00054a47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000db721  00000000  00000000  00063197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004664  00000000  00000000  0013e8b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000b6  00000000  00000000  00142f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006d10 	.word	0x08006d10

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	08006d10 	.word	0x08006d10

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b970 	b.w	8000f60 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9e08      	ldr	r6, [sp, #32]
 8000c9e:	460d      	mov	r5, r1
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	460f      	mov	r7, r1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d14a      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4694      	mov	ip, r2
 8000cac:	d965      	bls.n	8000d7a <__udivmoddi4+0xe2>
 8000cae:	fab2 f382 	clz	r3, r2
 8000cb2:	b143      	cbz	r3, 8000cc6 <__udivmoddi4+0x2e>
 8000cb4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cb8:	f1c3 0220 	rsb	r2, r3, #32
 8000cbc:	409f      	lsls	r7, r3
 8000cbe:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc2:	4317      	orrs	r7, r2
 8000cc4:	409c      	lsls	r4, r3
 8000cc6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cca:	fa1f f58c 	uxth.w	r5, ip
 8000cce:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cd2:	0c22      	lsrs	r2, r4, #16
 8000cd4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cd8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cdc:	fb01 f005 	mul.w	r0, r1, r5
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	d90a      	bls.n	8000cfa <__udivmoddi4+0x62>
 8000ce4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ce8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cec:	f080 811c 	bcs.w	8000f28 <__udivmoddi4+0x290>
 8000cf0:	4290      	cmp	r0, r2
 8000cf2:	f240 8119 	bls.w	8000f28 <__udivmoddi4+0x290>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	4462      	add	r2, ip
 8000cfa:	1a12      	subs	r2, r2, r0
 8000cfc:	b2a4      	uxth	r4, r4
 8000cfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d06:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0a:	fb00 f505 	mul.w	r5, r0, r5
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	d90a      	bls.n	8000d28 <__udivmoddi4+0x90>
 8000d12:	eb1c 0404 	adds.w	r4, ip, r4
 8000d16:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1a:	f080 8107 	bcs.w	8000f2c <__udivmoddi4+0x294>
 8000d1e:	42a5      	cmp	r5, r4
 8000d20:	f240 8104 	bls.w	8000f2c <__udivmoddi4+0x294>
 8000d24:	4464      	add	r4, ip
 8000d26:	3802      	subs	r0, #2
 8000d28:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d2c:	1b64      	subs	r4, r4, r5
 8000d2e:	2100      	movs	r1, #0
 8000d30:	b11e      	cbz	r6, 8000d3a <__udivmoddi4+0xa2>
 8000d32:	40dc      	lsrs	r4, r3
 8000d34:	2300      	movs	r3, #0
 8000d36:	e9c6 4300 	strd	r4, r3, [r6]
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0xbc>
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	f000 80ed 	beq.w	8000f22 <__udivmoddi4+0x28a>
 8000d48:	2100      	movs	r1, #0
 8000d4a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d54:	fab3 f183 	clz	r1, r3
 8000d58:	2900      	cmp	r1, #0
 8000d5a:	d149      	bne.n	8000df0 <__udivmoddi4+0x158>
 8000d5c:	42ab      	cmp	r3, r5
 8000d5e:	d302      	bcc.n	8000d66 <__udivmoddi4+0xce>
 8000d60:	4282      	cmp	r2, r0
 8000d62:	f200 80f8 	bhi.w	8000f56 <__udivmoddi4+0x2be>
 8000d66:	1a84      	subs	r4, r0, r2
 8000d68:	eb65 0203 	sbc.w	r2, r5, r3
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	4617      	mov	r7, r2
 8000d70:	2e00      	cmp	r6, #0
 8000d72:	d0e2      	beq.n	8000d3a <__udivmoddi4+0xa2>
 8000d74:	e9c6 4700 	strd	r4, r7, [r6]
 8000d78:	e7df      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d7a:	b902      	cbnz	r2, 8000d7e <__udivmoddi4+0xe6>
 8000d7c:	deff      	udf	#255	; 0xff
 8000d7e:	fab2 f382 	clz	r3, r2
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	f040 8090 	bne.w	8000ea8 <__udivmoddi4+0x210>
 8000d88:	1a8a      	subs	r2, r1, r2
 8000d8a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d8e:	fa1f fe8c 	uxth.w	lr, ip
 8000d92:	2101      	movs	r1, #1
 8000d94:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d98:	fb07 2015 	mls	r0, r7, r5, r2
 8000d9c:	0c22      	lsrs	r2, r4, #16
 8000d9e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000da2:	fb0e f005 	mul.w	r0, lr, r5
 8000da6:	4290      	cmp	r0, r2
 8000da8:	d908      	bls.n	8000dbc <__udivmoddi4+0x124>
 8000daa:	eb1c 0202 	adds.w	r2, ip, r2
 8000dae:	f105 38ff 	add.w	r8, r5, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x122>
 8000db4:	4290      	cmp	r0, r2
 8000db6:	f200 80cb 	bhi.w	8000f50 <__udivmoddi4+0x2b8>
 8000dba:	4645      	mov	r5, r8
 8000dbc:	1a12      	subs	r2, r2, r0
 8000dbe:	b2a4      	uxth	r4, r4
 8000dc0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000dc4:	fb07 2210 	mls	r2, r7, r0, r2
 8000dc8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dcc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dd0:	45a6      	cmp	lr, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x14e>
 8000dd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x14c>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f200 80bb 	bhi.w	8000f5a <__udivmoddi4+0x2c2>
 8000de4:	4610      	mov	r0, r2
 8000de6:	eba4 040e 	sub.w	r4, r4, lr
 8000dea:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dee:	e79f      	b.n	8000d30 <__udivmoddi4+0x98>
 8000df0:	f1c1 0720 	rsb	r7, r1, #32
 8000df4:	408b      	lsls	r3, r1
 8000df6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dfa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dfe:	fa05 f401 	lsl.w	r4, r5, r1
 8000e02:	fa20 f307 	lsr.w	r3, r0, r7
 8000e06:	40fd      	lsrs	r5, r7
 8000e08:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e0c:	4323      	orrs	r3, r4
 8000e0e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e12:	fa1f fe8c 	uxth.w	lr, ip
 8000e16:	fb09 5518 	mls	r5, r9, r8, r5
 8000e1a:	0c1c      	lsrs	r4, r3, #16
 8000e1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e20:	fb08 f50e 	mul.w	r5, r8, lr
 8000e24:	42a5      	cmp	r5, r4
 8000e26:	fa02 f201 	lsl.w	r2, r2, r1
 8000e2a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e2e:	d90b      	bls.n	8000e48 <__udivmoddi4+0x1b0>
 8000e30:	eb1c 0404 	adds.w	r4, ip, r4
 8000e34:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e38:	f080 8088 	bcs.w	8000f4c <__udivmoddi4+0x2b4>
 8000e3c:	42a5      	cmp	r5, r4
 8000e3e:	f240 8085 	bls.w	8000f4c <__udivmoddi4+0x2b4>
 8000e42:	f1a8 0802 	sub.w	r8, r8, #2
 8000e46:	4464      	add	r4, ip
 8000e48:	1b64      	subs	r4, r4, r5
 8000e4a:	b29d      	uxth	r5, r3
 8000e4c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e50:	fb09 4413 	mls	r4, r9, r3, r4
 8000e54:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e58:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x1da>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e68:	d26c      	bcs.n	8000f44 <__udivmoddi4+0x2ac>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	d96a      	bls.n	8000f44 <__udivmoddi4+0x2ac>
 8000e6e:	3b02      	subs	r3, #2
 8000e70:	4464      	add	r4, ip
 8000e72:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e76:	fba3 9502 	umull	r9, r5, r3, r2
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	42ac      	cmp	r4, r5
 8000e80:	46c8      	mov	r8, r9
 8000e82:	46ae      	mov	lr, r5
 8000e84:	d356      	bcc.n	8000f34 <__udivmoddi4+0x29c>
 8000e86:	d053      	beq.n	8000f30 <__udivmoddi4+0x298>
 8000e88:	b156      	cbz	r6, 8000ea0 <__udivmoddi4+0x208>
 8000e8a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e8e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e92:	fa04 f707 	lsl.w	r7, r4, r7
 8000e96:	40ca      	lsrs	r2, r1
 8000e98:	40cc      	lsrs	r4, r1
 8000e9a:	4317      	orrs	r7, r2
 8000e9c:	e9c6 7400 	strd	r7, r4, [r6]
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea8:	f1c3 0120 	rsb	r1, r3, #32
 8000eac:	fa02 fc03 	lsl.w	ip, r2, r3
 8000eb0:	fa20 f201 	lsr.w	r2, r0, r1
 8000eb4:	fa25 f101 	lsr.w	r1, r5, r1
 8000eb8:	409d      	lsls	r5, r3
 8000eba:	432a      	orrs	r2, r5
 8000ebc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec0:	fa1f fe8c 	uxth.w	lr, ip
 8000ec4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ec8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ed2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ed6:	428d      	cmp	r5, r1
 8000ed8:	fa04 f403 	lsl.w	r4, r4, r3
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x258>
 8000ede:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ee6:	d22f      	bcs.n	8000f48 <__udivmoddi4+0x2b0>
 8000ee8:	428d      	cmp	r5, r1
 8000eea:	d92d      	bls.n	8000f48 <__udivmoddi4+0x2b0>
 8000eec:	3802      	subs	r0, #2
 8000eee:	4461      	add	r1, ip
 8000ef0:	1b49      	subs	r1, r1, r5
 8000ef2:	b292      	uxth	r2, r2
 8000ef4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ef8:	fb07 1115 	mls	r1, r7, r5, r1
 8000efc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f00:	fb05 f10e 	mul.w	r1, r5, lr
 8000f04:	4291      	cmp	r1, r2
 8000f06:	d908      	bls.n	8000f1a <__udivmoddi4+0x282>
 8000f08:	eb1c 0202 	adds.w	r2, ip, r2
 8000f0c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f10:	d216      	bcs.n	8000f40 <__udivmoddi4+0x2a8>
 8000f12:	4291      	cmp	r1, r2
 8000f14:	d914      	bls.n	8000f40 <__udivmoddi4+0x2a8>
 8000f16:	3d02      	subs	r5, #2
 8000f18:	4462      	add	r2, ip
 8000f1a:	1a52      	subs	r2, r2, r1
 8000f1c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f20:	e738      	b.n	8000d94 <__udivmoddi4+0xfc>
 8000f22:	4631      	mov	r1, r6
 8000f24:	4630      	mov	r0, r6
 8000f26:	e708      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000f28:	4639      	mov	r1, r7
 8000f2a:	e6e6      	b.n	8000cfa <__udivmoddi4+0x62>
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	e6fb      	b.n	8000d28 <__udivmoddi4+0x90>
 8000f30:	4548      	cmp	r0, r9
 8000f32:	d2a9      	bcs.n	8000e88 <__udivmoddi4+0x1f0>
 8000f34:	ebb9 0802 	subs.w	r8, r9, r2
 8000f38:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f3c:	3b01      	subs	r3, #1
 8000f3e:	e7a3      	b.n	8000e88 <__udivmoddi4+0x1f0>
 8000f40:	4645      	mov	r5, r8
 8000f42:	e7ea      	b.n	8000f1a <__udivmoddi4+0x282>
 8000f44:	462b      	mov	r3, r5
 8000f46:	e794      	b.n	8000e72 <__udivmoddi4+0x1da>
 8000f48:	4640      	mov	r0, r8
 8000f4a:	e7d1      	b.n	8000ef0 <__udivmoddi4+0x258>
 8000f4c:	46d0      	mov	r8, sl
 8000f4e:	e77b      	b.n	8000e48 <__udivmoddi4+0x1b0>
 8000f50:	3d02      	subs	r5, #2
 8000f52:	4462      	add	r2, ip
 8000f54:	e732      	b.n	8000dbc <__udivmoddi4+0x124>
 8000f56:	4608      	mov	r0, r1
 8000f58:	e70a      	b.n	8000d70 <__udivmoddi4+0xd8>
 8000f5a:	4464      	add	r4, ip
 8000f5c:	3802      	subs	r0, #2
 8000f5e:	e742      	b.n	8000de6 <__udivmoddi4+0x14e>

08000f60 <__aeabi_idiv0>:
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f68:	f000 fc16 	bl	8001798 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f6c:	f000 f810 	bl	8000f90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f70:	f000 f918 	bl	80011a4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f74:	f000 f87c 	bl	8001070 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000f78:	f000 f8ea 	bl	8001150 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8000f7c:	4803      	ldr	r0, [pc, #12]	; (8000f8c <main+0x28>)
 8000f7e:	f001 fca5 	bl	80028cc <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000f82:	2100      	movs	r1, #0
 8000f84:	4801      	ldr	r0, [pc, #4]	; (8000f8c <main+0x28>)
 8000f86:	f001 fd63 	bl	8002a50 <HAL_TIM_IC_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f8a:	e7fe      	b.n	8000f8a <main+0x26>
 8000f8c:	200001f0 	.word	0x200001f0

08000f90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b094      	sub	sp, #80	; 0x50
 8000f94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f96:	f107 0320 	add.w	r3, r7, #32
 8000f9a:	2230      	movs	r2, #48	; 0x30
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f003 fdbd 	bl	8004b1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa4:	f107 030c 	add.w	r3, r7, #12
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	4b2b      	ldr	r3, [pc, #172]	; (8001068 <SystemClock_Config+0xd8>)
 8000fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fbc:	4a2a      	ldr	r2, [pc, #168]	; (8001068 <SystemClock_Config+0xd8>)
 8000fbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fc2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc4:	4b28      	ldr	r3, [pc, #160]	; (8001068 <SystemClock_Config+0xd8>)
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	4b25      	ldr	r3, [pc, #148]	; (800106c <SystemClock_Config+0xdc>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a24      	ldr	r2, [pc, #144]	; (800106c <SystemClock_Config+0xdc>)
 8000fda:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fde:	6013      	str	r3, [r2, #0]
 8000fe0:	4b22      	ldr	r3, [pc, #136]	; (800106c <SystemClock_Config+0xdc>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fe8:	607b      	str	r3, [r7, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fec:	2302      	movs	r3, #2
 8000fee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ff4:	2310      	movs	r3, #16
 8000ff6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001000:	2308      	movs	r3, #8
 8001002:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001004:	23b4      	movs	r3, #180	; 0xb4
 8001006:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001008:	2302      	movs	r3, #2
 800100a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800100c:	2307      	movs	r3, #7
 800100e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001010:	f107 0320 	add.w	r3, r7, #32
 8001014:	4618      	mov	r0, r3
 8001016:	f000 ff71 	bl	8001efc <HAL_RCC_OscConfig>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001020:	f000 f9c0 	bl	80013a4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001024:	f000 ff1a 	bl	8001e5c <HAL_PWREx_EnableOverDrive>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800102e:	f000 f9b9 	bl	80013a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001032:	230f      	movs	r3, #15
 8001034:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001036:	2302      	movs	r3, #2
 8001038:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800103e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001042:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001044:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001048:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800104a:	f107 030c 	add.w	r3, r7, #12
 800104e:	2105      	movs	r1, #5
 8001050:	4618      	mov	r0, r3
 8001052:	f001 f9cb 	bl	80023ec <HAL_RCC_ClockConfig>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 800105c:	f000 f9a2 	bl	80013a4 <Error_Handler>
  }
}
 8001060:	bf00      	nop
 8001062:	3750      	adds	r7, #80	; 0x50
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40023800 	.word	0x40023800
 800106c:	40007000 	.word	0x40007000

08001070 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08a      	sub	sp, #40	; 0x28
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001076:	f107 0318 	add.w	r3, r7, #24
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001084:	f107 0310 	add.w	r3, r7, #16
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800108e:	463b      	mov	r3, r7
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800109a:	4b2c      	ldr	r3, [pc, #176]	; (800114c <MX_TIM2_Init+0xdc>)
 800109c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010a0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80010a2:	4b2a      	ldr	r3, [pc, #168]	; (800114c <MX_TIM2_Init+0xdc>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010a8:	4b28      	ldr	r3, [pc, #160]	; (800114c <MX_TIM2_Init+0xdc>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80010ae:	4b27      	ldr	r3, [pc, #156]	; (800114c <MX_TIM2_Init+0xdc>)
 80010b0:	f04f 32ff 	mov.w	r2, #4294967295
 80010b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b6:	4b25      	ldr	r3, [pc, #148]	; (800114c <MX_TIM2_Init+0xdc>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010bc:	4b23      	ldr	r3, [pc, #140]	; (800114c <MX_TIM2_Init+0xdc>)
 80010be:	2200      	movs	r2, #0
 80010c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010c2:	4822      	ldr	r0, [pc, #136]	; (800114c <MX_TIM2_Init+0xdc>)
 80010c4:	f001 fbb2 	bl	800282c <HAL_TIM_Base_Init>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80010ce:	f000 f969 	bl	80013a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010d6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010d8:	f107 0318 	add.w	r3, r7, #24
 80010dc:	4619      	mov	r1, r3
 80010de:	481b      	ldr	r0, [pc, #108]	; (800114c <MX_TIM2_Init+0xdc>)
 80010e0:	f001 ff82 	bl	8002fe8 <HAL_TIM_ConfigClockSource>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80010ea:	f000 f95b 	bl	80013a4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80010ee:	4817      	ldr	r0, [pc, #92]	; (800114c <MX_TIM2_Init+0xdc>)
 80010f0:	f001 fc54 	bl	800299c <HAL_TIM_IC_Init>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80010fa:	f000 f953 	bl	80013a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010fe:	2300      	movs	r3, #0
 8001100:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001102:	2300      	movs	r3, #0
 8001104:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001106:	f107 0310 	add.w	r3, r7, #16
 800110a:	4619      	mov	r1, r3
 800110c:	480f      	ldr	r0, [pc, #60]	; (800114c <MX_TIM2_Init+0xdc>)
 800110e:	f002 fb29 	bl	8003764 <HAL_TIMEx_MasterConfigSynchronization>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001118:	f000 f944 	bl	80013a4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800111c:	230a      	movs	r3, #10
 800111e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001120:	2301      	movs	r3, #1
 8001122:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001124:	2300      	movs	r3, #0
 8001126:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800112c:	463b      	mov	r3, r7
 800112e:	2200      	movs	r2, #0
 8001130:	4619      	mov	r1, r3
 8001132:	4806      	ldr	r0, [pc, #24]	; (800114c <MX_TIM2_Init+0xdc>)
 8001134:	f001 febc 	bl	8002eb0 <HAL_TIM_IC_ConfigChannel>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800113e:	f000 f931 	bl	80013a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	3728      	adds	r7, #40	; 0x28
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	200001f0 	.word	0x200001f0

08001150 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001154:	4b11      	ldr	r3, [pc, #68]	; (800119c <MX_USART1_UART_Init+0x4c>)
 8001156:	4a12      	ldr	r2, [pc, #72]	; (80011a0 <MX_USART1_UART_Init+0x50>)
 8001158:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <MX_USART1_UART_Init+0x4c>)
 800115c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001160:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001162:	4b0e      	ldr	r3, [pc, #56]	; (800119c <MX_USART1_UART_Init+0x4c>)
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <MX_USART1_UART_Init+0x4c>)
 800116a:	2200      	movs	r2, #0
 800116c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800116e:	4b0b      	ldr	r3, [pc, #44]	; (800119c <MX_USART1_UART_Init+0x4c>)
 8001170:	2200      	movs	r2, #0
 8001172:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001174:	4b09      	ldr	r3, [pc, #36]	; (800119c <MX_USART1_UART_Init+0x4c>)
 8001176:	220c      	movs	r2, #12
 8001178:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800117a:	4b08      	ldr	r3, [pc, #32]	; (800119c <MX_USART1_UART_Init+0x4c>)
 800117c:	2200      	movs	r2, #0
 800117e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8001180:	4b06      	ldr	r3, [pc, #24]	; (800119c <MX_USART1_UART_Init+0x4c>)
 8001182:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001186:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001188:	4804      	ldr	r0, [pc, #16]	; (800119c <MX_USART1_UART_Init+0x4c>)
 800118a:	f002 fb7b 	bl	8003884 <HAL_UART_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8001194:	f000 f906 	bl	80013a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20000238 	.word	0x20000238
 80011a0:	40011000 	.word	0x40011000

080011a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b088      	sub	sp, #32
 80011a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011aa:	f107 030c 	add.w	r3, r7, #12
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
 80011b2:	605a      	str	r2, [r3, #4]
 80011b4:	609a      	str	r2, [r3, #8]
 80011b6:	60da      	str	r2, [r3, #12]
 80011b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	60bb      	str	r3, [r7, #8]
 80011be:	4b19      	ldr	r3, [pc, #100]	; (8001224 <MX_GPIO_Init+0x80>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	4a18      	ldr	r2, [pc, #96]	; (8001224 <MX_GPIO_Init+0x80>)
 80011c4:	f043 0301 	orr.w	r3, r3, #1
 80011c8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ca:	4b16      	ldr	r3, [pc, #88]	; (8001224 <MX_GPIO_Init+0x80>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	60bb      	str	r3, [r7, #8]
 80011d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	607b      	str	r3, [r7, #4]
 80011da:	4b12      	ldr	r3, [pc, #72]	; (8001224 <MX_GPIO_Init+0x80>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	4a11      	ldr	r2, [pc, #68]	; (8001224 <MX_GPIO_Init+0x80>)
 80011e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011e4:	6313      	str	r3, [r2, #48]	; 0x30
 80011e6:	4b0f      	ldr	r3, [pc, #60]	; (8001224 <MX_GPIO_Init+0x80>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 80011f2:	2200      	movs	r2, #0
 80011f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011f8:	480b      	ldr	r0, [pc, #44]	; (8001228 <MX_GPIO_Init+0x84>)
 80011fa:	f000 fe15 	bl	8001e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001202:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001204:	2301      	movs	r3, #1
 8001206:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2300      	movs	r3, #0
 800120e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	4619      	mov	r1, r3
 8001216:	4804      	ldr	r0, [pc, #16]	; (8001228 <MX_GPIO_Init+0x84>)
 8001218:	f000 fc42 	bl	8001aa0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800121c:	bf00      	nop
 800121e:	3720      	adds	r7, #32
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40023800 	.word	0x40023800
 8001228:	40021800 	.word	0x40021800
 800122c:	00000000 	.word	0x00000000

08001230 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	if(htim == &htim2){
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	4a4f      	ldr	r2, [pc, #316]	; (8001378 <HAL_TIM_IC_CaptureCallback+0x148>)
 800123c:	4293      	cmp	r3, r2
 800123e:	f040 8090 	bne.w	8001362 <HAL_TIM_IC_CaptureCallback+0x132>

		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 8001242:	2101      	movs	r1, #1
 8001244:	484d      	ldr	r0, [pc, #308]	; (800137c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001246:	f000 fdd7 	bl	8001df8 <HAL_GPIO_ReadPin>
 800124a:	4603      	mov	r3, r0
 800124c:	2b01      	cmp	r3, #1
 800124e:	d106      	bne.n	800125e <HAL_TIM_IC_CaptureCallback+0x2e>
			icRisingEdgeValue = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8001250:	2100      	movs	r1, #0
 8001252:	4849      	ldr	r0, [pc, #292]	; (8001378 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001254:	f001 ff90 	bl	8003178 <HAL_TIM_ReadCapturedValue>
 8001258:	4603      	mov	r3, r0
 800125a:	4a49      	ldr	r2, [pc, #292]	; (8001380 <HAL_TIM_IC_CaptureCallback+0x150>)
 800125c:	6013      	str	r3, [r2, #0]
		}

		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_RESET){
 800125e:	2101      	movs	r1, #1
 8001260:	4846      	ldr	r0, [pc, #280]	; (800137c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001262:	f000 fdc9 	bl	8001df8 <HAL_GPIO_ReadPin>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d17a      	bne.n	8001362 <HAL_TIM_IC_CaptureCallback+0x132>

			icFallingEdgeValue = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 800126c:	2100      	movs	r1, #0
 800126e:	4842      	ldr	r0, [pc, #264]	; (8001378 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001270:	f001 ff82 	bl	8003178 <HAL_TIM_ReadCapturedValue>
 8001274:	4603      	mov	r3, r0
 8001276:	4a43      	ldr	r2, [pc, #268]	; (8001384 <HAL_TIM_IC_CaptureCallback+0x154>)
 8001278:	6013      	str	r3, [r2, #0]

			pressing_time = (float) (icFallingEdgeValue - icRisingEdgeValue)/Tim_freq;
 800127a:	4b42      	ldr	r3, [pc, #264]	; (8001384 <HAL_TIM_IC_CaptureCallback+0x154>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	4b40      	ldr	r3, [pc, #256]	; (8001380 <HAL_TIM_IC_CaptureCallback+0x150>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	ee07 3a90 	vmov	s15, r3
 8001288:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800128c:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8001388 <HAL_TIM_IC_CaptureCallback+0x158>
 8001290:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001294:	4b3d      	ldr	r3, [pc, #244]	; (800138c <HAL_TIM_IC_CaptureCallback+0x15c>)
 8001296:	edc3 7a00 	vstr	s15, [r3]

			if (pressing_time < 0){
 800129a:	4b3c      	ldr	r3, [pc, #240]	; (800138c <HAL_TIM_IC_CaptureCallback+0x15c>)
 800129c:	edd3 7a00 	vldr	s15, [r3]
 80012a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a8:	d52d      	bpl.n	8001306 <HAL_TIM_IC_CaptureCallback+0xd6>
				pressing_time = (icFallingEdgeValue + Counter_period - icRisingEdgeValue)/Tim_freq;
 80012aa:	4b36      	ldr	r3, [pc, #216]	; (8001384 <HAL_TIM_IC_CaptureCallback+0x154>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	4b34      	ldr	r3, [pc, #208]	; (8001380 <HAL_TIM_IC_CaptureCallback+0x150>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f935 	bl	8000524 <__aeabi_ui2d>
 80012ba:	a32d      	add	r3, pc, #180	; (adr r3, 8001370 <HAL_TIM_IC_CaptureCallback+0x140>)
 80012bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c0:	f7ff fad4 	bl	800086c <__aeabi_ddiv>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4610      	mov	r0, r2
 80012ca:	4619      	mov	r1, r3
 80012cc:	f7ff fc7c 	bl	8000bc8 <__aeabi_d2f>
 80012d0:	4603      	mov	r3, r0
 80012d2:	4a2e      	ldr	r2, [pc, #184]	; (800138c <HAL_TIM_IC_CaptureCallback+0x15c>)
 80012d4:	6013      	str	r3, [r2, #0]

				if (pressing_time > 3 ){
 80012d6:	4b2d      	ldr	r3, [pc, #180]	; (800138c <HAL_TIM_IC_CaptureCallback+0x15c>)
 80012d8:	edd3 7a00 	vldr	s15, [r3]
 80012dc:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80012e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e8:	dd06      	ble.n	80012f8 <HAL_TIM_IC_CaptureCallback+0xc8>

					HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);
 80012ea:	2201      	movs	r2, #1
 80012ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012f0:	4827      	ldr	r0, [pc, #156]	; (8001390 <HAL_TIM_IC_CaptureCallback+0x160>)
 80012f2:	f000 fd99 	bl	8001e28 <HAL_GPIO_WritePin>
 80012f6:	e01d      	b.n	8001334 <HAL_TIM_IC_CaptureCallback+0x104>
				}
				else {
					HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012fe:	4824      	ldr	r0, [pc, #144]	; (8001390 <HAL_TIM_IC_CaptureCallback+0x160>)
 8001300:	f000 fd92 	bl	8001e28 <HAL_GPIO_WritePin>
 8001304:	e016      	b.n	8001334 <HAL_TIM_IC_CaptureCallback+0x104>
				}
			}
			else {
				if (pressing_time > 3 ){
 8001306:	4b21      	ldr	r3, [pc, #132]	; (800138c <HAL_TIM_IC_CaptureCallback+0x15c>)
 8001308:	edd3 7a00 	vldr	s15, [r3]
 800130c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001310:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	dd06      	ble.n	8001328 <HAL_TIM_IC_CaptureCallback+0xf8>
					HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);
 800131a:	2201      	movs	r2, #1
 800131c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001320:	481b      	ldr	r0, [pc, #108]	; (8001390 <HAL_TIM_IC_CaptureCallback+0x160>)
 8001322:	f000 fd81 	bl	8001e28 <HAL_GPIO_WritePin>
 8001326:	e005      	b.n	8001334 <HAL_TIM_IC_CaptureCallback+0x104>
				}
				else {
					HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);
 8001328:	2200      	movs	r2, #0
 800132a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800132e:	4818      	ldr	r0, [pc, #96]	; (8001390 <HAL_TIM_IC_CaptureCallback+0x160>)
 8001330:	f000 fd7a 	bl	8001e28 <HAL_GPIO_WritePin>

				}
			}
			// Send pressing time via UART to PC
			buffer_len = sprintf(buffer, "Time button is pressed: %.2f\r\n", pressing_time);
 8001334:	4b15      	ldr	r3, [pc, #84]	; (800138c <HAL_TIM_IC_CaptureCallback+0x15c>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff f915 	bl	8000568 <__aeabi_f2d>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4914      	ldr	r1, [pc, #80]	; (8001394 <HAL_TIM_IC_CaptureCallback+0x164>)
 8001344:	4814      	ldr	r0, [pc, #80]	; (8001398 <HAL_TIM_IC_CaptureCallback+0x168>)
 8001346:	f003 fb87 	bl	8004a58 <siprintf>
 800134a:	4603      	mov	r3, r0
 800134c:	461a      	mov	r2, r3
 800134e:	4b13      	ldr	r3, [pc, #76]	; (800139c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001350:	601a      	str	r2, [r3, #0]
		    HAL_UART_Transmit(&huart1, (const uint8_t*) buffer, buffer_len, 100);
 8001352:	4b12      	ldr	r3, [pc, #72]	; (800139c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	b29a      	uxth	r2, r3
 8001358:	2364      	movs	r3, #100	; 0x64
 800135a:	490f      	ldr	r1, [pc, #60]	; (8001398 <HAL_TIM_IC_CaptureCallback+0x168>)
 800135c:	4810      	ldr	r0, [pc, #64]	; (80013a0 <HAL_TIM_IC_CaptureCallback+0x170>)
 800135e:	f002 fade 	bl	800391e <HAL_UART_Transmit>
		}

	}
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	f3af 8000 	nop.w
 8001370:	00000000 	.word	0x00000000
 8001374:	4195752a 	.word	0x4195752a
 8001378:	200001f0 	.word	0x200001f0
 800137c:	40020000 	.word	0x40020000
 8001380:	2000027c 	.word	0x2000027c
 8001384:	20000280 	.word	0x20000280
 8001388:	4caba950 	.word	0x4caba950
 800138c:	20000288 	.word	0x20000288
 8001390:	40021800 	.word	0x40021800
 8001394:	08006d28 	.word	0x08006d28
 8001398:	2000028c 	.word	0x2000028c
 800139c:	20000284 	.word	0x20000284
 80013a0:	20000238 	.word	0x20000238

080013a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a8:	b672      	cpsid	i
}
 80013aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013ac:	e7fe      	b.n	80013ac <Error_Handler+0x8>
	...

080013b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	607b      	str	r3, [r7, #4]
 80013ba:	4b10      	ldr	r3, [pc, #64]	; (80013fc <HAL_MspInit+0x4c>)
 80013bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013be:	4a0f      	ldr	r2, [pc, #60]	; (80013fc <HAL_MspInit+0x4c>)
 80013c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013c4:	6453      	str	r3, [r2, #68]	; 0x44
 80013c6:	4b0d      	ldr	r3, [pc, #52]	; (80013fc <HAL_MspInit+0x4c>)
 80013c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ce:	607b      	str	r3, [r7, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	603b      	str	r3, [r7, #0]
 80013d6:	4b09      	ldr	r3, [pc, #36]	; (80013fc <HAL_MspInit+0x4c>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013da:	4a08      	ldr	r2, [pc, #32]	; (80013fc <HAL_MspInit+0x4c>)
 80013dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e0:	6413      	str	r3, [r2, #64]	; 0x40
 80013e2:	4b06      	ldr	r3, [pc, #24]	; (80013fc <HAL_MspInit+0x4c>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013ee:	2007      	movs	r0, #7
 80013f0:	f000 fb14 	bl	8001a1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013f4:	bf00      	nop
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40023800 	.word	0x40023800

08001400 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08a      	sub	sp, #40	; 0x28
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001408:	f107 0314 	add.w	r3, r7, #20
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001420:	d133      	bne.n	800148a <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	613b      	str	r3, [r7, #16]
 8001426:	4b1b      	ldr	r3, [pc, #108]	; (8001494 <HAL_TIM_Base_MspInit+0x94>)
 8001428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142a:	4a1a      	ldr	r2, [pc, #104]	; (8001494 <HAL_TIM_Base_MspInit+0x94>)
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	6413      	str	r3, [r2, #64]	; 0x40
 8001432:	4b18      	ldr	r3, [pc, #96]	; (8001494 <HAL_TIM_Base_MspInit+0x94>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	613b      	str	r3, [r7, #16]
 800143c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	4b14      	ldr	r3, [pc, #80]	; (8001494 <HAL_TIM_Base_MspInit+0x94>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001446:	4a13      	ldr	r2, [pc, #76]	; (8001494 <HAL_TIM_Base_MspInit+0x94>)
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	6313      	str	r3, [r2, #48]	; 0x30
 800144e:	4b11      	ldr	r3, [pc, #68]	; (8001494 <HAL_TIM_Base_MspInit+0x94>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800145a:	2301      	movs	r3, #1
 800145c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145e:	2302      	movs	r3, #2
 8001460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001466:	2300      	movs	r3, #0
 8001468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800146a:	2301      	movs	r3, #1
 800146c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	4619      	mov	r1, r3
 8001474:	4808      	ldr	r0, [pc, #32]	; (8001498 <HAL_TIM_Base_MspInit+0x98>)
 8001476:	f000 fb13 	bl	8001aa0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800147a:	2200      	movs	r2, #0
 800147c:	2100      	movs	r1, #0
 800147e:	201c      	movs	r0, #28
 8001480:	f000 fad7 	bl	8001a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001484:	201c      	movs	r0, #28
 8001486:	f000 faf0 	bl	8001a6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800148a:	bf00      	nop
 800148c:	3728      	adds	r7, #40	; 0x28
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40023800 	.word	0x40023800
 8001498:	40020000 	.word	0x40020000

0800149c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08a      	sub	sp, #40	; 0x28
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a19      	ldr	r2, [pc, #100]	; (8001520 <HAL_UART_MspInit+0x84>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d12c      	bne.n	8001518 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	4b18      	ldr	r3, [pc, #96]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c6:	4a17      	ldr	r2, [pc, #92]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014c8:	f043 0310 	orr.w	r3, r3, #16
 80014cc:	6453      	str	r3, [r2, #68]	; 0x44
 80014ce:	4b15      	ldr	r3, [pc, #84]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d2:	f003 0310 	and.w	r3, r3, #16
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	4b11      	ldr	r3, [pc, #68]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a10      	ldr	r2, [pc, #64]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <HAL_UART_MspInit+0x88>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0301 	and.w	r3, r3, #1
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80014f6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80014fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fc:	2302      	movs	r3, #2
 80014fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001500:	2300      	movs	r3, #0
 8001502:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001504:	2303      	movs	r3, #3
 8001506:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001508:	2307      	movs	r3, #7
 800150a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150c:	f107 0314 	add.w	r3, r7, #20
 8001510:	4619      	mov	r1, r3
 8001512:	4805      	ldr	r0, [pc, #20]	; (8001528 <HAL_UART_MspInit+0x8c>)
 8001514:	f000 fac4 	bl	8001aa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001518:	bf00      	nop
 800151a:	3728      	adds	r7, #40	; 0x28
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40011000 	.word	0x40011000
 8001524:	40023800 	.word	0x40023800
 8001528:	40020000 	.word	0x40020000

0800152c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001530:	e7fe      	b.n	8001530 <NMI_Handler+0x4>

08001532 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001536:	e7fe      	b.n	8001536 <HardFault_Handler+0x4>

08001538 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800153c:	e7fe      	b.n	800153c <MemManage_Handler+0x4>

0800153e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800153e:	b480      	push	{r7}
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001542:	e7fe      	b.n	8001542 <BusFault_Handler+0x4>

08001544 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001548:	e7fe      	b.n	8001548 <UsageFault_Handler+0x4>

0800154a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800154a:	b480      	push	{r7}
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800154e:	bf00      	nop
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001566:	b480      	push	{r7}
 8001568:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001578:	f000 f960 	bl	800183c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}

08001580 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001584:	4802      	ldr	r0, [pc, #8]	; (8001590 <TIM2_IRQHandler+0x10>)
 8001586:	f001 fb8b 	bl	8002ca0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200001f0 	.word	0x200001f0

08001594 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return 1;
 8001598:	2301      	movs	r3, #1
}
 800159a:	4618      	mov	r0, r3
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <_kill>:

int _kill(int pid, int sig)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015ae:	f003 fb09 	bl	8004bc4 <__errno>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2216      	movs	r2, #22
 80015b6:	601a      	str	r2, [r3, #0]
  return -1;
 80015b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <_exit>:

void _exit (int status)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015cc:	f04f 31ff 	mov.w	r1, #4294967295
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff ffe7 	bl	80015a4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80015d6:	e7fe      	b.n	80015d6 <_exit+0x12>

080015d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
 80015e8:	e00a      	b.n	8001600 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015ea:	f3af 8000 	nop.w
 80015ee:	4601      	mov	r1, r0
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	1c5a      	adds	r2, r3, #1
 80015f4:	60ba      	str	r2, [r7, #8]
 80015f6:	b2ca      	uxtb	r2, r1
 80015f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	3301      	adds	r3, #1
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	697a      	ldr	r2, [r7, #20]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	429a      	cmp	r2, r3
 8001606:	dbf0      	blt.n	80015ea <_read+0x12>
  }

  return len;
 8001608:	687b      	ldr	r3, [r7, #4]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3718      	adds	r7, #24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001612:	b580      	push	{r7, lr}
 8001614:	b086      	sub	sp, #24
 8001616:	af00      	add	r7, sp, #0
 8001618:	60f8      	str	r0, [r7, #12]
 800161a:	60b9      	str	r1, [r7, #8]
 800161c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]
 8001622:	e009      	b.n	8001638 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	1c5a      	adds	r2, r3, #1
 8001628:	60ba      	str	r2, [r7, #8]
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	4618      	mov	r0, r3
 800162e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	3301      	adds	r3, #1
 8001636:	617b      	str	r3, [r7, #20]
 8001638:	697a      	ldr	r2, [r7, #20]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	429a      	cmp	r2, r3
 800163e:	dbf1      	blt.n	8001624 <_write+0x12>
  }
  return len;
 8001640:	687b      	ldr	r3, [r7, #4]
}
 8001642:	4618      	mov	r0, r3
 8001644:	3718      	adds	r7, #24
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <_close>:

int _close(int file)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001652:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001656:	4618      	mov	r0, r3
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr

08001662 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001662:	b480      	push	{r7}
 8001664:	b083      	sub	sp, #12
 8001666:	af00      	add	r7, sp, #0
 8001668:	6078      	str	r0, [r7, #4]
 800166a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001672:	605a      	str	r2, [r3, #4]
  return 0;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr

08001682 <_isatty>:

int _isatty(int file)
{
 8001682:	b480      	push	{r7}
 8001684:	b083      	sub	sp, #12
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800168a:	2301      	movs	r3, #1
}
 800168c:	4618      	mov	r0, r3
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3714      	adds	r7, #20
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
	...

080016b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016bc:	4a14      	ldr	r2, [pc, #80]	; (8001710 <_sbrk+0x5c>)
 80016be:	4b15      	ldr	r3, [pc, #84]	; (8001714 <_sbrk+0x60>)
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016c8:	4b13      	ldr	r3, [pc, #76]	; (8001718 <_sbrk+0x64>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d102      	bne.n	80016d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016d0:	4b11      	ldr	r3, [pc, #68]	; (8001718 <_sbrk+0x64>)
 80016d2:	4a12      	ldr	r2, [pc, #72]	; (800171c <_sbrk+0x68>)
 80016d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016d6:	4b10      	ldr	r3, [pc, #64]	; (8001718 <_sbrk+0x64>)
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4413      	add	r3, r2
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d207      	bcs.n	80016f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016e4:	f003 fa6e 	bl	8004bc4 <__errno>
 80016e8:	4603      	mov	r3, r0
 80016ea:	220c      	movs	r2, #12
 80016ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ee:	f04f 33ff 	mov.w	r3, #4294967295
 80016f2:	e009      	b.n	8001708 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016f4:	4b08      	ldr	r3, [pc, #32]	; (8001718 <_sbrk+0x64>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016fa:	4b07      	ldr	r3, [pc, #28]	; (8001718 <_sbrk+0x64>)
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4413      	add	r3, r2
 8001702:	4a05      	ldr	r2, [pc, #20]	; (8001718 <_sbrk+0x64>)
 8001704:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001706:	68fb      	ldr	r3, [r7, #12]
}
 8001708:	4618      	mov	r0, r3
 800170a:	3718      	adds	r7, #24
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20030000 	.word	0x20030000
 8001714:	00000400 	.word	0x00000400
 8001718:	200002f0 	.word	0x200002f0
 800171c:	20000448 	.word	0x20000448

08001720 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001724:	4b06      	ldr	r3, [pc, #24]	; (8001740 <SystemInit+0x20>)
 8001726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800172a:	4a05      	ldr	r2, [pc, #20]	; (8001740 <SystemInit+0x20>)
 800172c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001730:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	e000ed00 	.word	0xe000ed00

08001744 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001744:	f8df d034 	ldr.w	sp, [pc, #52]	; 800177c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001748:	480d      	ldr	r0, [pc, #52]	; (8001780 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800174a:	490e      	ldr	r1, [pc, #56]	; (8001784 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800174c:	4a0e      	ldr	r2, [pc, #56]	; (8001788 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800174e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001750:	e002      	b.n	8001758 <LoopCopyDataInit>

08001752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001756:	3304      	adds	r3, #4

08001758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800175a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800175c:	d3f9      	bcc.n	8001752 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800175e:	4a0b      	ldr	r2, [pc, #44]	; (800178c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001760:	4c0b      	ldr	r4, [pc, #44]	; (8001790 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001764:	e001      	b.n	800176a <LoopFillZerobss>

08001766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001768:	3204      	adds	r2, #4

0800176a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800176a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800176c:	d3fb      	bcc.n	8001766 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800176e:	f7ff ffd7 	bl	8001720 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001772:	f003 fa2d 	bl	8004bd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001776:	f7ff fbf5 	bl	8000f64 <main>
  bx  lr    
 800177a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800177c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001780:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001784:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001788:	080070e4 	.word	0x080070e4
  ldr r2, =_sbss
 800178c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001790:	20000444 	.word	0x20000444

08001794 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001794:	e7fe      	b.n	8001794 <ADC_IRQHandler>
	...

08001798 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800179c:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <HAL_Init+0x40>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a0d      	ldr	r2, [pc, #52]	; (80017d8 <HAL_Init+0x40>)
 80017a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017a8:	4b0b      	ldr	r3, [pc, #44]	; (80017d8 <HAL_Init+0x40>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a0a      	ldr	r2, [pc, #40]	; (80017d8 <HAL_Init+0x40>)
 80017ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017b4:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <HAL_Init+0x40>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a07      	ldr	r2, [pc, #28]	; (80017d8 <HAL_Init+0x40>)
 80017ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c0:	2003      	movs	r0, #3
 80017c2:	f000 f92b 	bl	8001a1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017c6:	2000      	movs	r0, #0
 80017c8:	f000 f808 	bl	80017dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017cc:	f7ff fdf0 	bl	80013b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40023c00 	.word	0x40023c00

080017dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017e4:	4b12      	ldr	r3, [pc, #72]	; (8001830 <HAL_InitTick+0x54>)
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	4b12      	ldr	r3, [pc, #72]	; (8001834 <HAL_InitTick+0x58>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	4619      	mov	r1, r3
 80017ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80017f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 f943 	bl	8001a86 <HAL_SYSTICK_Config>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e00e      	b.n	8001828 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2b0f      	cmp	r3, #15
 800180e:	d80a      	bhi.n	8001826 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001810:	2200      	movs	r2, #0
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	f04f 30ff 	mov.w	r0, #4294967295
 8001818:	f000 f90b 	bl	8001a32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800181c:	4a06      	ldr	r2, [pc, #24]	; (8001838 <HAL_InitTick+0x5c>)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001822:	2300      	movs	r3, #0
 8001824:	e000      	b.n	8001828 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
}
 8001828:	4618      	mov	r0, r3
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20000000 	.word	0x20000000
 8001834:	20000008 	.word	0x20000008
 8001838:	20000004 	.word	0x20000004

0800183c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001840:	4b06      	ldr	r3, [pc, #24]	; (800185c <HAL_IncTick+0x20>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	461a      	mov	r2, r3
 8001846:	4b06      	ldr	r3, [pc, #24]	; (8001860 <HAL_IncTick+0x24>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4413      	add	r3, r2
 800184c:	4a04      	ldr	r2, [pc, #16]	; (8001860 <HAL_IncTick+0x24>)
 800184e:	6013      	str	r3, [r2, #0]
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	20000008 	.word	0x20000008
 8001860:	200002f4 	.word	0x200002f4

08001864 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  return uwTick;
 8001868:	4b03      	ldr	r3, [pc, #12]	; (8001878 <HAL_GetTick+0x14>)
 800186a:	681b      	ldr	r3, [r3, #0]
}
 800186c:	4618      	mov	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	200002f4 	.word	0x200002f4

0800187c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800188c:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <__NVIC_SetPriorityGrouping+0x44>)
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001892:	68ba      	ldr	r2, [r7, #8]
 8001894:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001898:	4013      	ands	r3, r2
 800189a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ae:	4a04      	ldr	r2, [pc, #16]	; (80018c0 <__NVIC_SetPriorityGrouping+0x44>)
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	60d3      	str	r3, [r2, #12]
}
 80018b4:	bf00      	nop
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr
 80018c0:	e000ed00 	.word	0xe000ed00

080018c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018c8:	4b04      	ldr	r3, [pc, #16]	; (80018dc <__NVIC_GetPriorityGrouping+0x18>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	0a1b      	lsrs	r3, r3, #8
 80018ce:	f003 0307 	and.w	r3, r3, #7
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	e000ed00 	.word	0xe000ed00

080018e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	db0b      	blt.n	800190a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	f003 021f 	and.w	r2, r3, #31
 80018f8:	4907      	ldr	r1, [pc, #28]	; (8001918 <__NVIC_EnableIRQ+0x38>)
 80018fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fe:	095b      	lsrs	r3, r3, #5
 8001900:	2001      	movs	r0, #1
 8001902:	fa00 f202 	lsl.w	r2, r0, r2
 8001906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800190a:	bf00      	nop
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	e000e100 	.word	0xe000e100

0800191c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	6039      	str	r1, [r7, #0]
 8001926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192c:	2b00      	cmp	r3, #0
 800192e:	db0a      	blt.n	8001946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	b2da      	uxtb	r2, r3
 8001934:	490c      	ldr	r1, [pc, #48]	; (8001968 <__NVIC_SetPriority+0x4c>)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	0112      	lsls	r2, r2, #4
 800193c:	b2d2      	uxtb	r2, r2
 800193e:	440b      	add	r3, r1
 8001940:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001944:	e00a      	b.n	800195c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	b2da      	uxtb	r2, r3
 800194a:	4908      	ldr	r1, [pc, #32]	; (800196c <__NVIC_SetPriority+0x50>)
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	f003 030f 	and.w	r3, r3, #15
 8001952:	3b04      	subs	r3, #4
 8001954:	0112      	lsls	r2, r2, #4
 8001956:	b2d2      	uxtb	r2, r2
 8001958:	440b      	add	r3, r1
 800195a:	761a      	strb	r2, [r3, #24]
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	e000e100 	.word	0xe000e100
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001970:	b480      	push	{r7}
 8001972:	b089      	sub	sp, #36	; 0x24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f1c3 0307 	rsb	r3, r3, #7
 800198a:	2b04      	cmp	r3, #4
 800198c:	bf28      	it	cs
 800198e:	2304      	movcs	r3, #4
 8001990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3304      	adds	r3, #4
 8001996:	2b06      	cmp	r3, #6
 8001998:	d902      	bls.n	80019a0 <NVIC_EncodePriority+0x30>
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3b03      	subs	r3, #3
 800199e:	e000      	b.n	80019a2 <NVIC_EncodePriority+0x32>
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a4:	f04f 32ff 	mov.w	r2, #4294967295
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43da      	mvns	r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	401a      	ands	r2, r3
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b8:	f04f 31ff 	mov.w	r1, #4294967295
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	fa01 f303 	lsl.w	r3, r1, r3
 80019c2:	43d9      	mvns	r1, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c8:	4313      	orrs	r3, r2
         );
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3724      	adds	r7, #36	; 0x24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
	...

080019d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	3b01      	subs	r3, #1
 80019e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019e8:	d301      	bcc.n	80019ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019ea:	2301      	movs	r3, #1
 80019ec:	e00f      	b.n	8001a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ee:	4a0a      	ldr	r2, [pc, #40]	; (8001a18 <SysTick_Config+0x40>)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019f6:	210f      	movs	r1, #15
 80019f8:	f04f 30ff 	mov.w	r0, #4294967295
 80019fc:	f7ff ff8e 	bl	800191c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a00:	4b05      	ldr	r3, [pc, #20]	; (8001a18 <SysTick_Config+0x40>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a06:	4b04      	ldr	r3, [pc, #16]	; (8001a18 <SysTick_Config+0x40>)
 8001a08:	2207      	movs	r2, #7
 8001a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	e000e010 	.word	0xe000e010

08001a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f7ff ff29 	bl	800187c <__NVIC_SetPriorityGrouping>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b086      	sub	sp, #24
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	4603      	mov	r3, r0
 8001a3a:	60b9      	str	r1, [r7, #8]
 8001a3c:	607a      	str	r2, [r7, #4]
 8001a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a44:	f7ff ff3e 	bl	80018c4 <__NVIC_GetPriorityGrouping>
 8001a48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	6978      	ldr	r0, [r7, #20]
 8001a50:	f7ff ff8e 	bl	8001970 <NVIC_EncodePriority>
 8001a54:	4602      	mov	r2, r0
 8001a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a5a:	4611      	mov	r1, r2
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff ff5d 	bl	800191c <__NVIC_SetPriority>
}
 8001a62:	bf00      	nop
 8001a64:	3718      	adds	r7, #24
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b082      	sub	sp, #8
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	4603      	mov	r3, r0
 8001a72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff31 	bl	80018e0 <__NVIC_EnableIRQ>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff ffa2 	bl	80019d8 <SysTick_Config>
 8001a94:	4603      	mov	r3, r0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
	...

08001aa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b089      	sub	sp, #36	; 0x24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
 8001aba:	e177      	b.n	8001dac <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001abc:	2201      	movs	r2, #1
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	4013      	ands	r3, r2
 8001ace:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	f040 8166 	bne.w	8001da6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f003 0303 	and.w	r3, r3, #3
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d005      	beq.n	8001af2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d130      	bne.n	8001b54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	2203      	movs	r2, #3
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	43db      	mvns	r3, r3
 8001b04:	69ba      	ldr	r2, [r7, #24]
 8001b06:	4013      	ands	r3, r2
 8001b08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	68da      	ldr	r2, [r3, #12]
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	69ba      	ldr	r2, [r7, #24]
 8001b20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b28:	2201      	movs	r2, #1
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	4013      	ands	r3, r2
 8001b36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	091b      	lsrs	r3, r3, #4
 8001b3e:	f003 0201 	and.w	r2, r3, #1
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	69ba      	ldr	r2, [r7, #24]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f003 0303 	and.w	r3, r3, #3
 8001b5c:	2b03      	cmp	r3, #3
 8001b5e:	d017      	beq.n	8001b90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	2203      	movs	r2, #3
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	4013      	ands	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	689a      	ldr	r2, [r3, #8]
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	005b      	lsls	r3, r3, #1
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f003 0303 	and.w	r3, r3, #3
 8001b98:	2b02      	cmp	r3, #2
 8001b9a:	d123      	bne.n	8001be4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	08da      	lsrs	r2, r3, #3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	3208      	adds	r2, #8
 8001ba4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	220f      	movs	r2, #15
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	69ba      	ldr	r2, [r7, #24]
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	691a      	ldr	r2, [r3, #16]
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	f003 0307 	and.w	r3, r3, #7
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	08da      	lsrs	r2, r3, #3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	3208      	adds	r2, #8
 8001bde:	69b9      	ldr	r1, [r7, #24]
 8001be0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	2203      	movs	r2, #3
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	69ba      	ldr	r2, [r7, #24]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 0203 	and.w	r2, r3, #3
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	69ba      	ldr	r2, [r7, #24]
 8001c16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	f000 80c0 	beq.w	8001da6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	4b66      	ldr	r3, [pc, #408]	; (8001dc4 <HAL_GPIO_Init+0x324>)
 8001c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c2e:	4a65      	ldr	r2, [pc, #404]	; (8001dc4 <HAL_GPIO_Init+0x324>)
 8001c30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c34:	6453      	str	r3, [r2, #68]	; 0x44
 8001c36:	4b63      	ldr	r3, [pc, #396]	; (8001dc4 <HAL_GPIO_Init+0x324>)
 8001c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c42:	4a61      	ldr	r2, [pc, #388]	; (8001dc8 <HAL_GPIO_Init+0x328>)
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	089b      	lsrs	r3, r3, #2
 8001c48:	3302      	adds	r3, #2
 8001c4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f003 0303 	and.w	r3, r3, #3
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	220f      	movs	r2, #15
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	43db      	mvns	r3, r3
 8001c60:	69ba      	ldr	r2, [r7, #24]
 8001c62:	4013      	ands	r3, r2
 8001c64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a58      	ldr	r2, [pc, #352]	; (8001dcc <HAL_GPIO_Init+0x32c>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d037      	beq.n	8001cde <HAL_GPIO_Init+0x23e>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a57      	ldr	r2, [pc, #348]	; (8001dd0 <HAL_GPIO_Init+0x330>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d031      	beq.n	8001cda <HAL_GPIO_Init+0x23a>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a56      	ldr	r2, [pc, #344]	; (8001dd4 <HAL_GPIO_Init+0x334>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d02b      	beq.n	8001cd6 <HAL_GPIO_Init+0x236>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a55      	ldr	r2, [pc, #340]	; (8001dd8 <HAL_GPIO_Init+0x338>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d025      	beq.n	8001cd2 <HAL_GPIO_Init+0x232>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a54      	ldr	r2, [pc, #336]	; (8001ddc <HAL_GPIO_Init+0x33c>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d01f      	beq.n	8001cce <HAL_GPIO_Init+0x22e>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a53      	ldr	r2, [pc, #332]	; (8001de0 <HAL_GPIO_Init+0x340>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d019      	beq.n	8001cca <HAL_GPIO_Init+0x22a>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a52      	ldr	r2, [pc, #328]	; (8001de4 <HAL_GPIO_Init+0x344>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d013      	beq.n	8001cc6 <HAL_GPIO_Init+0x226>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a51      	ldr	r2, [pc, #324]	; (8001de8 <HAL_GPIO_Init+0x348>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d00d      	beq.n	8001cc2 <HAL_GPIO_Init+0x222>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a50      	ldr	r2, [pc, #320]	; (8001dec <HAL_GPIO_Init+0x34c>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d007      	beq.n	8001cbe <HAL_GPIO_Init+0x21e>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a4f      	ldr	r2, [pc, #316]	; (8001df0 <HAL_GPIO_Init+0x350>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d101      	bne.n	8001cba <HAL_GPIO_Init+0x21a>
 8001cb6:	2309      	movs	r3, #9
 8001cb8:	e012      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cba:	230a      	movs	r3, #10
 8001cbc:	e010      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cbe:	2308      	movs	r3, #8
 8001cc0:	e00e      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cc2:	2307      	movs	r3, #7
 8001cc4:	e00c      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cc6:	2306      	movs	r3, #6
 8001cc8:	e00a      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cca:	2305      	movs	r3, #5
 8001ccc:	e008      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cce:	2304      	movs	r3, #4
 8001cd0:	e006      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cd2:	2303      	movs	r3, #3
 8001cd4:	e004      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	e002      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e000      	b.n	8001ce0 <HAL_GPIO_Init+0x240>
 8001cde:	2300      	movs	r3, #0
 8001ce0:	69fa      	ldr	r2, [r7, #28]
 8001ce2:	f002 0203 	and.w	r2, r2, #3
 8001ce6:	0092      	lsls	r2, r2, #2
 8001ce8:	4093      	lsls	r3, r2
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cf0:	4935      	ldr	r1, [pc, #212]	; (8001dc8 <HAL_GPIO_Init+0x328>)
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	089b      	lsrs	r3, r3, #2
 8001cf6:	3302      	adds	r3, #2
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cfe:	4b3d      	ldr	r3, [pc, #244]	; (8001df4 <HAL_GPIO_Init+0x354>)
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	43db      	mvns	r3, r3
 8001d08:	69ba      	ldr	r2, [r7, #24]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d1a:	69ba      	ldr	r2, [r7, #24]
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d22:	4a34      	ldr	r2, [pc, #208]	; (8001df4 <HAL_GPIO_Init+0x354>)
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d28:	4b32      	ldr	r3, [pc, #200]	; (8001df4 <HAL_GPIO_Init+0x354>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	43db      	mvns	r3, r3
 8001d32:	69ba      	ldr	r2, [r7, #24]
 8001d34:	4013      	ands	r3, r2
 8001d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d003      	beq.n	8001d4c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d4c:	4a29      	ldr	r2, [pc, #164]	; (8001df4 <HAL_GPIO_Init+0x354>)
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d52:	4b28      	ldr	r3, [pc, #160]	; (8001df4 <HAL_GPIO_Init+0x354>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	43db      	mvns	r3, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4013      	ands	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d76:	4a1f      	ldr	r2, [pc, #124]	; (8001df4 <HAL_GPIO_Init+0x354>)
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d7c:	4b1d      	ldr	r3, [pc, #116]	; (8001df4 <HAL_GPIO_Init+0x354>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	43db      	mvns	r3, r3
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d003      	beq.n	8001da0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001d98:	69ba      	ldr	r2, [r7, #24]
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001da0:	4a14      	ldr	r2, [pc, #80]	; (8001df4 <HAL_GPIO_Init+0x354>)
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	3301      	adds	r3, #1
 8001daa:	61fb      	str	r3, [r7, #28]
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	2b0f      	cmp	r3, #15
 8001db0:	f67f ae84 	bls.w	8001abc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001db4:	bf00      	nop
 8001db6:	bf00      	nop
 8001db8:	3724      	adds	r7, #36	; 0x24
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40013800 	.word	0x40013800
 8001dcc:	40020000 	.word	0x40020000
 8001dd0:	40020400 	.word	0x40020400
 8001dd4:	40020800 	.word	0x40020800
 8001dd8:	40020c00 	.word	0x40020c00
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	40021400 	.word	0x40021400
 8001de4:	40021800 	.word	0x40021800
 8001de8:	40021c00 	.word	0x40021c00
 8001dec:	40022000 	.word	0x40022000
 8001df0:	40022400 	.word	0x40022400
 8001df4:	40013c00 	.word	0x40013c00

08001df8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	691a      	ldr	r2, [r3, #16]
 8001e08:	887b      	ldrh	r3, [r7, #2]
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d002      	beq.n	8001e16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e10:	2301      	movs	r3, #1
 8001e12:	73fb      	strb	r3, [r7, #15]
 8001e14:	e001      	b.n	8001e1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e16:	2300      	movs	r3, #0
 8001e18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3714      	adds	r7, #20
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	460b      	mov	r3, r1
 8001e32:	807b      	strh	r3, [r7, #2]
 8001e34:	4613      	mov	r3, r2
 8001e36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e38:	787b      	ldrb	r3, [r7, #1]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e3e:	887a      	ldrh	r2, [r7, #2]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e44:	e003      	b.n	8001e4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e46:	887b      	ldrh	r3, [r7, #2]
 8001e48:	041a      	lsls	r2, r3, #16
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	619a      	str	r2, [r3, #24]
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001e62:	2300      	movs	r3, #0
 8001e64:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	603b      	str	r3, [r7, #0]
 8001e6a:	4b20      	ldr	r3, [pc, #128]	; (8001eec <HAL_PWREx_EnableOverDrive+0x90>)
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	4a1f      	ldr	r2, [pc, #124]	; (8001eec <HAL_PWREx_EnableOverDrive+0x90>)
 8001e70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e74:	6413      	str	r3, [r2, #64]	; 0x40
 8001e76:	4b1d      	ldr	r3, [pc, #116]	; (8001eec <HAL_PWREx_EnableOverDrive+0x90>)
 8001e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e7e:	603b      	str	r3, [r7, #0]
 8001e80:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001e82:	4b1b      	ldr	r3, [pc, #108]	; (8001ef0 <HAL_PWREx_EnableOverDrive+0x94>)
 8001e84:	2201      	movs	r2, #1
 8001e86:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e88:	f7ff fcec 	bl	8001864 <HAL_GetTick>
 8001e8c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001e8e:	e009      	b.n	8001ea4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001e90:	f7ff fce8 	bl	8001864 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e9e:	d901      	bls.n	8001ea4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e01f      	b.n	8001ee4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ea4:	4b13      	ldr	r3, [pc, #76]	; (8001ef4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eb0:	d1ee      	bne.n	8001e90 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001eb2:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001eb8:	f7ff fcd4 	bl	8001864 <HAL_GetTick>
 8001ebc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ebe:	e009      	b.n	8001ed4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001ec0:	f7ff fcd0 	bl	8001864 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ece:	d901      	bls.n	8001ed4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e007      	b.n	8001ee4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001ed4:	4b07      	ldr	r3, [pc, #28]	; (8001ef4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001edc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ee0:	d1ee      	bne.n	8001ec0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	420e0040 	.word	0x420e0040
 8001ef4:	40007000 	.word	0x40007000
 8001ef8:	420e0044 	.word	0x420e0044

08001efc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d101      	bne.n	8001f0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e267      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d075      	beq.n	8002006 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f1a:	4b88      	ldr	r3, [pc, #544]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f003 030c 	and.w	r3, r3, #12
 8001f22:	2b04      	cmp	r3, #4
 8001f24:	d00c      	beq.n	8001f40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f26:	4b85      	ldr	r3, [pc, #532]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f2e:	2b08      	cmp	r3, #8
 8001f30:	d112      	bne.n	8001f58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f32:	4b82      	ldr	r3, [pc, #520]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f3e:	d10b      	bne.n	8001f58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f40:	4b7e      	ldr	r3, [pc, #504]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d05b      	beq.n	8002004 <HAL_RCC_OscConfig+0x108>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d157      	bne.n	8002004 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e242      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f60:	d106      	bne.n	8001f70 <HAL_RCC_OscConfig+0x74>
 8001f62:	4b76      	ldr	r3, [pc, #472]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a75      	ldr	r2, [pc, #468]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	e01d      	b.n	8001fac <HAL_RCC_OscConfig+0xb0>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f78:	d10c      	bne.n	8001f94 <HAL_RCC_OscConfig+0x98>
 8001f7a:	4b70      	ldr	r3, [pc, #448]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a6f      	ldr	r2, [pc, #444]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f84:	6013      	str	r3, [r2, #0]
 8001f86:	4b6d      	ldr	r3, [pc, #436]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a6c      	ldr	r2, [pc, #432]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	e00b      	b.n	8001fac <HAL_RCC_OscConfig+0xb0>
 8001f94:	4b69      	ldr	r3, [pc, #420]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a68      	ldr	r2, [pc, #416]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001f9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f9e:	6013      	str	r3, [r2, #0]
 8001fa0:	4b66      	ldr	r3, [pc, #408]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a65      	ldr	r2, [pc, #404]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001fa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001faa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d013      	beq.n	8001fdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb4:	f7ff fc56 	bl	8001864 <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fbc:	f7ff fc52 	bl	8001864 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b64      	cmp	r3, #100	; 0x64
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e207      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fce:	4b5b      	ldr	r3, [pc, #364]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d0f0      	beq.n	8001fbc <HAL_RCC_OscConfig+0xc0>
 8001fda:	e014      	b.n	8002006 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fdc:	f7ff fc42 	bl	8001864 <HAL_GetTick>
 8001fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fe2:	e008      	b.n	8001ff6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fe4:	f7ff fc3e 	bl	8001864 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b64      	cmp	r3, #100	; 0x64
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e1f3      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ff6:	4b51      	ldr	r3, [pc, #324]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d1f0      	bne.n	8001fe4 <HAL_RCC_OscConfig+0xe8>
 8002002:	e000      	b.n	8002006 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d063      	beq.n	80020da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002012:	4b4a      	ldr	r3, [pc, #296]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f003 030c 	and.w	r3, r3, #12
 800201a:	2b00      	cmp	r3, #0
 800201c:	d00b      	beq.n	8002036 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800201e:	4b47      	ldr	r3, [pc, #284]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002026:	2b08      	cmp	r3, #8
 8002028:	d11c      	bne.n	8002064 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800202a:	4b44      	ldr	r3, [pc, #272]	; (800213c <HAL_RCC_OscConfig+0x240>)
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d116      	bne.n	8002064 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002036:	4b41      	ldr	r3, [pc, #260]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d005      	beq.n	800204e <HAL_RCC_OscConfig+0x152>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d001      	beq.n	800204e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e1c7      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800204e:	4b3b      	ldr	r3, [pc, #236]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	691b      	ldr	r3, [r3, #16]
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	4937      	ldr	r1, [pc, #220]	; (800213c <HAL_RCC_OscConfig+0x240>)
 800205e:	4313      	orrs	r3, r2
 8002060:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002062:	e03a      	b.n	80020da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d020      	beq.n	80020ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800206c:	4b34      	ldr	r3, [pc, #208]	; (8002140 <HAL_RCC_OscConfig+0x244>)
 800206e:	2201      	movs	r2, #1
 8002070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002072:	f7ff fbf7 	bl	8001864 <HAL_GetTick>
 8002076:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002078:	e008      	b.n	800208c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800207a:	f7ff fbf3 	bl	8001864 <HAL_GetTick>
 800207e:	4602      	mov	r2, r0
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	2b02      	cmp	r3, #2
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e1a8      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800208c:	4b2b      	ldr	r3, [pc, #172]	; (800213c <HAL_RCC_OscConfig+0x240>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d0f0      	beq.n	800207a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002098:	4b28      	ldr	r3, [pc, #160]	; (800213c <HAL_RCC_OscConfig+0x240>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	691b      	ldr	r3, [r3, #16]
 80020a4:	00db      	lsls	r3, r3, #3
 80020a6:	4925      	ldr	r1, [pc, #148]	; (800213c <HAL_RCC_OscConfig+0x240>)
 80020a8:	4313      	orrs	r3, r2
 80020aa:	600b      	str	r3, [r1, #0]
 80020ac:	e015      	b.n	80020da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020ae:	4b24      	ldr	r3, [pc, #144]	; (8002140 <HAL_RCC_OscConfig+0x244>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020b4:	f7ff fbd6 	bl	8001864 <HAL_GetTick>
 80020b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ba:	e008      	b.n	80020ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020bc:	f7ff fbd2 	bl	8001864 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e187      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ce:	4b1b      	ldr	r3, [pc, #108]	; (800213c <HAL_RCC_OscConfig+0x240>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1f0      	bne.n	80020bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0308 	and.w	r3, r3, #8
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d036      	beq.n	8002154 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	695b      	ldr	r3, [r3, #20]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d016      	beq.n	800211c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ee:	4b15      	ldr	r3, [pc, #84]	; (8002144 <HAL_RCC_OscConfig+0x248>)
 80020f0:	2201      	movs	r2, #1
 80020f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f4:	f7ff fbb6 	bl	8001864 <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020fc:	f7ff fbb2 	bl	8001864 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e167      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800210e:	4b0b      	ldr	r3, [pc, #44]	; (800213c <HAL_RCC_OscConfig+0x240>)
 8002110:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	2b00      	cmp	r3, #0
 8002118:	d0f0      	beq.n	80020fc <HAL_RCC_OscConfig+0x200>
 800211a:	e01b      	b.n	8002154 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800211c:	4b09      	ldr	r3, [pc, #36]	; (8002144 <HAL_RCC_OscConfig+0x248>)
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002122:	f7ff fb9f 	bl	8001864 <HAL_GetTick>
 8002126:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002128:	e00e      	b.n	8002148 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800212a:	f7ff fb9b 	bl	8001864 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d907      	bls.n	8002148 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e150      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
 800213c:	40023800 	.word	0x40023800
 8002140:	42470000 	.word	0x42470000
 8002144:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002148:	4b88      	ldr	r3, [pc, #544]	; (800236c <HAL_RCC_OscConfig+0x470>)
 800214a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800214c:	f003 0302 	and.w	r3, r3, #2
 8002150:	2b00      	cmp	r3, #0
 8002152:	d1ea      	bne.n	800212a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0304 	and.w	r3, r3, #4
 800215c:	2b00      	cmp	r3, #0
 800215e:	f000 8097 	beq.w	8002290 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002162:	2300      	movs	r3, #0
 8002164:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002166:	4b81      	ldr	r3, [pc, #516]	; (800236c <HAL_RCC_OscConfig+0x470>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d10f      	bne.n	8002192 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	60bb      	str	r3, [r7, #8]
 8002176:	4b7d      	ldr	r3, [pc, #500]	; (800236c <HAL_RCC_OscConfig+0x470>)
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	4a7c      	ldr	r2, [pc, #496]	; (800236c <HAL_RCC_OscConfig+0x470>)
 800217c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002180:	6413      	str	r3, [r2, #64]	; 0x40
 8002182:	4b7a      	ldr	r3, [pc, #488]	; (800236c <HAL_RCC_OscConfig+0x470>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800218e:	2301      	movs	r3, #1
 8002190:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002192:	4b77      	ldr	r3, [pc, #476]	; (8002370 <HAL_RCC_OscConfig+0x474>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800219a:	2b00      	cmp	r3, #0
 800219c:	d118      	bne.n	80021d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800219e:	4b74      	ldr	r3, [pc, #464]	; (8002370 <HAL_RCC_OscConfig+0x474>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a73      	ldr	r2, [pc, #460]	; (8002370 <HAL_RCC_OscConfig+0x474>)
 80021a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021aa:	f7ff fb5b 	bl	8001864 <HAL_GetTick>
 80021ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b0:	e008      	b.n	80021c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b2:	f7ff fb57 	bl	8001864 <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e10c      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c4:	4b6a      	ldr	r3, [pc, #424]	; (8002370 <HAL_RCC_OscConfig+0x474>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0f0      	beq.n	80021b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d106      	bne.n	80021e6 <HAL_RCC_OscConfig+0x2ea>
 80021d8:	4b64      	ldr	r3, [pc, #400]	; (800236c <HAL_RCC_OscConfig+0x470>)
 80021da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021dc:	4a63      	ldr	r2, [pc, #396]	; (800236c <HAL_RCC_OscConfig+0x470>)
 80021de:	f043 0301 	orr.w	r3, r3, #1
 80021e2:	6713      	str	r3, [r2, #112]	; 0x70
 80021e4:	e01c      	b.n	8002220 <HAL_RCC_OscConfig+0x324>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	2b05      	cmp	r3, #5
 80021ec:	d10c      	bne.n	8002208 <HAL_RCC_OscConfig+0x30c>
 80021ee:	4b5f      	ldr	r3, [pc, #380]	; (800236c <HAL_RCC_OscConfig+0x470>)
 80021f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021f2:	4a5e      	ldr	r2, [pc, #376]	; (800236c <HAL_RCC_OscConfig+0x470>)
 80021f4:	f043 0304 	orr.w	r3, r3, #4
 80021f8:	6713      	str	r3, [r2, #112]	; 0x70
 80021fa:	4b5c      	ldr	r3, [pc, #368]	; (800236c <HAL_RCC_OscConfig+0x470>)
 80021fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021fe:	4a5b      	ldr	r2, [pc, #364]	; (800236c <HAL_RCC_OscConfig+0x470>)
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	6713      	str	r3, [r2, #112]	; 0x70
 8002206:	e00b      	b.n	8002220 <HAL_RCC_OscConfig+0x324>
 8002208:	4b58      	ldr	r3, [pc, #352]	; (800236c <HAL_RCC_OscConfig+0x470>)
 800220a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800220c:	4a57      	ldr	r2, [pc, #348]	; (800236c <HAL_RCC_OscConfig+0x470>)
 800220e:	f023 0301 	bic.w	r3, r3, #1
 8002212:	6713      	str	r3, [r2, #112]	; 0x70
 8002214:	4b55      	ldr	r3, [pc, #340]	; (800236c <HAL_RCC_OscConfig+0x470>)
 8002216:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002218:	4a54      	ldr	r2, [pc, #336]	; (800236c <HAL_RCC_OscConfig+0x470>)
 800221a:	f023 0304 	bic.w	r3, r3, #4
 800221e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d015      	beq.n	8002254 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002228:	f7ff fb1c 	bl	8001864 <HAL_GetTick>
 800222c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800222e:	e00a      	b.n	8002246 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002230:	f7ff fb18 	bl	8001864 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	f241 3288 	movw	r2, #5000	; 0x1388
 800223e:	4293      	cmp	r3, r2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e0cb      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002246:	4b49      	ldr	r3, [pc, #292]	; (800236c <HAL_RCC_OscConfig+0x470>)
 8002248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800224a:	f003 0302 	and.w	r3, r3, #2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d0ee      	beq.n	8002230 <HAL_RCC_OscConfig+0x334>
 8002252:	e014      	b.n	800227e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002254:	f7ff fb06 	bl	8001864 <HAL_GetTick>
 8002258:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800225a:	e00a      	b.n	8002272 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800225c:	f7ff fb02 	bl	8001864 <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	f241 3288 	movw	r2, #5000	; 0x1388
 800226a:	4293      	cmp	r3, r2
 800226c:	d901      	bls.n	8002272 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e0b5      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002272:	4b3e      	ldr	r3, [pc, #248]	; (800236c <HAL_RCC_OscConfig+0x470>)
 8002274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1ee      	bne.n	800225c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800227e:	7dfb      	ldrb	r3, [r7, #23]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d105      	bne.n	8002290 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002284:	4b39      	ldr	r3, [pc, #228]	; (800236c <HAL_RCC_OscConfig+0x470>)
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	4a38      	ldr	r2, [pc, #224]	; (800236c <HAL_RCC_OscConfig+0x470>)
 800228a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800228e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	2b00      	cmp	r3, #0
 8002296:	f000 80a1 	beq.w	80023dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800229a:	4b34      	ldr	r3, [pc, #208]	; (800236c <HAL_RCC_OscConfig+0x470>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f003 030c 	and.w	r3, r3, #12
 80022a2:	2b08      	cmp	r3, #8
 80022a4:	d05c      	beq.n	8002360 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	699b      	ldr	r3, [r3, #24]
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d141      	bne.n	8002332 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ae:	4b31      	ldr	r3, [pc, #196]	; (8002374 <HAL_RCC_OscConfig+0x478>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b4:	f7ff fad6 	bl	8001864 <HAL_GetTick>
 80022b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ba:	e008      	b.n	80022ce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022bc:	f7ff fad2 	bl	8001864 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e087      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ce:	4b27      	ldr	r3, [pc, #156]	; (800236c <HAL_RCC_OscConfig+0x470>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d1f0      	bne.n	80022bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	69da      	ldr	r2, [r3, #28]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a1b      	ldr	r3, [r3, #32]
 80022e2:	431a      	orrs	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e8:	019b      	lsls	r3, r3, #6
 80022ea:	431a      	orrs	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f0:	085b      	lsrs	r3, r3, #1
 80022f2:	3b01      	subs	r3, #1
 80022f4:	041b      	lsls	r3, r3, #16
 80022f6:	431a      	orrs	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fc:	061b      	lsls	r3, r3, #24
 80022fe:	491b      	ldr	r1, [pc, #108]	; (800236c <HAL_RCC_OscConfig+0x470>)
 8002300:	4313      	orrs	r3, r2
 8002302:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002304:	4b1b      	ldr	r3, [pc, #108]	; (8002374 <HAL_RCC_OscConfig+0x478>)
 8002306:	2201      	movs	r2, #1
 8002308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230a:	f7ff faab 	bl	8001864 <HAL_GetTick>
 800230e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002312:	f7ff faa7 	bl	8001864 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e05c      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002324:	4b11      	ldr	r3, [pc, #68]	; (800236c <HAL_RCC_OscConfig+0x470>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d0f0      	beq.n	8002312 <HAL_RCC_OscConfig+0x416>
 8002330:	e054      	b.n	80023dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002332:	4b10      	ldr	r3, [pc, #64]	; (8002374 <HAL_RCC_OscConfig+0x478>)
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002338:	f7ff fa94 	bl	8001864 <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002340:	f7ff fa90 	bl	8001864 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b02      	cmp	r3, #2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e045      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002352:	4b06      	ldr	r3, [pc, #24]	; (800236c <HAL_RCC_OscConfig+0x470>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1f0      	bne.n	8002340 <HAL_RCC_OscConfig+0x444>
 800235e:	e03d      	b.n	80023dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d107      	bne.n	8002378 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e038      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
 800236c:	40023800 	.word	0x40023800
 8002370:	40007000 	.word	0x40007000
 8002374:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002378:	4b1b      	ldr	r3, [pc, #108]	; (80023e8 <HAL_RCC_OscConfig+0x4ec>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	2b01      	cmp	r3, #1
 8002384:	d028      	beq.n	80023d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002390:	429a      	cmp	r2, r3
 8002392:	d121      	bne.n	80023d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800239e:	429a      	cmp	r2, r3
 80023a0:	d11a      	bne.n	80023d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023a2:	68fa      	ldr	r2, [r7, #12]
 80023a4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80023a8:	4013      	ands	r3, r2
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80023ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d111      	bne.n	80023d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023be:	085b      	lsrs	r3, r3, #1
 80023c0:	3b01      	subs	r3, #1
 80023c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d107      	bne.n	80023d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d001      	beq.n	80023dc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e000      	b.n	80023de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3718      	adds	r7, #24
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40023800 	.word	0x40023800

080023ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d101      	bne.n	8002400 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0cc      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002400:	4b68      	ldr	r3, [pc, #416]	; (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	429a      	cmp	r2, r3
 800240c:	d90c      	bls.n	8002428 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800240e:	4b65      	ldr	r3, [pc, #404]	; (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002410:	683a      	ldr	r2, [r7, #0]
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002416:	4b63      	ldr	r3, [pc, #396]	; (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	683a      	ldr	r2, [r7, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d001      	beq.n	8002428 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e0b8      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d020      	beq.n	8002476 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b00      	cmp	r3, #0
 800243e:	d005      	beq.n	800244c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002440:	4b59      	ldr	r3, [pc, #356]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	4a58      	ldr	r2, [pc, #352]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002446:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800244a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0308 	and.w	r3, r3, #8
 8002454:	2b00      	cmp	r3, #0
 8002456:	d005      	beq.n	8002464 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002458:	4b53      	ldr	r3, [pc, #332]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	4a52      	ldr	r2, [pc, #328]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800245e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002462:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002464:	4b50      	ldr	r3, [pc, #320]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	494d      	ldr	r1, [pc, #308]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002472:	4313      	orrs	r3, r2
 8002474:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	d044      	beq.n	800250c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d107      	bne.n	800249a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800248a:	4b47      	ldr	r3, [pc, #284]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d119      	bne.n	80024ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e07f      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d003      	beq.n	80024aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024a6:	2b03      	cmp	r3, #3
 80024a8:	d107      	bne.n	80024ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024aa:	4b3f      	ldr	r3, [pc, #252]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d109      	bne.n	80024ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e06f      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ba:	4b3b      	ldr	r3, [pc, #236]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e067      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024ca:	4b37      	ldr	r3, [pc, #220]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f023 0203 	bic.w	r2, r3, #3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	4934      	ldr	r1, [pc, #208]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024dc:	f7ff f9c2 	bl	8001864 <HAL_GetTick>
 80024e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024e2:	e00a      	b.n	80024fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024e4:	f7ff f9be 	bl	8001864 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e04f      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024fa:	4b2b      	ldr	r3, [pc, #172]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f003 020c 	and.w	r2, r3, #12
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	429a      	cmp	r2, r3
 800250a:	d1eb      	bne.n	80024e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800250c:	4b25      	ldr	r3, [pc, #148]	; (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 030f 	and.w	r3, r3, #15
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	429a      	cmp	r2, r3
 8002518:	d20c      	bcs.n	8002534 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800251a:	4b22      	ldr	r3, [pc, #136]	; (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	b2d2      	uxtb	r2, r2
 8002520:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002522:	4b20      	ldr	r3, [pc, #128]	; (80025a4 <HAL_RCC_ClockConfig+0x1b8>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d001      	beq.n	8002534 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e032      	b.n	800259a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0304 	and.w	r3, r3, #4
 800253c:	2b00      	cmp	r3, #0
 800253e:	d008      	beq.n	8002552 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002540:	4b19      	ldr	r3, [pc, #100]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	4916      	ldr	r1, [pc, #88]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800254e:	4313      	orrs	r3, r2
 8002550:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0308 	and.w	r3, r3, #8
 800255a:	2b00      	cmp	r3, #0
 800255c:	d009      	beq.n	8002572 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800255e:	4b12      	ldr	r3, [pc, #72]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	490e      	ldr	r1, [pc, #56]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800256e:	4313      	orrs	r3, r2
 8002570:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002572:	f000 f821 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 8002576:	4602      	mov	r2, r0
 8002578:	4b0b      	ldr	r3, [pc, #44]	; (80025a8 <HAL_RCC_ClockConfig+0x1bc>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	091b      	lsrs	r3, r3, #4
 800257e:	f003 030f 	and.w	r3, r3, #15
 8002582:	490a      	ldr	r1, [pc, #40]	; (80025ac <HAL_RCC_ClockConfig+0x1c0>)
 8002584:	5ccb      	ldrb	r3, [r1, r3]
 8002586:	fa22 f303 	lsr.w	r3, r2, r3
 800258a:	4a09      	ldr	r2, [pc, #36]	; (80025b0 <HAL_RCC_ClockConfig+0x1c4>)
 800258c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800258e:	4b09      	ldr	r3, [pc, #36]	; (80025b4 <HAL_RCC_ClockConfig+0x1c8>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff f922 	bl	80017dc <HAL_InitTick>

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40023c00 	.word	0x40023c00
 80025a8:	40023800 	.word	0x40023800
 80025ac:	08006d48 	.word	0x08006d48
 80025b0:	20000000 	.word	0x20000000
 80025b4:	20000004 	.word	0x20000004

080025b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025bc:	b094      	sub	sp, #80	; 0x50
 80025be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80025c0:	2300      	movs	r3, #0
 80025c2:	647b      	str	r3, [r7, #68]	; 0x44
 80025c4:	2300      	movs	r3, #0
 80025c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025c8:	2300      	movs	r3, #0
 80025ca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80025cc:	2300      	movs	r3, #0
 80025ce:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025d0:	4b79      	ldr	r3, [pc, #484]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f003 030c 	and.w	r3, r3, #12
 80025d8:	2b08      	cmp	r3, #8
 80025da:	d00d      	beq.n	80025f8 <HAL_RCC_GetSysClockFreq+0x40>
 80025dc:	2b08      	cmp	r3, #8
 80025de:	f200 80e1 	bhi.w	80027a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d002      	beq.n	80025ec <HAL_RCC_GetSysClockFreq+0x34>
 80025e6:	2b04      	cmp	r3, #4
 80025e8:	d003      	beq.n	80025f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80025ea:	e0db      	b.n	80027a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025ec:	4b73      	ldr	r3, [pc, #460]	; (80027bc <HAL_RCC_GetSysClockFreq+0x204>)
 80025ee:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80025f0:	e0db      	b.n	80027aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025f2:	4b73      	ldr	r3, [pc, #460]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x208>)
 80025f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80025f6:	e0d8      	b.n	80027aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025f8:	4b6f      	ldr	r3, [pc, #444]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002600:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002602:	4b6d      	ldr	r3, [pc, #436]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d063      	beq.n	80026d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800260e:	4b6a      	ldr	r3, [pc, #424]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	099b      	lsrs	r3, r3, #6
 8002614:	2200      	movs	r2, #0
 8002616:	63bb      	str	r3, [r7, #56]	; 0x38
 8002618:	63fa      	str	r2, [r7, #60]	; 0x3c
 800261a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800261c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002620:	633b      	str	r3, [r7, #48]	; 0x30
 8002622:	2300      	movs	r3, #0
 8002624:	637b      	str	r3, [r7, #52]	; 0x34
 8002626:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800262a:	4622      	mov	r2, r4
 800262c:	462b      	mov	r3, r5
 800262e:	f04f 0000 	mov.w	r0, #0
 8002632:	f04f 0100 	mov.w	r1, #0
 8002636:	0159      	lsls	r1, r3, #5
 8002638:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800263c:	0150      	lsls	r0, r2, #5
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	4621      	mov	r1, r4
 8002644:	1a51      	subs	r1, r2, r1
 8002646:	6139      	str	r1, [r7, #16]
 8002648:	4629      	mov	r1, r5
 800264a:	eb63 0301 	sbc.w	r3, r3, r1
 800264e:	617b      	str	r3, [r7, #20]
 8002650:	f04f 0200 	mov.w	r2, #0
 8002654:	f04f 0300 	mov.w	r3, #0
 8002658:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800265c:	4659      	mov	r1, fp
 800265e:	018b      	lsls	r3, r1, #6
 8002660:	4651      	mov	r1, sl
 8002662:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002666:	4651      	mov	r1, sl
 8002668:	018a      	lsls	r2, r1, #6
 800266a:	4651      	mov	r1, sl
 800266c:	ebb2 0801 	subs.w	r8, r2, r1
 8002670:	4659      	mov	r1, fp
 8002672:	eb63 0901 	sbc.w	r9, r3, r1
 8002676:	f04f 0200 	mov.w	r2, #0
 800267a:	f04f 0300 	mov.w	r3, #0
 800267e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002682:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002686:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800268a:	4690      	mov	r8, r2
 800268c:	4699      	mov	r9, r3
 800268e:	4623      	mov	r3, r4
 8002690:	eb18 0303 	adds.w	r3, r8, r3
 8002694:	60bb      	str	r3, [r7, #8]
 8002696:	462b      	mov	r3, r5
 8002698:	eb49 0303 	adc.w	r3, r9, r3
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	f04f 0200 	mov.w	r2, #0
 80026a2:	f04f 0300 	mov.w	r3, #0
 80026a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80026aa:	4629      	mov	r1, r5
 80026ac:	024b      	lsls	r3, r1, #9
 80026ae:	4621      	mov	r1, r4
 80026b0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026b4:	4621      	mov	r1, r4
 80026b6:	024a      	lsls	r2, r1, #9
 80026b8:	4610      	mov	r0, r2
 80026ba:	4619      	mov	r1, r3
 80026bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026be:	2200      	movs	r2, #0
 80026c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80026c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80026c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80026c8:	f7fe face 	bl	8000c68 <__aeabi_uldivmod>
 80026cc:	4602      	mov	r2, r0
 80026ce:	460b      	mov	r3, r1
 80026d0:	4613      	mov	r3, r2
 80026d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026d4:	e058      	b.n	8002788 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026d6:	4b38      	ldr	r3, [pc, #224]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	099b      	lsrs	r3, r3, #6
 80026dc:	2200      	movs	r2, #0
 80026de:	4618      	mov	r0, r3
 80026e0:	4611      	mov	r1, r2
 80026e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026e6:	623b      	str	r3, [r7, #32]
 80026e8:	2300      	movs	r3, #0
 80026ea:	627b      	str	r3, [r7, #36]	; 0x24
 80026ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026f0:	4642      	mov	r2, r8
 80026f2:	464b      	mov	r3, r9
 80026f4:	f04f 0000 	mov.w	r0, #0
 80026f8:	f04f 0100 	mov.w	r1, #0
 80026fc:	0159      	lsls	r1, r3, #5
 80026fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002702:	0150      	lsls	r0, r2, #5
 8002704:	4602      	mov	r2, r0
 8002706:	460b      	mov	r3, r1
 8002708:	4641      	mov	r1, r8
 800270a:	ebb2 0a01 	subs.w	sl, r2, r1
 800270e:	4649      	mov	r1, r9
 8002710:	eb63 0b01 	sbc.w	fp, r3, r1
 8002714:	f04f 0200 	mov.w	r2, #0
 8002718:	f04f 0300 	mov.w	r3, #0
 800271c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002720:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002724:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002728:	ebb2 040a 	subs.w	r4, r2, sl
 800272c:	eb63 050b 	sbc.w	r5, r3, fp
 8002730:	f04f 0200 	mov.w	r2, #0
 8002734:	f04f 0300 	mov.w	r3, #0
 8002738:	00eb      	lsls	r3, r5, #3
 800273a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800273e:	00e2      	lsls	r2, r4, #3
 8002740:	4614      	mov	r4, r2
 8002742:	461d      	mov	r5, r3
 8002744:	4643      	mov	r3, r8
 8002746:	18e3      	adds	r3, r4, r3
 8002748:	603b      	str	r3, [r7, #0]
 800274a:	464b      	mov	r3, r9
 800274c:	eb45 0303 	adc.w	r3, r5, r3
 8002750:	607b      	str	r3, [r7, #4]
 8002752:	f04f 0200 	mov.w	r2, #0
 8002756:	f04f 0300 	mov.w	r3, #0
 800275a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800275e:	4629      	mov	r1, r5
 8002760:	028b      	lsls	r3, r1, #10
 8002762:	4621      	mov	r1, r4
 8002764:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002768:	4621      	mov	r1, r4
 800276a:	028a      	lsls	r2, r1, #10
 800276c:	4610      	mov	r0, r2
 800276e:	4619      	mov	r1, r3
 8002770:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002772:	2200      	movs	r2, #0
 8002774:	61bb      	str	r3, [r7, #24]
 8002776:	61fa      	str	r2, [r7, #28]
 8002778:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800277c:	f7fe fa74 	bl	8000c68 <__aeabi_uldivmod>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	4613      	mov	r3, r2
 8002786:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002788:	4b0b      	ldr	r3, [pc, #44]	; (80027b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	0c1b      	lsrs	r3, r3, #16
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	3301      	adds	r3, #1
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002798:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800279a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800279c:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80027a2:	e002      	b.n	80027aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027a4:	4b05      	ldr	r3, [pc, #20]	; (80027bc <HAL_RCC_GetSysClockFreq+0x204>)
 80027a6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80027a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3750      	adds	r7, #80	; 0x50
 80027b0:	46bd      	mov	sp, r7
 80027b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027b6:	bf00      	nop
 80027b8:	40023800 	.word	0x40023800
 80027bc:	00f42400 	.word	0x00f42400
 80027c0:	007a1200 	.word	0x007a1200

080027c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80027ca:	681b      	ldr	r3, [r3, #0]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	20000000 	.word	0x20000000

080027dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027e0:	f7ff fff0 	bl	80027c4 <HAL_RCC_GetHCLKFreq>
 80027e4:	4602      	mov	r2, r0
 80027e6:	4b05      	ldr	r3, [pc, #20]	; (80027fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	0a9b      	lsrs	r3, r3, #10
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	4903      	ldr	r1, [pc, #12]	; (8002800 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027f2:	5ccb      	ldrb	r3, [r1, r3]
 80027f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40023800 	.word	0x40023800
 8002800:	08006d58 	.word	0x08006d58

08002804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002808:	f7ff ffdc 	bl	80027c4 <HAL_RCC_GetHCLKFreq>
 800280c:	4602      	mov	r2, r0
 800280e:	4b05      	ldr	r3, [pc, #20]	; (8002824 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	0b5b      	lsrs	r3, r3, #13
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	4903      	ldr	r1, [pc, #12]	; (8002828 <HAL_RCC_GetPCLK2Freq+0x24>)
 800281a:	5ccb      	ldrb	r3, [r1, r3]
 800281c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002820:	4618      	mov	r0, r3
 8002822:	bd80      	pop	{r7, pc}
 8002824:	40023800 	.word	0x40023800
 8002828:	08006d58 	.word	0x08006d58

0800282c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e041      	b.n	80028c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d106      	bne.n	8002858 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fe fdd4 	bl	8001400 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2202      	movs	r2, #2
 800285c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	3304      	adds	r3, #4
 8002868:	4619      	mov	r1, r3
 800286a:	4610      	mov	r0, r2
 800286c:	f000 fcf0 	bl	8003250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2201      	movs	r2, #1
 8002894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2201      	movs	r2, #1
 80028a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
	...

080028cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d001      	beq.n	80028e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e046      	b.n	8002972 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2202      	movs	r2, #2
 80028e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a23      	ldr	r2, [pc, #140]	; (8002980 <HAL_TIM_Base_Start+0xb4>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d022      	beq.n	800293c <HAL_TIM_Base_Start+0x70>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028fe:	d01d      	beq.n	800293c <HAL_TIM_Base_Start+0x70>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a1f      	ldr	r2, [pc, #124]	; (8002984 <HAL_TIM_Base_Start+0xb8>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d018      	beq.n	800293c <HAL_TIM_Base_Start+0x70>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a1e      	ldr	r2, [pc, #120]	; (8002988 <HAL_TIM_Base_Start+0xbc>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d013      	beq.n	800293c <HAL_TIM_Base_Start+0x70>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a1c      	ldr	r2, [pc, #112]	; (800298c <HAL_TIM_Base_Start+0xc0>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d00e      	beq.n	800293c <HAL_TIM_Base_Start+0x70>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a1b      	ldr	r2, [pc, #108]	; (8002990 <HAL_TIM_Base_Start+0xc4>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d009      	beq.n	800293c <HAL_TIM_Base_Start+0x70>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a19      	ldr	r2, [pc, #100]	; (8002994 <HAL_TIM_Base_Start+0xc8>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d004      	beq.n	800293c <HAL_TIM_Base_Start+0x70>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a18      	ldr	r2, [pc, #96]	; (8002998 <HAL_TIM_Base_Start+0xcc>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d111      	bne.n	8002960 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2b06      	cmp	r3, #6
 800294c:	d010      	beq.n	8002970 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f042 0201 	orr.w	r2, r2, #1
 800295c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800295e:	e007      	b.n	8002970 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f042 0201 	orr.w	r2, r2, #1
 800296e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3714      	adds	r7, #20
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	40010000 	.word	0x40010000
 8002984:	40000400 	.word	0x40000400
 8002988:	40000800 	.word	0x40000800
 800298c:	40000c00 	.word	0x40000c00
 8002990:	40010400 	.word	0x40010400
 8002994:	40014000 	.word	0x40014000
 8002998:	40001800 	.word	0x40001800

0800299c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e041      	b.n	8002a32 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d106      	bne.n	80029c8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 f839 	bl	8002a3a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2202      	movs	r2, #2
 80029cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3304      	adds	r3, #4
 80029d8:	4619      	mov	r1, r3
 80029da:	4610      	mov	r0, r2
 80029dc:	f000 fc38 	bl	8003250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	b083      	sub	sp, #12
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002a42:	bf00      	nop
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
	...

08002a50 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
 8002a58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d104      	bne.n	8002a6e <HAL_TIM_IC_Start_IT+0x1e>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	e013      	b.n	8002a96 <HAL_TIM_IC_Start_IT+0x46>
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	2b04      	cmp	r3, #4
 8002a72:	d104      	bne.n	8002a7e <HAL_TIM_IC_Start_IT+0x2e>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	e00b      	b.n	8002a96 <HAL_TIM_IC_Start_IT+0x46>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	2b08      	cmp	r3, #8
 8002a82:	d104      	bne.n	8002a8e <HAL_TIM_IC_Start_IT+0x3e>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	e003      	b.n	8002a96 <HAL_TIM_IC_Start_IT+0x46>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d104      	bne.n	8002aa8 <HAL_TIM_IC_Start_IT+0x58>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	e013      	b.n	8002ad0 <HAL_TIM_IC_Start_IT+0x80>
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	2b04      	cmp	r3, #4
 8002aac:	d104      	bne.n	8002ab8 <HAL_TIM_IC_Start_IT+0x68>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	e00b      	b.n	8002ad0 <HAL_TIM_IC_Start_IT+0x80>
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	2b08      	cmp	r3, #8
 8002abc:	d104      	bne.n	8002ac8 <HAL_TIM_IC_Start_IT+0x78>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	e003      	b.n	8002ad0 <HAL_TIM_IC_Start_IT+0x80>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002ad2:	7bbb      	ldrb	r3, [r7, #14]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d102      	bne.n	8002ade <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002ad8:	7b7b      	ldrb	r3, [r7, #13]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d001      	beq.n	8002ae2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e0cc      	b.n	8002c7c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d104      	bne.n	8002af2 <HAL_TIM_IC_Start_IT+0xa2>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2202      	movs	r2, #2
 8002aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002af0:	e013      	b.n	8002b1a <HAL_TIM_IC_Start_IT+0xca>
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	2b04      	cmp	r3, #4
 8002af6:	d104      	bne.n	8002b02 <HAL_TIM_IC_Start_IT+0xb2>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b00:	e00b      	b.n	8002b1a <HAL_TIM_IC_Start_IT+0xca>
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2b08      	cmp	r3, #8
 8002b06:	d104      	bne.n	8002b12 <HAL_TIM_IC_Start_IT+0xc2>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2202      	movs	r2, #2
 8002b0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b10:	e003      	b.n	8002b1a <HAL_TIM_IC_Start_IT+0xca>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2202      	movs	r2, #2
 8002b16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d104      	bne.n	8002b2a <HAL_TIM_IC_Start_IT+0xda>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b28:	e013      	b.n	8002b52 <HAL_TIM_IC_Start_IT+0x102>
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	2b04      	cmp	r3, #4
 8002b2e:	d104      	bne.n	8002b3a <HAL_TIM_IC_Start_IT+0xea>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2202      	movs	r2, #2
 8002b34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b38:	e00b      	b.n	8002b52 <HAL_TIM_IC_Start_IT+0x102>
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	2b08      	cmp	r3, #8
 8002b3e:	d104      	bne.n	8002b4a <HAL_TIM_IC_Start_IT+0xfa>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2202      	movs	r2, #2
 8002b44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b48:	e003      	b.n	8002b52 <HAL_TIM_IC_Start_IT+0x102>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2202      	movs	r2, #2
 8002b4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	2b0c      	cmp	r3, #12
 8002b56:	d841      	bhi.n	8002bdc <HAL_TIM_IC_Start_IT+0x18c>
 8002b58:	a201      	add	r2, pc, #4	; (adr r2, 8002b60 <HAL_TIM_IC_Start_IT+0x110>)
 8002b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b5e:	bf00      	nop
 8002b60:	08002b95 	.word	0x08002b95
 8002b64:	08002bdd 	.word	0x08002bdd
 8002b68:	08002bdd 	.word	0x08002bdd
 8002b6c:	08002bdd 	.word	0x08002bdd
 8002b70:	08002ba7 	.word	0x08002ba7
 8002b74:	08002bdd 	.word	0x08002bdd
 8002b78:	08002bdd 	.word	0x08002bdd
 8002b7c:	08002bdd 	.word	0x08002bdd
 8002b80:	08002bb9 	.word	0x08002bb9
 8002b84:	08002bdd 	.word	0x08002bdd
 8002b88:	08002bdd 	.word	0x08002bdd
 8002b8c:	08002bdd 	.word	0x08002bdd
 8002b90:	08002bcb 	.word	0x08002bcb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f042 0202 	orr.w	r2, r2, #2
 8002ba2:	60da      	str	r2, [r3, #12]
      break;
 8002ba4:	e01d      	b.n	8002be2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68da      	ldr	r2, [r3, #12]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f042 0204 	orr.w	r2, r2, #4
 8002bb4:	60da      	str	r2, [r3, #12]
      break;
 8002bb6:	e014      	b.n	8002be2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	68da      	ldr	r2, [r3, #12]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f042 0208 	orr.w	r2, r2, #8
 8002bc6:	60da      	str	r2, [r3, #12]
      break;
 8002bc8:	e00b      	b.n	8002be2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	68da      	ldr	r2, [r3, #12]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f042 0210 	orr.w	r2, r2, #16
 8002bd8:	60da      	str	r2, [r3, #12]
      break;
 8002bda:	e002      	b.n	8002be2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	73fb      	strb	r3, [r7, #15]
      break;
 8002be0:	bf00      	nop
  }

  if (status == HAL_OK)
 8002be2:	7bfb      	ldrb	r3, [r7, #15]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d148      	bne.n	8002c7a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2201      	movs	r2, #1
 8002bee:	6839      	ldr	r1, [r7, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 fd91 	bl	8003718 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a22      	ldr	r2, [pc, #136]	; (8002c84 <HAL_TIM_IC_Start_IT+0x234>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d022      	beq.n	8002c46 <HAL_TIM_IC_Start_IT+0x1f6>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c08:	d01d      	beq.n	8002c46 <HAL_TIM_IC_Start_IT+0x1f6>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a1e      	ldr	r2, [pc, #120]	; (8002c88 <HAL_TIM_IC_Start_IT+0x238>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d018      	beq.n	8002c46 <HAL_TIM_IC_Start_IT+0x1f6>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a1c      	ldr	r2, [pc, #112]	; (8002c8c <HAL_TIM_IC_Start_IT+0x23c>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d013      	beq.n	8002c46 <HAL_TIM_IC_Start_IT+0x1f6>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a1b      	ldr	r2, [pc, #108]	; (8002c90 <HAL_TIM_IC_Start_IT+0x240>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d00e      	beq.n	8002c46 <HAL_TIM_IC_Start_IT+0x1f6>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a19      	ldr	r2, [pc, #100]	; (8002c94 <HAL_TIM_IC_Start_IT+0x244>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d009      	beq.n	8002c46 <HAL_TIM_IC_Start_IT+0x1f6>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a18      	ldr	r2, [pc, #96]	; (8002c98 <HAL_TIM_IC_Start_IT+0x248>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d004      	beq.n	8002c46 <HAL_TIM_IC_Start_IT+0x1f6>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a16      	ldr	r2, [pc, #88]	; (8002c9c <HAL_TIM_IC_Start_IT+0x24c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d111      	bne.n	8002c6a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f003 0307 	and.w	r3, r3, #7
 8002c50:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	2b06      	cmp	r3, #6
 8002c56:	d010      	beq.n	8002c7a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f042 0201 	orr.w	r2, r2, #1
 8002c66:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c68:	e007      	b.n	8002c7a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f042 0201 	orr.w	r2, r2, #1
 8002c78:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8002c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3710      	adds	r7, #16
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40010000 	.word	0x40010000
 8002c88:	40000400 	.word	0x40000400
 8002c8c:	40000800 	.word	0x40000800
 8002c90:	40000c00 	.word	0x40000c00
 8002c94:	40010400 	.word	0x40010400
 8002c98:	40014000 	.word	0x40014000
 8002c9c:	40001800 	.word	0x40001800

08002ca0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	691b      	ldr	r3, [r3, #16]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d122      	bne.n	8002cfc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d11b      	bne.n	8002cfc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f06f 0202 	mvn.w	r2, #2
 8002ccc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	f003 0303 	and.w	r3, r3, #3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d003      	beq.n	8002cea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7fe faa4 	bl	8001230 <HAL_TIM_IC_CaptureCallback>
 8002ce8:	e005      	b.n	8002cf6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f000 fa92 	bl	8003214 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f000 fa99 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	f003 0304 	and.w	r3, r3, #4
 8002d06:	2b04      	cmp	r3, #4
 8002d08:	d122      	bne.n	8002d50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b04      	cmp	r3, #4
 8002d16:	d11b      	bne.n	8002d50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f06f 0204 	mvn.w	r2, #4
 8002d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2202      	movs	r2, #2
 8002d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7fe fa7a 	bl	8001230 <HAL_TIM_IC_CaptureCallback>
 8002d3c:	e005      	b.n	8002d4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f000 fa68 	bl	8003214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f000 fa6f 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	f003 0308 	and.w	r3, r3, #8
 8002d5a:	2b08      	cmp	r3, #8
 8002d5c:	d122      	bne.n	8002da4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	f003 0308 	and.w	r3, r3, #8
 8002d68:	2b08      	cmp	r3, #8
 8002d6a:	d11b      	bne.n	8002da4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f06f 0208 	mvn.w	r2, #8
 8002d74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2204      	movs	r2, #4
 8002d7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	69db      	ldr	r3, [r3, #28]
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d003      	beq.n	8002d92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7fe fa50 	bl	8001230 <HAL_TIM_IC_CaptureCallback>
 8002d90:	e005      	b.n	8002d9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f000 fa3e 	bl	8003214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f000 fa45 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	f003 0310 	and.w	r3, r3, #16
 8002dae:	2b10      	cmp	r3, #16
 8002db0:	d122      	bne.n	8002df8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	f003 0310 	and.w	r3, r3, #16
 8002dbc:	2b10      	cmp	r3, #16
 8002dbe:	d11b      	bne.n	8002df8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f06f 0210 	mvn.w	r2, #16
 8002dc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2208      	movs	r2, #8
 8002dce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	69db      	ldr	r3, [r3, #28]
 8002dd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d003      	beq.n	8002de6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7fe fa26 	bl	8001230 <HAL_TIM_IC_CaptureCallback>
 8002de4:	e005      	b.n	8002df2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 fa14 	bl	8003214 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f000 fa1b 	bl	8003228 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d10e      	bne.n	8002e24 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d107      	bne.n	8002e24 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f06f 0201 	mvn.w	r2, #1
 8002e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 f9ee 	bl	8003200 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e2e:	2b80      	cmp	r3, #128	; 0x80
 8002e30:	d10e      	bne.n	8002e50 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3c:	2b80      	cmp	r3, #128	; 0x80
 8002e3e:	d107      	bne.n	8002e50 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 fd10 	bl	8003870 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e5a:	2b40      	cmp	r3, #64	; 0x40
 8002e5c:	d10e      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e68:	2b40      	cmp	r3, #64	; 0x40
 8002e6a:	d107      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 f9e0 	bl	800323c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	f003 0320 	and.w	r3, r3, #32
 8002e86:	2b20      	cmp	r3, #32
 8002e88:	d10e      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	f003 0320 	and.w	r3, r3, #32
 8002e94:	2b20      	cmp	r3, #32
 8002e96:	d107      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f06f 0220 	mvn.w	r2, #32
 8002ea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 fcda 	bl	800385c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ea8:	bf00      	nop
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d101      	bne.n	8002ece <HAL_TIM_IC_ConfigChannel+0x1e>
 8002eca:	2302      	movs	r3, #2
 8002ecc:	e088      	b.n	8002fe0 <HAL_TIM_IC_ConfigChannel+0x130>
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d11b      	bne.n	8002f14 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6818      	ldr	r0, [r3, #0]
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	6819      	ldr	r1, [r3, #0]
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	f000 fa50 	bl	8003390 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	699a      	ldr	r2, [r3, #24]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 020c 	bic.w	r2, r2, #12
 8002efe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6999      	ldr	r1, [r3, #24]
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	689a      	ldr	r2, [r3, #8]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	619a      	str	r2, [r3, #24]
 8002f12:	e060      	b.n	8002fd6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b04      	cmp	r3, #4
 8002f18:	d11c      	bne.n	8002f54 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	6818      	ldr	r0, [r3, #0]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	6819      	ldr	r1, [r3, #0]
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	685a      	ldr	r2, [r3, #4]
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	f000 fad4 	bl	80034d6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	699a      	ldr	r2, [r3, #24]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002f3c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	6999      	ldr	r1, [r3, #24]
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	021a      	lsls	r2, r3, #8
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	619a      	str	r2, [r3, #24]
 8002f52:	e040      	b.n	8002fd6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2b08      	cmp	r3, #8
 8002f58:	d11b      	bne.n	8002f92 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	6818      	ldr	r0, [r3, #0]
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	6819      	ldr	r1, [r3, #0]
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	f000 fb21 	bl	80035b0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	69da      	ldr	r2, [r3, #28]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 020c 	bic.w	r2, r2, #12
 8002f7c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	69d9      	ldr	r1, [r3, #28]
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	689a      	ldr	r2, [r3, #8]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	61da      	str	r2, [r3, #28]
 8002f90:	e021      	b.n	8002fd6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b0c      	cmp	r3, #12
 8002f96:	d11c      	bne.n	8002fd2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6818      	ldr	r0, [r3, #0]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	6819      	ldr	r1, [r3, #0]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	f000 fb3e 	bl	8003628 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	69da      	ldr	r2, [r3, #28]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002fba:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	69d9      	ldr	r1, [r3, #28]
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	021a      	lsls	r2, r3, #8
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	61da      	str	r2, [r3, #28]
 8002fd0:	e001      	b.n	8002fd6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002fde:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3718      	adds	r7, #24
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d101      	bne.n	8003004 <HAL_TIM_ConfigClockSource+0x1c>
 8003000:	2302      	movs	r3, #2
 8003002:	e0b4      	b.n	800316e <HAL_TIM_ConfigClockSource+0x186>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2202      	movs	r2, #2
 8003010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003022:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800302a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68ba      	ldr	r2, [r7, #8]
 8003032:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800303c:	d03e      	beq.n	80030bc <HAL_TIM_ConfigClockSource+0xd4>
 800303e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003042:	f200 8087 	bhi.w	8003154 <HAL_TIM_ConfigClockSource+0x16c>
 8003046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800304a:	f000 8086 	beq.w	800315a <HAL_TIM_ConfigClockSource+0x172>
 800304e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003052:	d87f      	bhi.n	8003154 <HAL_TIM_ConfigClockSource+0x16c>
 8003054:	2b70      	cmp	r3, #112	; 0x70
 8003056:	d01a      	beq.n	800308e <HAL_TIM_ConfigClockSource+0xa6>
 8003058:	2b70      	cmp	r3, #112	; 0x70
 800305a:	d87b      	bhi.n	8003154 <HAL_TIM_ConfigClockSource+0x16c>
 800305c:	2b60      	cmp	r3, #96	; 0x60
 800305e:	d050      	beq.n	8003102 <HAL_TIM_ConfigClockSource+0x11a>
 8003060:	2b60      	cmp	r3, #96	; 0x60
 8003062:	d877      	bhi.n	8003154 <HAL_TIM_ConfigClockSource+0x16c>
 8003064:	2b50      	cmp	r3, #80	; 0x50
 8003066:	d03c      	beq.n	80030e2 <HAL_TIM_ConfigClockSource+0xfa>
 8003068:	2b50      	cmp	r3, #80	; 0x50
 800306a:	d873      	bhi.n	8003154 <HAL_TIM_ConfigClockSource+0x16c>
 800306c:	2b40      	cmp	r3, #64	; 0x40
 800306e:	d058      	beq.n	8003122 <HAL_TIM_ConfigClockSource+0x13a>
 8003070:	2b40      	cmp	r3, #64	; 0x40
 8003072:	d86f      	bhi.n	8003154 <HAL_TIM_ConfigClockSource+0x16c>
 8003074:	2b30      	cmp	r3, #48	; 0x30
 8003076:	d064      	beq.n	8003142 <HAL_TIM_ConfigClockSource+0x15a>
 8003078:	2b30      	cmp	r3, #48	; 0x30
 800307a:	d86b      	bhi.n	8003154 <HAL_TIM_ConfigClockSource+0x16c>
 800307c:	2b20      	cmp	r3, #32
 800307e:	d060      	beq.n	8003142 <HAL_TIM_ConfigClockSource+0x15a>
 8003080:	2b20      	cmp	r3, #32
 8003082:	d867      	bhi.n	8003154 <HAL_TIM_ConfigClockSource+0x16c>
 8003084:	2b00      	cmp	r3, #0
 8003086:	d05c      	beq.n	8003142 <HAL_TIM_ConfigClockSource+0x15a>
 8003088:	2b10      	cmp	r3, #16
 800308a:	d05a      	beq.n	8003142 <HAL_TIM_ConfigClockSource+0x15a>
 800308c:	e062      	b.n	8003154 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6818      	ldr	r0, [r3, #0]
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	6899      	ldr	r1, [r3, #8]
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685a      	ldr	r2, [r3, #4]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	f000 fb1b 	bl	80036d8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80030b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68ba      	ldr	r2, [r7, #8]
 80030b8:	609a      	str	r2, [r3, #8]
      break;
 80030ba:	e04f      	b.n	800315c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6818      	ldr	r0, [r3, #0]
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	6899      	ldr	r1, [r3, #8]
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685a      	ldr	r2, [r3, #4]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	f000 fb04 	bl	80036d8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030de:	609a      	str	r2, [r3, #8]
      break;
 80030e0:	e03c      	b.n	800315c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6818      	ldr	r0, [r3, #0]
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	6859      	ldr	r1, [r3, #4]
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	461a      	mov	r2, r3
 80030f0:	f000 f9c2 	bl	8003478 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2150      	movs	r1, #80	; 0x50
 80030fa:	4618      	mov	r0, r3
 80030fc:	f000 fad1 	bl	80036a2 <TIM_ITRx_SetConfig>
      break;
 8003100:	e02c      	b.n	800315c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6818      	ldr	r0, [r3, #0]
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	6859      	ldr	r1, [r3, #4]
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	461a      	mov	r2, r3
 8003110:	f000 fa1e 	bl	8003550 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2160      	movs	r1, #96	; 0x60
 800311a:	4618      	mov	r0, r3
 800311c:	f000 fac1 	bl	80036a2 <TIM_ITRx_SetConfig>
      break;
 8003120:	e01c      	b.n	800315c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6818      	ldr	r0, [r3, #0]
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	6859      	ldr	r1, [r3, #4]
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	461a      	mov	r2, r3
 8003130:	f000 f9a2 	bl	8003478 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2140      	movs	r1, #64	; 0x40
 800313a:	4618      	mov	r0, r3
 800313c:	f000 fab1 	bl	80036a2 <TIM_ITRx_SetConfig>
      break;
 8003140:	e00c      	b.n	800315c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4619      	mov	r1, r3
 800314c:	4610      	mov	r0, r2
 800314e:	f000 faa8 	bl	80036a2 <TIM_ITRx_SetConfig>
      break;
 8003152:	e003      	b.n	800315c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	73fb      	strb	r3, [r7, #15]
      break;
 8003158:	e000      	b.n	800315c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800315a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800316c:	7bfb      	ldrb	r3, [r7, #15]
}
 800316e:	4618      	mov	r0, r3
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
	...

08003178 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003178:	b480      	push	{r7}
 800317a:	b085      	sub	sp, #20
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003182:	2300      	movs	r3, #0
 8003184:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	2b0c      	cmp	r3, #12
 800318a:	d831      	bhi.n	80031f0 <HAL_TIM_ReadCapturedValue+0x78>
 800318c:	a201      	add	r2, pc, #4	; (adr r2, 8003194 <HAL_TIM_ReadCapturedValue+0x1c>)
 800318e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003192:	bf00      	nop
 8003194:	080031c9 	.word	0x080031c9
 8003198:	080031f1 	.word	0x080031f1
 800319c:	080031f1 	.word	0x080031f1
 80031a0:	080031f1 	.word	0x080031f1
 80031a4:	080031d3 	.word	0x080031d3
 80031a8:	080031f1 	.word	0x080031f1
 80031ac:	080031f1 	.word	0x080031f1
 80031b0:	080031f1 	.word	0x080031f1
 80031b4:	080031dd 	.word	0x080031dd
 80031b8:	080031f1 	.word	0x080031f1
 80031bc:	080031f1 	.word	0x080031f1
 80031c0:	080031f1 	.word	0x080031f1
 80031c4:	080031e7 	.word	0x080031e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031ce:	60fb      	str	r3, [r7, #12]

      break;
 80031d0:	e00f      	b.n	80031f2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d8:	60fb      	str	r3, [r7, #12]

      break;
 80031da:	e00a      	b.n	80031f2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031e2:	60fb      	str	r3, [r7, #12]

      break;
 80031e4:	e005      	b.n	80031f2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ec:	60fb      	str	r3, [r7, #12]

      break;
 80031ee:	e000      	b.n	80031f2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80031f0:	bf00      	nop
  }

  return tmpreg;
 80031f2:	68fb      	ldr	r3, [r7, #12]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3714      	adds	r7, #20
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003230:	bf00      	nop
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a40      	ldr	r2, [pc, #256]	; (8003364 <TIM_Base_SetConfig+0x114>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d013      	beq.n	8003290 <TIM_Base_SetConfig+0x40>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800326e:	d00f      	beq.n	8003290 <TIM_Base_SetConfig+0x40>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4a3d      	ldr	r2, [pc, #244]	; (8003368 <TIM_Base_SetConfig+0x118>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d00b      	beq.n	8003290 <TIM_Base_SetConfig+0x40>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4a3c      	ldr	r2, [pc, #240]	; (800336c <TIM_Base_SetConfig+0x11c>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d007      	beq.n	8003290 <TIM_Base_SetConfig+0x40>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a3b      	ldr	r2, [pc, #236]	; (8003370 <TIM_Base_SetConfig+0x120>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d003      	beq.n	8003290 <TIM_Base_SetConfig+0x40>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a3a      	ldr	r2, [pc, #232]	; (8003374 <TIM_Base_SetConfig+0x124>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d108      	bne.n	80032a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003296:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	4313      	orrs	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a2f      	ldr	r2, [pc, #188]	; (8003364 <TIM_Base_SetConfig+0x114>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d02b      	beq.n	8003302 <TIM_Base_SetConfig+0xb2>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032b0:	d027      	beq.n	8003302 <TIM_Base_SetConfig+0xb2>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a2c      	ldr	r2, [pc, #176]	; (8003368 <TIM_Base_SetConfig+0x118>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d023      	beq.n	8003302 <TIM_Base_SetConfig+0xb2>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a2b      	ldr	r2, [pc, #172]	; (800336c <TIM_Base_SetConfig+0x11c>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d01f      	beq.n	8003302 <TIM_Base_SetConfig+0xb2>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a2a      	ldr	r2, [pc, #168]	; (8003370 <TIM_Base_SetConfig+0x120>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d01b      	beq.n	8003302 <TIM_Base_SetConfig+0xb2>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a29      	ldr	r2, [pc, #164]	; (8003374 <TIM_Base_SetConfig+0x124>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d017      	beq.n	8003302 <TIM_Base_SetConfig+0xb2>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a28      	ldr	r2, [pc, #160]	; (8003378 <TIM_Base_SetConfig+0x128>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d013      	beq.n	8003302 <TIM_Base_SetConfig+0xb2>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a27      	ldr	r2, [pc, #156]	; (800337c <TIM_Base_SetConfig+0x12c>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d00f      	beq.n	8003302 <TIM_Base_SetConfig+0xb2>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a26      	ldr	r2, [pc, #152]	; (8003380 <TIM_Base_SetConfig+0x130>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d00b      	beq.n	8003302 <TIM_Base_SetConfig+0xb2>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a25      	ldr	r2, [pc, #148]	; (8003384 <TIM_Base_SetConfig+0x134>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d007      	beq.n	8003302 <TIM_Base_SetConfig+0xb2>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a24      	ldr	r2, [pc, #144]	; (8003388 <TIM_Base_SetConfig+0x138>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d003      	beq.n	8003302 <TIM_Base_SetConfig+0xb2>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a23      	ldr	r2, [pc, #140]	; (800338c <TIM_Base_SetConfig+0x13c>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d108      	bne.n	8003314 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003308:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	4313      	orrs	r3, r2
 8003312:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	4313      	orrs	r3, r2
 8003320:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	689a      	ldr	r2, [r3, #8]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a0a      	ldr	r2, [pc, #40]	; (8003364 <TIM_Base_SetConfig+0x114>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d003      	beq.n	8003348 <TIM_Base_SetConfig+0xf8>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a0c      	ldr	r2, [pc, #48]	; (8003374 <TIM_Base_SetConfig+0x124>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d103      	bne.n	8003350 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	691a      	ldr	r2, [r3, #16]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	615a      	str	r2, [r3, #20]
}
 8003356:	bf00      	nop
 8003358:	3714      	adds	r7, #20
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	40010000 	.word	0x40010000
 8003368:	40000400 	.word	0x40000400
 800336c:	40000800 	.word	0x40000800
 8003370:	40000c00 	.word	0x40000c00
 8003374:	40010400 	.word	0x40010400
 8003378:	40014000 	.word	0x40014000
 800337c:	40014400 	.word	0x40014400
 8003380:	40014800 	.word	0x40014800
 8003384:	40001800 	.word	0x40001800
 8003388:	40001c00 	.word	0x40001c00
 800338c:	40002000 	.word	0x40002000

08003390 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003390:	b480      	push	{r7}
 8003392:	b087      	sub	sp, #28
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
 800339c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	f023 0201 	bic.w	r2, r3, #1
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	4a28      	ldr	r2, [pc, #160]	; (800345c <TIM_TI1_SetConfig+0xcc>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d01b      	beq.n	80033f6 <TIM_TI1_SetConfig+0x66>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033c4:	d017      	beq.n	80033f6 <TIM_TI1_SetConfig+0x66>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4a25      	ldr	r2, [pc, #148]	; (8003460 <TIM_TI1_SetConfig+0xd0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d013      	beq.n	80033f6 <TIM_TI1_SetConfig+0x66>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	4a24      	ldr	r2, [pc, #144]	; (8003464 <TIM_TI1_SetConfig+0xd4>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d00f      	beq.n	80033f6 <TIM_TI1_SetConfig+0x66>
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	4a23      	ldr	r2, [pc, #140]	; (8003468 <TIM_TI1_SetConfig+0xd8>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d00b      	beq.n	80033f6 <TIM_TI1_SetConfig+0x66>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	4a22      	ldr	r2, [pc, #136]	; (800346c <TIM_TI1_SetConfig+0xdc>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d007      	beq.n	80033f6 <TIM_TI1_SetConfig+0x66>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	4a21      	ldr	r2, [pc, #132]	; (8003470 <TIM_TI1_SetConfig+0xe0>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d003      	beq.n	80033f6 <TIM_TI1_SetConfig+0x66>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	4a20      	ldr	r2, [pc, #128]	; (8003474 <TIM_TI1_SetConfig+0xe4>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d101      	bne.n	80033fa <TIM_TI1_SetConfig+0x6a>
 80033f6:	2301      	movs	r3, #1
 80033f8:	e000      	b.n	80033fc <TIM_TI1_SetConfig+0x6c>
 80033fa:	2300      	movs	r3, #0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d008      	beq.n	8003412 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	f023 0303 	bic.w	r3, r3, #3
 8003406:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003408:	697a      	ldr	r2, [r7, #20]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4313      	orrs	r3, r2
 800340e:	617b      	str	r3, [r7, #20]
 8003410:	e003      	b.n	800341a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	f043 0301 	orr.w	r3, r3, #1
 8003418:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003420:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	011b      	lsls	r3, r3, #4
 8003426:	b2db      	uxtb	r3, r3
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	4313      	orrs	r3, r2
 800342c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	f023 030a 	bic.w	r3, r3, #10
 8003434:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	f003 030a 	and.w	r3, r3, #10
 800343c:	693a      	ldr	r2, [r7, #16]
 800343e:	4313      	orrs	r3, r2
 8003440:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	693a      	ldr	r2, [r7, #16]
 800344c:	621a      	str	r2, [r3, #32]
}
 800344e:	bf00      	nop
 8003450:	371c      	adds	r7, #28
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	40010000 	.word	0x40010000
 8003460:	40000400 	.word	0x40000400
 8003464:	40000800 	.word	0x40000800
 8003468:	40000c00 	.word	0x40000c00
 800346c:	40010400 	.word	0x40010400
 8003470:	40014000 	.word	0x40014000
 8003474:	40001800 	.word	0x40001800

08003478 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003478:	b480      	push	{r7}
 800347a:	b087      	sub	sp, #28
 800347c:	af00      	add	r7, sp, #0
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	60b9      	str	r1, [r7, #8]
 8003482:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6a1b      	ldr	r3, [r3, #32]
 800348e:	f023 0201 	bic.w	r2, r3, #1
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	011b      	lsls	r3, r3, #4
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	f023 030a 	bic.w	r3, r3, #10
 80034b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80034b6:	697a      	ldr	r2, [r7, #20]
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	697a      	ldr	r2, [r7, #20]
 80034c8:	621a      	str	r2, [r3, #32]
}
 80034ca:	bf00      	nop
 80034cc:	371c      	adds	r7, #28
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr

080034d6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b087      	sub	sp, #28
 80034da:	af00      	add	r7, sp, #0
 80034dc:	60f8      	str	r0, [r7, #12]
 80034de:	60b9      	str	r1, [r7, #8]
 80034e0:	607a      	str	r2, [r7, #4]
 80034e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6a1b      	ldr	r3, [r3, #32]
 80034e8:	f023 0210 	bic.w	r2, r3, #16
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003502:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	021b      	lsls	r3, r3, #8
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	4313      	orrs	r3, r2
 800350c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003514:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	031b      	lsls	r3, r3, #12
 800351a:	b29b      	uxth	r3, r3
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	4313      	orrs	r3, r2
 8003520:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003528:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	011b      	lsls	r3, r3, #4
 800352e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	4313      	orrs	r3, r2
 8003536:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	621a      	str	r2, [r3, #32]
}
 8003544:	bf00      	nop
 8003546:	371c      	adds	r7, #28
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003550:	b480      	push	{r7}
 8003552:	b087      	sub	sp, #28
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	f023 0210 	bic.w	r2, r3, #16
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6a1b      	ldr	r3, [r3, #32]
 8003572:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800357a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	031b      	lsls	r3, r3, #12
 8003580:	697a      	ldr	r2, [r7, #20]
 8003582:	4313      	orrs	r3, r2
 8003584:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800358c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	011b      	lsls	r3, r3, #4
 8003592:	693a      	ldr	r2, [r7, #16]
 8003594:	4313      	orrs	r3, r2
 8003596:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	693a      	ldr	r2, [r7, #16]
 80035a2:	621a      	str	r2, [r3, #32]
}
 80035a4:	bf00      	nop
 80035a6:	371c      	adds	r7, #28
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b087      	sub	sp, #28
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]
 80035bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	69db      	ldr	r3, [r3, #28]
 80035ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a1b      	ldr	r3, [r3, #32]
 80035d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f023 0303 	bic.w	r3, r3, #3
 80035dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80035de:	697a      	ldr	r2, [r7, #20]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	697a      	ldr	r2, [r7, #20]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003600:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	021b      	lsls	r3, r3, #8
 8003606:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	4313      	orrs	r3, r2
 800360e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	693a      	ldr	r2, [r7, #16]
 800361a:	621a      	str	r2, [r3, #32]
}
 800361c:	bf00      	nop
 800361e:	371c      	adds	r7, #28
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003628:	b480      	push	{r7}
 800362a:	b087      	sub	sp, #28
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
 8003634:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003654:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	021b      	lsls	r3, r3, #8
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	4313      	orrs	r3, r2
 800365e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003666:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	031b      	lsls	r3, r3, #12
 800366c:	b29b      	uxth	r3, r3
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	4313      	orrs	r3, r2
 8003672:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800367a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	031b      	lsls	r3, r3, #12
 8003680:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	4313      	orrs	r3, r2
 8003688:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	697a      	ldr	r2, [r7, #20]
 800368e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	621a      	str	r2, [r3, #32]
}
 8003696:	bf00      	nop
 8003698:	371c      	adds	r7, #28
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr

080036a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036a2:	b480      	push	{r7}
 80036a4:	b085      	sub	sp, #20
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	6078      	str	r0, [r7, #4]
 80036aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036ba:	683a      	ldr	r2, [r7, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	4313      	orrs	r3, r2
 80036c0:	f043 0307 	orr.w	r3, r3, #7
 80036c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	68fa      	ldr	r2, [r7, #12]
 80036ca:	609a      	str	r2, [r3, #8]
}
 80036cc:	bf00      	nop
 80036ce:	3714      	adds	r7, #20
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036d8:	b480      	push	{r7}
 80036da:	b087      	sub	sp, #28
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
 80036e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	021a      	lsls	r2, r3, #8
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	431a      	orrs	r2, r3
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	4313      	orrs	r3, r2
 8003700:	697a      	ldr	r2, [r7, #20]
 8003702:	4313      	orrs	r3, r2
 8003704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	609a      	str	r2, [r3, #8]
}
 800370c:	bf00      	nop
 800370e:	371c      	adds	r7, #28
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003718:	b480      	push	{r7}
 800371a:	b087      	sub	sp, #28
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	f003 031f 	and.w	r3, r3, #31
 800372a:	2201      	movs	r2, #1
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6a1a      	ldr	r2, [r3, #32]
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	43db      	mvns	r3, r3
 800373a:	401a      	ands	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6a1a      	ldr	r2, [r3, #32]
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	f003 031f 	and.w	r3, r3, #31
 800374a:	6879      	ldr	r1, [r7, #4]
 800374c:	fa01 f303 	lsl.w	r3, r1, r3
 8003750:	431a      	orrs	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	621a      	str	r2, [r3, #32]
}
 8003756:	bf00      	nop
 8003758:	371c      	adds	r7, #28
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
	...

08003764 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003764:	b480      	push	{r7}
 8003766:	b085      	sub	sp, #20
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003774:	2b01      	cmp	r3, #1
 8003776:	d101      	bne.n	800377c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003778:	2302      	movs	r3, #2
 800377a:	e05a      	b.n	8003832 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2202      	movs	r2, #2
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a21      	ldr	r2, [pc, #132]	; (8003840 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d022      	beq.n	8003806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037c8:	d01d      	beq.n	8003806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a1d      	ldr	r2, [pc, #116]	; (8003844 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d018      	beq.n	8003806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a1b      	ldr	r2, [pc, #108]	; (8003848 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d013      	beq.n	8003806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a1a      	ldr	r2, [pc, #104]	; (800384c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d00e      	beq.n	8003806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a18      	ldr	r2, [pc, #96]	; (8003850 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d009      	beq.n	8003806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a17      	ldr	r2, [pc, #92]	; (8003854 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d004      	beq.n	8003806 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a15      	ldr	r2, [pc, #84]	; (8003858 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d10c      	bne.n	8003820 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800380c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	68ba      	ldr	r2, [r7, #8]
 8003814:	4313      	orrs	r3, r2
 8003816:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3714      	adds	r7, #20
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	40010000 	.word	0x40010000
 8003844:	40000400 	.word	0x40000400
 8003848:	40000800 	.word	0x40000800
 800384c:	40000c00 	.word	0x40000c00
 8003850:	40010400 	.word	0x40010400
 8003854:	40014000 	.word	0x40014000
 8003858:	40001800 	.word	0x40001800

0800385c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d101      	bne.n	8003896 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e03f      	b.n	8003916 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d106      	bne.n	80038b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7fd fdf6 	bl	800149c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2224      	movs	r2, #36	; 0x24
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68da      	ldr	r2, [r3, #12]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f000 f929 	bl	8003b20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	691a      	ldr	r2, [r3, #16]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	695a      	ldr	r2, [r3, #20]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68da      	ldr	r2, [r3, #12]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2220      	movs	r2, #32
 8003908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2220      	movs	r2, #32
 8003910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}

0800391e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800391e:	b580      	push	{r7, lr}
 8003920:	b08a      	sub	sp, #40	; 0x28
 8003922:	af02      	add	r7, sp, #8
 8003924:	60f8      	str	r0, [r7, #12]
 8003926:	60b9      	str	r1, [r7, #8]
 8003928:	603b      	str	r3, [r7, #0]
 800392a:	4613      	mov	r3, r2
 800392c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800392e:	2300      	movs	r3, #0
 8003930:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003938:	b2db      	uxtb	r3, r3
 800393a:	2b20      	cmp	r3, #32
 800393c:	d17c      	bne.n	8003a38 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d002      	beq.n	800394a <HAL_UART_Transmit+0x2c>
 8003944:	88fb      	ldrh	r3, [r7, #6]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e075      	b.n	8003a3a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003954:	2b01      	cmp	r3, #1
 8003956:	d101      	bne.n	800395c <HAL_UART_Transmit+0x3e>
 8003958:	2302      	movs	r3, #2
 800395a:	e06e      	b.n	8003a3a <HAL_UART_Transmit+0x11c>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2221      	movs	r2, #33	; 0x21
 800396e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003972:	f7fd ff77 	bl	8001864 <HAL_GetTick>
 8003976:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	88fa      	ldrh	r2, [r7, #6]
 800397c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	88fa      	ldrh	r2, [r7, #6]
 8003982:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800398c:	d108      	bne.n	80039a0 <HAL_UART_Transmit+0x82>
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d104      	bne.n	80039a0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003996:	2300      	movs	r3, #0
 8003998:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	61bb      	str	r3, [r7, #24]
 800399e:	e003      	b.n	80039a8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039a4:	2300      	movs	r3, #0
 80039a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80039b0:	e02a      	b.n	8003a08 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	2200      	movs	r2, #0
 80039ba:	2180      	movs	r1, #128	; 0x80
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 f840 	bl	8003a42 <UART_WaitOnFlagUntilTimeout>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e036      	b.n	8003a3a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d10b      	bne.n	80039ea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	881b      	ldrh	r3, [r3, #0]
 80039d6:	461a      	mov	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	3302      	adds	r3, #2
 80039e6:	61bb      	str	r3, [r7, #24]
 80039e8:	e007      	b.n	80039fa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	781a      	ldrb	r2, [r3, #0]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	3301      	adds	r3, #1
 80039f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	3b01      	subs	r3, #1
 8003a02:	b29a      	uxth	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d1cf      	bne.n	80039b2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	2140      	movs	r1, #64	; 0x40
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 f810 	bl	8003a42 <UART_WaitOnFlagUntilTimeout>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d001      	beq.n	8003a2c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003a28:	2303      	movs	r3, #3
 8003a2a:	e006      	b.n	8003a3a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2220      	movs	r2, #32
 8003a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003a34:	2300      	movs	r3, #0
 8003a36:	e000      	b.n	8003a3a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003a38:	2302      	movs	r3, #2
  }
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3720      	adds	r7, #32
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b090      	sub	sp, #64	; 0x40
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	60f8      	str	r0, [r7, #12]
 8003a4a:	60b9      	str	r1, [r7, #8]
 8003a4c:	603b      	str	r3, [r7, #0]
 8003a4e:	4613      	mov	r3, r2
 8003a50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a52:	e050      	b.n	8003af6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a5a:	d04c      	beq.n	8003af6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003a5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d007      	beq.n	8003a72 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a62:	f7fd feff 	bl	8001864 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d241      	bcs.n	8003af6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	330c      	adds	r3, #12
 8003a78:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a7c:	e853 3f00 	ldrex	r3, [r3]
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a84:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003a88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	330c      	adds	r3, #12
 8003a90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a92:	637a      	str	r2, [r7, #52]	; 0x34
 8003a94:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a96:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003a98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003a9a:	e841 2300 	strex	r3, r2, [r1]
 8003a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1e5      	bne.n	8003a72 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	3314      	adds	r3, #20
 8003aac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	e853 3f00 	ldrex	r3, [r3]
 8003ab4:	613b      	str	r3, [r7, #16]
   return(result);
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f023 0301 	bic.w	r3, r3, #1
 8003abc:	63bb      	str	r3, [r7, #56]	; 0x38
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	3314      	adds	r3, #20
 8003ac4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ac6:	623a      	str	r2, [r7, #32]
 8003ac8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aca:	69f9      	ldr	r1, [r7, #28]
 8003acc:	6a3a      	ldr	r2, [r7, #32]
 8003ace:	e841 2300 	strex	r3, r2, [r1]
 8003ad2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1e5      	bne.n	8003aa6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2220      	movs	r2, #32
 8003ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e00f      	b.n	8003b16 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	4013      	ands	r3, r2
 8003b00:	68ba      	ldr	r2, [r7, #8]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	bf0c      	ite	eq
 8003b06:	2301      	moveq	r3, #1
 8003b08:	2300      	movne	r3, #0
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	79fb      	ldrb	r3, [r7, #7]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d09f      	beq.n	8003a54 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b14:	2300      	movs	r3, #0
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3740      	adds	r7, #64	; 0x40
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
	...

08003b20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b24:	b0c0      	sub	sp, #256	; 0x100
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	691b      	ldr	r3, [r3, #16]
 8003b34:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b3c:	68d9      	ldr	r1, [r3, #12]
 8003b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	ea40 0301 	orr.w	r3, r0, r1
 8003b48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	431a      	orrs	r2, r3
 8003b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003b78:	f021 010c 	bic.w	r1, r1, #12
 8003b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b86:	430b      	orrs	r3, r1
 8003b88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b9a:	6999      	ldr	r1, [r3, #24]
 8003b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	ea40 0301 	orr.w	r3, r0, r1
 8003ba6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	4b8f      	ldr	r3, [pc, #572]	; (8003dec <UART_SetConfig+0x2cc>)
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d005      	beq.n	8003bc0 <UART_SetConfig+0xa0>
 8003bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	4b8d      	ldr	r3, [pc, #564]	; (8003df0 <UART_SetConfig+0x2d0>)
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d104      	bne.n	8003bca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003bc0:	f7fe fe20 	bl	8002804 <HAL_RCC_GetPCLK2Freq>
 8003bc4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003bc8:	e003      	b.n	8003bd2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003bca:	f7fe fe07 	bl	80027dc <HAL_RCC_GetPCLK1Freq>
 8003bce:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bd6:	69db      	ldr	r3, [r3, #28]
 8003bd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bdc:	f040 810c 	bne.w	8003df8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003be0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003be4:	2200      	movs	r2, #0
 8003be6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003bea:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003bee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003bf2:	4622      	mov	r2, r4
 8003bf4:	462b      	mov	r3, r5
 8003bf6:	1891      	adds	r1, r2, r2
 8003bf8:	65b9      	str	r1, [r7, #88]	; 0x58
 8003bfa:	415b      	adcs	r3, r3
 8003bfc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003bfe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003c02:	4621      	mov	r1, r4
 8003c04:	eb12 0801 	adds.w	r8, r2, r1
 8003c08:	4629      	mov	r1, r5
 8003c0a:	eb43 0901 	adc.w	r9, r3, r1
 8003c0e:	f04f 0200 	mov.w	r2, #0
 8003c12:	f04f 0300 	mov.w	r3, #0
 8003c16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c22:	4690      	mov	r8, r2
 8003c24:	4699      	mov	r9, r3
 8003c26:	4623      	mov	r3, r4
 8003c28:	eb18 0303 	adds.w	r3, r8, r3
 8003c2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003c30:	462b      	mov	r3, r5
 8003c32:	eb49 0303 	adc.w	r3, r9, r3
 8003c36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003c46:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003c4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003c4e:	460b      	mov	r3, r1
 8003c50:	18db      	adds	r3, r3, r3
 8003c52:	653b      	str	r3, [r7, #80]	; 0x50
 8003c54:	4613      	mov	r3, r2
 8003c56:	eb42 0303 	adc.w	r3, r2, r3
 8003c5a:	657b      	str	r3, [r7, #84]	; 0x54
 8003c5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003c60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003c64:	f7fd f800 	bl	8000c68 <__aeabi_uldivmod>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	4b61      	ldr	r3, [pc, #388]	; (8003df4 <UART_SetConfig+0x2d4>)
 8003c6e:	fba3 2302 	umull	r2, r3, r3, r2
 8003c72:	095b      	lsrs	r3, r3, #5
 8003c74:	011c      	lsls	r4, r3, #4
 8003c76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003c80:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003c84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003c88:	4642      	mov	r2, r8
 8003c8a:	464b      	mov	r3, r9
 8003c8c:	1891      	adds	r1, r2, r2
 8003c8e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003c90:	415b      	adcs	r3, r3
 8003c92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003c98:	4641      	mov	r1, r8
 8003c9a:	eb12 0a01 	adds.w	sl, r2, r1
 8003c9e:	4649      	mov	r1, r9
 8003ca0:	eb43 0b01 	adc.w	fp, r3, r1
 8003ca4:	f04f 0200 	mov.w	r2, #0
 8003ca8:	f04f 0300 	mov.w	r3, #0
 8003cac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003cb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003cb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003cb8:	4692      	mov	sl, r2
 8003cba:	469b      	mov	fp, r3
 8003cbc:	4643      	mov	r3, r8
 8003cbe:	eb1a 0303 	adds.w	r3, sl, r3
 8003cc2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003cc6:	464b      	mov	r3, r9
 8003cc8:	eb4b 0303 	adc.w	r3, fp, r3
 8003ccc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003cdc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003ce0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	18db      	adds	r3, r3, r3
 8003ce8:	643b      	str	r3, [r7, #64]	; 0x40
 8003cea:	4613      	mov	r3, r2
 8003cec:	eb42 0303 	adc.w	r3, r2, r3
 8003cf0:	647b      	str	r3, [r7, #68]	; 0x44
 8003cf2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003cf6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003cfa:	f7fc ffb5 	bl	8000c68 <__aeabi_uldivmod>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	460b      	mov	r3, r1
 8003d02:	4611      	mov	r1, r2
 8003d04:	4b3b      	ldr	r3, [pc, #236]	; (8003df4 <UART_SetConfig+0x2d4>)
 8003d06:	fba3 2301 	umull	r2, r3, r3, r1
 8003d0a:	095b      	lsrs	r3, r3, #5
 8003d0c:	2264      	movs	r2, #100	; 0x64
 8003d0e:	fb02 f303 	mul.w	r3, r2, r3
 8003d12:	1acb      	subs	r3, r1, r3
 8003d14:	00db      	lsls	r3, r3, #3
 8003d16:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003d1a:	4b36      	ldr	r3, [pc, #216]	; (8003df4 <UART_SetConfig+0x2d4>)
 8003d1c:	fba3 2302 	umull	r2, r3, r3, r2
 8003d20:	095b      	lsrs	r3, r3, #5
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003d28:	441c      	add	r4, r3
 8003d2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003d34:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003d38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003d3c:	4642      	mov	r2, r8
 8003d3e:	464b      	mov	r3, r9
 8003d40:	1891      	adds	r1, r2, r2
 8003d42:	63b9      	str	r1, [r7, #56]	; 0x38
 8003d44:	415b      	adcs	r3, r3
 8003d46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003d4c:	4641      	mov	r1, r8
 8003d4e:	1851      	adds	r1, r2, r1
 8003d50:	6339      	str	r1, [r7, #48]	; 0x30
 8003d52:	4649      	mov	r1, r9
 8003d54:	414b      	adcs	r3, r1
 8003d56:	637b      	str	r3, [r7, #52]	; 0x34
 8003d58:	f04f 0200 	mov.w	r2, #0
 8003d5c:	f04f 0300 	mov.w	r3, #0
 8003d60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003d64:	4659      	mov	r1, fp
 8003d66:	00cb      	lsls	r3, r1, #3
 8003d68:	4651      	mov	r1, sl
 8003d6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d6e:	4651      	mov	r1, sl
 8003d70:	00ca      	lsls	r2, r1, #3
 8003d72:	4610      	mov	r0, r2
 8003d74:	4619      	mov	r1, r3
 8003d76:	4603      	mov	r3, r0
 8003d78:	4642      	mov	r2, r8
 8003d7a:	189b      	adds	r3, r3, r2
 8003d7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003d80:	464b      	mov	r3, r9
 8003d82:	460a      	mov	r2, r1
 8003d84:	eb42 0303 	adc.w	r3, r2, r3
 8003d88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003d98:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003d9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003da0:	460b      	mov	r3, r1
 8003da2:	18db      	adds	r3, r3, r3
 8003da4:	62bb      	str	r3, [r7, #40]	; 0x28
 8003da6:	4613      	mov	r3, r2
 8003da8:	eb42 0303 	adc.w	r3, r2, r3
 8003dac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003db2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003db6:	f7fc ff57 	bl	8000c68 <__aeabi_uldivmod>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	4b0d      	ldr	r3, [pc, #52]	; (8003df4 <UART_SetConfig+0x2d4>)
 8003dc0:	fba3 1302 	umull	r1, r3, r3, r2
 8003dc4:	095b      	lsrs	r3, r3, #5
 8003dc6:	2164      	movs	r1, #100	; 0x64
 8003dc8:	fb01 f303 	mul.w	r3, r1, r3
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	00db      	lsls	r3, r3, #3
 8003dd0:	3332      	adds	r3, #50	; 0x32
 8003dd2:	4a08      	ldr	r2, [pc, #32]	; (8003df4 <UART_SetConfig+0x2d4>)
 8003dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd8:	095b      	lsrs	r3, r3, #5
 8003dda:	f003 0207 	and.w	r2, r3, #7
 8003dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4422      	add	r2, r4
 8003de6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003de8:	e106      	b.n	8003ff8 <UART_SetConfig+0x4d8>
 8003dea:	bf00      	nop
 8003dec:	40011000 	.word	0x40011000
 8003df0:	40011400 	.word	0x40011400
 8003df4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003df8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003e02:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003e06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003e0a:	4642      	mov	r2, r8
 8003e0c:	464b      	mov	r3, r9
 8003e0e:	1891      	adds	r1, r2, r2
 8003e10:	6239      	str	r1, [r7, #32]
 8003e12:	415b      	adcs	r3, r3
 8003e14:	627b      	str	r3, [r7, #36]	; 0x24
 8003e16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e1a:	4641      	mov	r1, r8
 8003e1c:	1854      	adds	r4, r2, r1
 8003e1e:	4649      	mov	r1, r9
 8003e20:	eb43 0501 	adc.w	r5, r3, r1
 8003e24:	f04f 0200 	mov.w	r2, #0
 8003e28:	f04f 0300 	mov.w	r3, #0
 8003e2c:	00eb      	lsls	r3, r5, #3
 8003e2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e32:	00e2      	lsls	r2, r4, #3
 8003e34:	4614      	mov	r4, r2
 8003e36:	461d      	mov	r5, r3
 8003e38:	4643      	mov	r3, r8
 8003e3a:	18e3      	adds	r3, r4, r3
 8003e3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003e40:	464b      	mov	r3, r9
 8003e42:	eb45 0303 	adc.w	r3, r5, r3
 8003e46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003e56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003e5a:	f04f 0200 	mov.w	r2, #0
 8003e5e:	f04f 0300 	mov.w	r3, #0
 8003e62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003e66:	4629      	mov	r1, r5
 8003e68:	008b      	lsls	r3, r1, #2
 8003e6a:	4621      	mov	r1, r4
 8003e6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e70:	4621      	mov	r1, r4
 8003e72:	008a      	lsls	r2, r1, #2
 8003e74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003e78:	f7fc fef6 	bl	8000c68 <__aeabi_uldivmod>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	460b      	mov	r3, r1
 8003e80:	4b60      	ldr	r3, [pc, #384]	; (8004004 <UART_SetConfig+0x4e4>)
 8003e82:	fba3 2302 	umull	r2, r3, r3, r2
 8003e86:	095b      	lsrs	r3, r3, #5
 8003e88:	011c      	lsls	r4, r3, #4
 8003e8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003e94:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003e98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003e9c:	4642      	mov	r2, r8
 8003e9e:	464b      	mov	r3, r9
 8003ea0:	1891      	adds	r1, r2, r2
 8003ea2:	61b9      	str	r1, [r7, #24]
 8003ea4:	415b      	adcs	r3, r3
 8003ea6:	61fb      	str	r3, [r7, #28]
 8003ea8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003eac:	4641      	mov	r1, r8
 8003eae:	1851      	adds	r1, r2, r1
 8003eb0:	6139      	str	r1, [r7, #16]
 8003eb2:	4649      	mov	r1, r9
 8003eb4:	414b      	adcs	r3, r1
 8003eb6:	617b      	str	r3, [r7, #20]
 8003eb8:	f04f 0200 	mov.w	r2, #0
 8003ebc:	f04f 0300 	mov.w	r3, #0
 8003ec0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ec4:	4659      	mov	r1, fp
 8003ec6:	00cb      	lsls	r3, r1, #3
 8003ec8:	4651      	mov	r1, sl
 8003eca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ece:	4651      	mov	r1, sl
 8003ed0:	00ca      	lsls	r2, r1, #3
 8003ed2:	4610      	mov	r0, r2
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	4642      	mov	r2, r8
 8003eda:	189b      	adds	r3, r3, r2
 8003edc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ee0:	464b      	mov	r3, r9
 8003ee2:	460a      	mov	r2, r1
 8003ee4:	eb42 0303 	adc.w	r3, r2, r3
 8003ee8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	67bb      	str	r3, [r7, #120]	; 0x78
 8003ef6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	f04f 0300 	mov.w	r3, #0
 8003f00:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003f04:	4649      	mov	r1, r9
 8003f06:	008b      	lsls	r3, r1, #2
 8003f08:	4641      	mov	r1, r8
 8003f0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f0e:	4641      	mov	r1, r8
 8003f10:	008a      	lsls	r2, r1, #2
 8003f12:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003f16:	f7fc fea7 	bl	8000c68 <__aeabi_uldivmod>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	4611      	mov	r1, r2
 8003f20:	4b38      	ldr	r3, [pc, #224]	; (8004004 <UART_SetConfig+0x4e4>)
 8003f22:	fba3 2301 	umull	r2, r3, r3, r1
 8003f26:	095b      	lsrs	r3, r3, #5
 8003f28:	2264      	movs	r2, #100	; 0x64
 8003f2a:	fb02 f303 	mul.w	r3, r2, r3
 8003f2e:	1acb      	subs	r3, r1, r3
 8003f30:	011b      	lsls	r3, r3, #4
 8003f32:	3332      	adds	r3, #50	; 0x32
 8003f34:	4a33      	ldr	r2, [pc, #204]	; (8004004 <UART_SetConfig+0x4e4>)
 8003f36:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3a:	095b      	lsrs	r3, r3, #5
 8003f3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f40:	441c      	add	r4, r3
 8003f42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f46:	2200      	movs	r2, #0
 8003f48:	673b      	str	r3, [r7, #112]	; 0x70
 8003f4a:	677a      	str	r2, [r7, #116]	; 0x74
 8003f4c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003f50:	4642      	mov	r2, r8
 8003f52:	464b      	mov	r3, r9
 8003f54:	1891      	adds	r1, r2, r2
 8003f56:	60b9      	str	r1, [r7, #8]
 8003f58:	415b      	adcs	r3, r3
 8003f5a:	60fb      	str	r3, [r7, #12]
 8003f5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f60:	4641      	mov	r1, r8
 8003f62:	1851      	adds	r1, r2, r1
 8003f64:	6039      	str	r1, [r7, #0]
 8003f66:	4649      	mov	r1, r9
 8003f68:	414b      	adcs	r3, r1
 8003f6a:	607b      	str	r3, [r7, #4]
 8003f6c:	f04f 0200 	mov.w	r2, #0
 8003f70:	f04f 0300 	mov.w	r3, #0
 8003f74:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f78:	4659      	mov	r1, fp
 8003f7a:	00cb      	lsls	r3, r1, #3
 8003f7c:	4651      	mov	r1, sl
 8003f7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f82:	4651      	mov	r1, sl
 8003f84:	00ca      	lsls	r2, r1, #3
 8003f86:	4610      	mov	r0, r2
 8003f88:	4619      	mov	r1, r3
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	4642      	mov	r2, r8
 8003f8e:	189b      	adds	r3, r3, r2
 8003f90:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f92:	464b      	mov	r3, r9
 8003f94:	460a      	mov	r2, r1
 8003f96:	eb42 0303 	adc.w	r3, r2, r3
 8003f9a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	663b      	str	r3, [r7, #96]	; 0x60
 8003fa6:	667a      	str	r2, [r7, #100]	; 0x64
 8003fa8:	f04f 0200 	mov.w	r2, #0
 8003fac:	f04f 0300 	mov.w	r3, #0
 8003fb0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003fb4:	4649      	mov	r1, r9
 8003fb6:	008b      	lsls	r3, r1, #2
 8003fb8:	4641      	mov	r1, r8
 8003fba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fbe:	4641      	mov	r1, r8
 8003fc0:	008a      	lsls	r2, r1, #2
 8003fc2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003fc6:	f7fc fe4f 	bl	8000c68 <__aeabi_uldivmod>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	460b      	mov	r3, r1
 8003fce:	4b0d      	ldr	r3, [pc, #52]	; (8004004 <UART_SetConfig+0x4e4>)
 8003fd0:	fba3 1302 	umull	r1, r3, r3, r2
 8003fd4:	095b      	lsrs	r3, r3, #5
 8003fd6:	2164      	movs	r1, #100	; 0x64
 8003fd8:	fb01 f303 	mul.w	r3, r1, r3
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	011b      	lsls	r3, r3, #4
 8003fe0:	3332      	adds	r3, #50	; 0x32
 8003fe2:	4a08      	ldr	r2, [pc, #32]	; (8004004 <UART_SetConfig+0x4e4>)
 8003fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe8:	095b      	lsrs	r3, r3, #5
 8003fea:	f003 020f 	and.w	r2, r3, #15
 8003fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4422      	add	r2, r4
 8003ff6:	609a      	str	r2, [r3, #8]
}
 8003ff8:	bf00      	nop
 8003ffa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003ffe:	46bd      	mov	sp, r7
 8004000:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004004:	51eb851f 	.word	0x51eb851f

08004008 <__cvt>:
 8004008:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800400c:	ec55 4b10 	vmov	r4, r5, d0
 8004010:	2d00      	cmp	r5, #0
 8004012:	460e      	mov	r6, r1
 8004014:	4619      	mov	r1, r3
 8004016:	462b      	mov	r3, r5
 8004018:	bfbb      	ittet	lt
 800401a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800401e:	461d      	movlt	r5, r3
 8004020:	2300      	movge	r3, #0
 8004022:	232d      	movlt	r3, #45	; 0x2d
 8004024:	700b      	strb	r3, [r1, #0]
 8004026:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004028:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800402c:	4691      	mov	r9, r2
 800402e:	f023 0820 	bic.w	r8, r3, #32
 8004032:	bfbc      	itt	lt
 8004034:	4622      	movlt	r2, r4
 8004036:	4614      	movlt	r4, r2
 8004038:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800403c:	d005      	beq.n	800404a <__cvt+0x42>
 800403e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004042:	d100      	bne.n	8004046 <__cvt+0x3e>
 8004044:	3601      	adds	r6, #1
 8004046:	2102      	movs	r1, #2
 8004048:	e000      	b.n	800404c <__cvt+0x44>
 800404a:	2103      	movs	r1, #3
 800404c:	ab03      	add	r3, sp, #12
 800404e:	9301      	str	r3, [sp, #4]
 8004050:	ab02      	add	r3, sp, #8
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	ec45 4b10 	vmov	d0, r4, r5
 8004058:	4653      	mov	r3, sl
 800405a:	4632      	mov	r2, r6
 800405c:	f000 fe68 	bl	8004d30 <_dtoa_r>
 8004060:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004064:	4607      	mov	r7, r0
 8004066:	d102      	bne.n	800406e <__cvt+0x66>
 8004068:	f019 0f01 	tst.w	r9, #1
 800406c:	d022      	beq.n	80040b4 <__cvt+0xac>
 800406e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004072:	eb07 0906 	add.w	r9, r7, r6
 8004076:	d110      	bne.n	800409a <__cvt+0x92>
 8004078:	783b      	ldrb	r3, [r7, #0]
 800407a:	2b30      	cmp	r3, #48	; 0x30
 800407c:	d10a      	bne.n	8004094 <__cvt+0x8c>
 800407e:	2200      	movs	r2, #0
 8004080:	2300      	movs	r3, #0
 8004082:	4620      	mov	r0, r4
 8004084:	4629      	mov	r1, r5
 8004086:	f7fc fd2f 	bl	8000ae8 <__aeabi_dcmpeq>
 800408a:	b918      	cbnz	r0, 8004094 <__cvt+0x8c>
 800408c:	f1c6 0601 	rsb	r6, r6, #1
 8004090:	f8ca 6000 	str.w	r6, [sl]
 8004094:	f8da 3000 	ldr.w	r3, [sl]
 8004098:	4499      	add	r9, r3
 800409a:	2200      	movs	r2, #0
 800409c:	2300      	movs	r3, #0
 800409e:	4620      	mov	r0, r4
 80040a0:	4629      	mov	r1, r5
 80040a2:	f7fc fd21 	bl	8000ae8 <__aeabi_dcmpeq>
 80040a6:	b108      	cbz	r0, 80040ac <__cvt+0xa4>
 80040a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80040ac:	2230      	movs	r2, #48	; 0x30
 80040ae:	9b03      	ldr	r3, [sp, #12]
 80040b0:	454b      	cmp	r3, r9
 80040b2:	d307      	bcc.n	80040c4 <__cvt+0xbc>
 80040b4:	9b03      	ldr	r3, [sp, #12]
 80040b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040b8:	1bdb      	subs	r3, r3, r7
 80040ba:	4638      	mov	r0, r7
 80040bc:	6013      	str	r3, [r2, #0]
 80040be:	b004      	add	sp, #16
 80040c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040c4:	1c59      	adds	r1, r3, #1
 80040c6:	9103      	str	r1, [sp, #12]
 80040c8:	701a      	strb	r2, [r3, #0]
 80040ca:	e7f0      	b.n	80040ae <__cvt+0xa6>

080040cc <__exponent>:
 80040cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040ce:	4603      	mov	r3, r0
 80040d0:	2900      	cmp	r1, #0
 80040d2:	bfb8      	it	lt
 80040d4:	4249      	neglt	r1, r1
 80040d6:	f803 2b02 	strb.w	r2, [r3], #2
 80040da:	bfb4      	ite	lt
 80040dc:	222d      	movlt	r2, #45	; 0x2d
 80040de:	222b      	movge	r2, #43	; 0x2b
 80040e0:	2909      	cmp	r1, #9
 80040e2:	7042      	strb	r2, [r0, #1]
 80040e4:	dd2a      	ble.n	800413c <__exponent+0x70>
 80040e6:	f10d 0207 	add.w	r2, sp, #7
 80040ea:	4617      	mov	r7, r2
 80040ec:	260a      	movs	r6, #10
 80040ee:	4694      	mov	ip, r2
 80040f0:	fb91 f5f6 	sdiv	r5, r1, r6
 80040f4:	fb06 1415 	mls	r4, r6, r5, r1
 80040f8:	3430      	adds	r4, #48	; 0x30
 80040fa:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80040fe:	460c      	mov	r4, r1
 8004100:	2c63      	cmp	r4, #99	; 0x63
 8004102:	f102 32ff 	add.w	r2, r2, #4294967295
 8004106:	4629      	mov	r1, r5
 8004108:	dcf1      	bgt.n	80040ee <__exponent+0x22>
 800410a:	3130      	adds	r1, #48	; 0x30
 800410c:	f1ac 0402 	sub.w	r4, ip, #2
 8004110:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004114:	1c41      	adds	r1, r0, #1
 8004116:	4622      	mov	r2, r4
 8004118:	42ba      	cmp	r2, r7
 800411a:	d30a      	bcc.n	8004132 <__exponent+0x66>
 800411c:	f10d 0209 	add.w	r2, sp, #9
 8004120:	eba2 020c 	sub.w	r2, r2, ip
 8004124:	42bc      	cmp	r4, r7
 8004126:	bf88      	it	hi
 8004128:	2200      	movhi	r2, #0
 800412a:	4413      	add	r3, r2
 800412c:	1a18      	subs	r0, r3, r0
 800412e:	b003      	add	sp, #12
 8004130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004132:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004136:	f801 5f01 	strb.w	r5, [r1, #1]!
 800413a:	e7ed      	b.n	8004118 <__exponent+0x4c>
 800413c:	2330      	movs	r3, #48	; 0x30
 800413e:	3130      	adds	r1, #48	; 0x30
 8004140:	7083      	strb	r3, [r0, #2]
 8004142:	70c1      	strb	r1, [r0, #3]
 8004144:	1d03      	adds	r3, r0, #4
 8004146:	e7f1      	b.n	800412c <__exponent+0x60>

08004148 <_printf_float>:
 8004148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800414c:	ed2d 8b02 	vpush	{d8}
 8004150:	b08d      	sub	sp, #52	; 0x34
 8004152:	460c      	mov	r4, r1
 8004154:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004158:	4616      	mov	r6, r2
 800415a:	461f      	mov	r7, r3
 800415c:	4605      	mov	r5, r0
 800415e:	f000 fce7 	bl	8004b30 <_localeconv_r>
 8004162:	f8d0 a000 	ldr.w	sl, [r0]
 8004166:	4650      	mov	r0, sl
 8004168:	f7fc f892 	bl	8000290 <strlen>
 800416c:	2300      	movs	r3, #0
 800416e:	930a      	str	r3, [sp, #40]	; 0x28
 8004170:	6823      	ldr	r3, [r4, #0]
 8004172:	9305      	str	r3, [sp, #20]
 8004174:	f8d8 3000 	ldr.w	r3, [r8]
 8004178:	f894 b018 	ldrb.w	fp, [r4, #24]
 800417c:	3307      	adds	r3, #7
 800417e:	f023 0307 	bic.w	r3, r3, #7
 8004182:	f103 0208 	add.w	r2, r3, #8
 8004186:	f8c8 2000 	str.w	r2, [r8]
 800418a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800418e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004192:	9307      	str	r3, [sp, #28]
 8004194:	f8cd 8018 	str.w	r8, [sp, #24]
 8004198:	ee08 0a10 	vmov	s16, r0
 800419c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80041a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80041a4:	4b9e      	ldr	r3, [pc, #632]	; (8004420 <_printf_float+0x2d8>)
 80041a6:	f04f 32ff 	mov.w	r2, #4294967295
 80041aa:	f7fc fccf 	bl	8000b4c <__aeabi_dcmpun>
 80041ae:	bb88      	cbnz	r0, 8004214 <_printf_float+0xcc>
 80041b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80041b4:	4b9a      	ldr	r3, [pc, #616]	; (8004420 <_printf_float+0x2d8>)
 80041b6:	f04f 32ff 	mov.w	r2, #4294967295
 80041ba:	f7fc fca9 	bl	8000b10 <__aeabi_dcmple>
 80041be:	bb48      	cbnz	r0, 8004214 <_printf_float+0xcc>
 80041c0:	2200      	movs	r2, #0
 80041c2:	2300      	movs	r3, #0
 80041c4:	4640      	mov	r0, r8
 80041c6:	4649      	mov	r1, r9
 80041c8:	f7fc fc98 	bl	8000afc <__aeabi_dcmplt>
 80041cc:	b110      	cbz	r0, 80041d4 <_printf_float+0x8c>
 80041ce:	232d      	movs	r3, #45	; 0x2d
 80041d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041d4:	4a93      	ldr	r2, [pc, #588]	; (8004424 <_printf_float+0x2dc>)
 80041d6:	4b94      	ldr	r3, [pc, #592]	; (8004428 <_printf_float+0x2e0>)
 80041d8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80041dc:	bf94      	ite	ls
 80041de:	4690      	movls	r8, r2
 80041e0:	4698      	movhi	r8, r3
 80041e2:	2303      	movs	r3, #3
 80041e4:	6123      	str	r3, [r4, #16]
 80041e6:	9b05      	ldr	r3, [sp, #20]
 80041e8:	f023 0304 	bic.w	r3, r3, #4
 80041ec:	6023      	str	r3, [r4, #0]
 80041ee:	f04f 0900 	mov.w	r9, #0
 80041f2:	9700      	str	r7, [sp, #0]
 80041f4:	4633      	mov	r3, r6
 80041f6:	aa0b      	add	r2, sp, #44	; 0x2c
 80041f8:	4621      	mov	r1, r4
 80041fa:	4628      	mov	r0, r5
 80041fc:	f000 f9da 	bl	80045b4 <_printf_common>
 8004200:	3001      	adds	r0, #1
 8004202:	f040 8090 	bne.w	8004326 <_printf_float+0x1de>
 8004206:	f04f 30ff 	mov.w	r0, #4294967295
 800420a:	b00d      	add	sp, #52	; 0x34
 800420c:	ecbd 8b02 	vpop	{d8}
 8004210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004214:	4642      	mov	r2, r8
 8004216:	464b      	mov	r3, r9
 8004218:	4640      	mov	r0, r8
 800421a:	4649      	mov	r1, r9
 800421c:	f7fc fc96 	bl	8000b4c <__aeabi_dcmpun>
 8004220:	b140      	cbz	r0, 8004234 <_printf_float+0xec>
 8004222:	464b      	mov	r3, r9
 8004224:	2b00      	cmp	r3, #0
 8004226:	bfbc      	itt	lt
 8004228:	232d      	movlt	r3, #45	; 0x2d
 800422a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800422e:	4a7f      	ldr	r2, [pc, #508]	; (800442c <_printf_float+0x2e4>)
 8004230:	4b7f      	ldr	r3, [pc, #508]	; (8004430 <_printf_float+0x2e8>)
 8004232:	e7d1      	b.n	80041d8 <_printf_float+0x90>
 8004234:	6863      	ldr	r3, [r4, #4]
 8004236:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800423a:	9206      	str	r2, [sp, #24]
 800423c:	1c5a      	adds	r2, r3, #1
 800423e:	d13f      	bne.n	80042c0 <_printf_float+0x178>
 8004240:	2306      	movs	r3, #6
 8004242:	6063      	str	r3, [r4, #4]
 8004244:	9b05      	ldr	r3, [sp, #20]
 8004246:	6861      	ldr	r1, [r4, #4]
 8004248:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800424c:	2300      	movs	r3, #0
 800424e:	9303      	str	r3, [sp, #12]
 8004250:	ab0a      	add	r3, sp, #40	; 0x28
 8004252:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004256:	ab09      	add	r3, sp, #36	; 0x24
 8004258:	ec49 8b10 	vmov	d0, r8, r9
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	6022      	str	r2, [r4, #0]
 8004260:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004264:	4628      	mov	r0, r5
 8004266:	f7ff fecf 	bl	8004008 <__cvt>
 800426a:	9b06      	ldr	r3, [sp, #24]
 800426c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800426e:	2b47      	cmp	r3, #71	; 0x47
 8004270:	4680      	mov	r8, r0
 8004272:	d108      	bne.n	8004286 <_printf_float+0x13e>
 8004274:	1cc8      	adds	r0, r1, #3
 8004276:	db02      	blt.n	800427e <_printf_float+0x136>
 8004278:	6863      	ldr	r3, [r4, #4]
 800427a:	4299      	cmp	r1, r3
 800427c:	dd41      	ble.n	8004302 <_printf_float+0x1ba>
 800427e:	f1ab 0302 	sub.w	r3, fp, #2
 8004282:	fa5f fb83 	uxtb.w	fp, r3
 8004286:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800428a:	d820      	bhi.n	80042ce <_printf_float+0x186>
 800428c:	3901      	subs	r1, #1
 800428e:	465a      	mov	r2, fp
 8004290:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004294:	9109      	str	r1, [sp, #36]	; 0x24
 8004296:	f7ff ff19 	bl	80040cc <__exponent>
 800429a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800429c:	1813      	adds	r3, r2, r0
 800429e:	2a01      	cmp	r2, #1
 80042a0:	4681      	mov	r9, r0
 80042a2:	6123      	str	r3, [r4, #16]
 80042a4:	dc02      	bgt.n	80042ac <_printf_float+0x164>
 80042a6:	6822      	ldr	r2, [r4, #0]
 80042a8:	07d2      	lsls	r2, r2, #31
 80042aa:	d501      	bpl.n	80042b0 <_printf_float+0x168>
 80042ac:	3301      	adds	r3, #1
 80042ae:	6123      	str	r3, [r4, #16]
 80042b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d09c      	beq.n	80041f2 <_printf_float+0xaa>
 80042b8:	232d      	movs	r3, #45	; 0x2d
 80042ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042be:	e798      	b.n	80041f2 <_printf_float+0xaa>
 80042c0:	9a06      	ldr	r2, [sp, #24]
 80042c2:	2a47      	cmp	r2, #71	; 0x47
 80042c4:	d1be      	bne.n	8004244 <_printf_float+0xfc>
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1bc      	bne.n	8004244 <_printf_float+0xfc>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e7b9      	b.n	8004242 <_printf_float+0xfa>
 80042ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80042d2:	d118      	bne.n	8004306 <_printf_float+0x1be>
 80042d4:	2900      	cmp	r1, #0
 80042d6:	6863      	ldr	r3, [r4, #4]
 80042d8:	dd0b      	ble.n	80042f2 <_printf_float+0x1aa>
 80042da:	6121      	str	r1, [r4, #16]
 80042dc:	b913      	cbnz	r3, 80042e4 <_printf_float+0x19c>
 80042de:	6822      	ldr	r2, [r4, #0]
 80042e0:	07d0      	lsls	r0, r2, #31
 80042e2:	d502      	bpl.n	80042ea <_printf_float+0x1a2>
 80042e4:	3301      	adds	r3, #1
 80042e6:	440b      	add	r3, r1
 80042e8:	6123      	str	r3, [r4, #16]
 80042ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80042ec:	f04f 0900 	mov.w	r9, #0
 80042f0:	e7de      	b.n	80042b0 <_printf_float+0x168>
 80042f2:	b913      	cbnz	r3, 80042fa <_printf_float+0x1b2>
 80042f4:	6822      	ldr	r2, [r4, #0]
 80042f6:	07d2      	lsls	r2, r2, #31
 80042f8:	d501      	bpl.n	80042fe <_printf_float+0x1b6>
 80042fa:	3302      	adds	r3, #2
 80042fc:	e7f4      	b.n	80042e8 <_printf_float+0x1a0>
 80042fe:	2301      	movs	r3, #1
 8004300:	e7f2      	b.n	80042e8 <_printf_float+0x1a0>
 8004302:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004308:	4299      	cmp	r1, r3
 800430a:	db05      	blt.n	8004318 <_printf_float+0x1d0>
 800430c:	6823      	ldr	r3, [r4, #0]
 800430e:	6121      	str	r1, [r4, #16]
 8004310:	07d8      	lsls	r0, r3, #31
 8004312:	d5ea      	bpl.n	80042ea <_printf_float+0x1a2>
 8004314:	1c4b      	adds	r3, r1, #1
 8004316:	e7e7      	b.n	80042e8 <_printf_float+0x1a0>
 8004318:	2900      	cmp	r1, #0
 800431a:	bfd4      	ite	le
 800431c:	f1c1 0202 	rsble	r2, r1, #2
 8004320:	2201      	movgt	r2, #1
 8004322:	4413      	add	r3, r2
 8004324:	e7e0      	b.n	80042e8 <_printf_float+0x1a0>
 8004326:	6823      	ldr	r3, [r4, #0]
 8004328:	055a      	lsls	r2, r3, #21
 800432a:	d407      	bmi.n	800433c <_printf_float+0x1f4>
 800432c:	6923      	ldr	r3, [r4, #16]
 800432e:	4642      	mov	r2, r8
 8004330:	4631      	mov	r1, r6
 8004332:	4628      	mov	r0, r5
 8004334:	47b8      	blx	r7
 8004336:	3001      	adds	r0, #1
 8004338:	d12c      	bne.n	8004394 <_printf_float+0x24c>
 800433a:	e764      	b.n	8004206 <_printf_float+0xbe>
 800433c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004340:	f240 80e0 	bls.w	8004504 <_printf_float+0x3bc>
 8004344:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004348:	2200      	movs	r2, #0
 800434a:	2300      	movs	r3, #0
 800434c:	f7fc fbcc 	bl	8000ae8 <__aeabi_dcmpeq>
 8004350:	2800      	cmp	r0, #0
 8004352:	d034      	beq.n	80043be <_printf_float+0x276>
 8004354:	4a37      	ldr	r2, [pc, #220]	; (8004434 <_printf_float+0x2ec>)
 8004356:	2301      	movs	r3, #1
 8004358:	4631      	mov	r1, r6
 800435a:	4628      	mov	r0, r5
 800435c:	47b8      	blx	r7
 800435e:	3001      	adds	r0, #1
 8004360:	f43f af51 	beq.w	8004206 <_printf_float+0xbe>
 8004364:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004368:	429a      	cmp	r2, r3
 800436a:	db02      	blt.n	8004372 <_printf_float+0x22a>
 800436c:	6823      	ldr	r3, [r4, #0]
 800436e:	07d8      	lsls	r0, r3, #31
 8004370:	d510      	bpl.n	8004394 <_printf_float+0x24c>
 8004372:	ee18 3a10 	vmov	r3, s16
 8004376:	4652      	mov	r2, sl
 8004378:	4631      	mov	r1, r6
 800437a:	4628      	mov	r0, r5
 800437c:	47b8      	blx	r7
 800437e:	3001      	adds	r0, #1
 8004380:	f43f af41 	beq.w	8004206 <_printf_float+0xbe>
 8004384:	f04f 0800 	mov.w	r8, #0
 8004388:	f104 091a 	add.w	r9, r4, #26
 800438c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800438e:	3b01      	subs	r3, #1
 8004390:	4543      	cmp	r3, r8
 8004392:	dc09      	bgt.n	80043a8 <_printf_float+0x260>
 8004394:	6823      	ldr	r3, [r4, #0]
 8004396:	079b      	lsls	r3, r3, #30
 8004398:	f100 8107 	bmi.w	80045aa <_printf_float+0x462>
 800439c:	68e0      	ldr	r0, [r4, #12]
 800439e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80043a0:	4298      	cmp	r0, r3
 80043a2:	bfb8      	it	lt
 80043a4:	4618      	movlt	r0, r3
 80043a6:	e730      	b.n	800420a <_printf_float+0xc2>
 80043a8:	2301      	movs	r3, #1
 80043aa:	464a      	mov	r2, r9
 80043ac:	4631      	mov	r1, r6
 80043ae:	4628      	mov	r0, r5
 80043b0:	47b8      	blx	r7
 80043b2:	3001      	adds	r0, #1
 80043b4:	f43f af27 	beq.w	8004206 <_printf_float+0xbe>
 80043b8:	f108 0801 	add.w	r8, r8, #1
 80043bc:	e7e6      	b.n	800438c <_printf_float+0x244>
 80043be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	dc39      	bgt.n	8004438 <_printf_float+0x2f0>
 80043c4:	4a1b      	ldr	r2, [pc, #108]	; (8004434 <_printf_float+0x2ec>)
 80043c6:	2301      	movs	r3, #1
 80043c8:	4631      	mov	r1, r6
 80043ca:	4628      	mov	r0, r5
 80043cc:	47b8      	blx	r7
 80043ce:	3001      	adds	r0, #1
 80043d0:	f43f af19 	beq.w	8004206 <_printf_float+0xbe>
 80043d4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80043d8:	4313      	orrs	r3, r2
 80043da:	d102      	bne.n	80043e2 <_printf_float+0x29a>
 80043dc:	6823      	ldr	r3, [r4, #0]
 80043de:	07d9      	lsls	r1, r3, #31
 80043e0:	d5d8      	bpl.n	8004394 <_printf_float+0x24c>
 80043e2:	ee18 3a10 	vmov	r3, s16
 80043e6:	4652      	mov	r2, sl
 80043e8:	4631      	mov	r1, r6
 80043ea:	4628      	mov	r0, r5
 80043ec:	47b8      	blx	r7
 80043ee:	3001      	adds	r0, #1
 80043f0:	f43f af09 	beq.w	8004206 <_printf_float+0xbe>
 80043f4:	f04f 0900 	mov.w	r9, #0
 80043f8:	f104 0a1a 	add.w	sl, r4, #26
 80043fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043fe:	425b      	negs	r3, r3
 8004400:	454b      	cmp	r3, r9
 8004402:	dc01      	bgt.n	8004408 <_printf_float+0x2c0>
 8004404:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004406:	e792      	b.n	800432e <_printf_float+0x1e6>
 8004408:	2301      	movs	r3, #1
 800440a:	4652      	mov	r2, sl
 800440c:	4631      	mov	r1, r6
 800440e:	4628      	mov	r0, r5
 8004410:	47b8      	blx	r7
 8004412:	3001      	adds	r0, #1
 8004414:	f43f aef7 	beq.w	8004206 <_printf_float+0xbe>
 8004418:	f109 0901 	add.w	r9, r9, #1
 800441c:	e7ee      	b.n	80043fc <_printf_float+0x2b4>
 800441e:	bf00      	nop
 8004420:	7fefffff 	.word	0x7fefffff
 8004424:	08006d60 	.word	0x08006d60
 8004428:	08006d64 	.word	0x08006d64
 800442c:	08006d68 	.word	0x08006d68
 8004430:	08006d6c 	.word	0x08006d6c
 8004434:	08006d70 	.word	0x08006d70
 8004438:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800443a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800443c:	429a      	cmp	r2, r3
 800443e:	bfa8      	it	ge
 8004440:	461a      	movge	r2, r3
 8004442:	2a00      	cmp	r2, #0
 8004444:	4691      	mov	r9, r2
 8004446:	dc37      	bgt.n	80044b8 <_printf_float+0x370>
 8004448:	f04f 0b00 	mov.w	fp, #0
 800444c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004450:	f104 021a 	add.w	r2, r4, #26
 8004454:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004456:	9305      	str	r3, [sp, #20]
 8004458:	eba3 0309 	sub.w	r3, r3, r9
 800445c:	455b      	cmp	r3, fp
 800445e:	dc33      	bgt.n	80044c8 <_printf_float+0x380>
 8004460:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004464:	429a      	cmp	r2, r3
 8004466:	db3b      	blt.n	80044e0 <_printf_float+0x398>
 8004468:	6823      	ldr	r3, [r4, #0]
 800446a:	07da      	lsls	r2, r3, #31
 800446c:	d438      	bmi.n	80044e0 <_printf_float+0x398>
 800446e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004472:	eba2 0903 	sub.w	r9, r2, r3
 8004476:	9b05      	ldr	r3, [sp, #20]
 8004478:	1ad2      	subs	r2, r2, r3
 800447a:	4591      	cmp	r9, r2
 800447c:	bfa8      	it	ge
 800447e:	4691      	movge	r9, r2
 8004480:	f1b9 0f00 	cmp.w	r9, #0
 8004484:	dc35      	bgt.n	80044f2 <_printf_float+0x3aa>
 8004486:	f04f 0800 	mov.w	r8, #0
 800448a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800448e:	f104 0a1a 	add.w	sl, r4, #26
 8004492:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004496:	1a9b      	subs	r3, r3, r2
 8004498:	eba3 0309 	sub.w	r3, r3, r9
 800449c:	4543      	cmp	r3, r8
 800449e:	f77f af79 	ble.w	8004394 <_printf_float+0x24c>
 80044a2:	2301      	movs	r3, #1
 80044a4:	4652      	mov	r2, sl
 80044a6:	4631      	mov	r1, r6
 80044a8:	4628      	mov	r0, r5
 80044aa:	47b8      	blx	r7
 80044ac:	3001      	adds	r0, #1
 80044ae:	f43f aeaa 	beq.w	8004206 <_printf_float+0xbe>
 80044b2:	f108 0801 	add.w	r8, r8, #1
 80044b6:	e7ec      	b.n	8004492 <_printf_float+0x34a>
 80044b8:	4613      	mov	r3, r2
 80044ba:	4631      	mov	r1, r6
 80044bc:	4642      	mov	r2, r8
 80044be:	4628      	mov	r0, r5
 80044c0:	47b8      	blx	r7
 80044c2:	3001      	adds	r0, #1
 80044c4:	d1c0      	bne.n	8004448 <_printf_float+0x300>
 80044c6:	e69e      	b.n	8004206 <_printf_float+0xbe>
 80044c8:	2301      	movs	r3, #1
 80044ca:	4631      	mov	r1, r6
 80044cc:	4628      	mov	r0, r5
 80044ce:	9205      	str	r2, [sp, #20]
 80044d0:	47b8      	blx	r7
 80044d2:	3001      	adds	r0, #1
 80044d4:	f43f ae97 	beq.w	8004206 <_printf_float+0xbe>
 80044d8:	9a05      	ldr	r2, [sp, #20]
 80044da:	f10b 0b01 	add.w	fp, fp, #1
 80044de:	e7b9      	b.n	8004454 <_printf_float+0x30c>
 80044e0:	ee18 3a10 	vmov	r3, s16
 80044e4:	4652      	mov	r2, sl
 80044e6:	4631      	mov	r1, r6
 80044e8:	4628      	mov	r0, r5
 80044ea:	47b8      	blx	r7
 80044ec:	3001      	adds	r0, #1
 80044ee:	d1be      	bne.n	800446e <_printf_float+0x326>
 80044f0:	e689      	b.n	8004206 <_printf_float+0xbe>
 80044f2:	9a05      	ldr	r2, [sp, #20]
 80044f4:	464b      	mov	r3, r9
 80044f6:	4442      	add	r2, r8
 80044f8:	4631      	mov	r1, r6
 80044fa:	4628      	mov	r0, r5
 80044fc:	47b8      	blx	r7
 80044fe:	3001      	adds	r0, #1
 8004500:	d1c1      	bne.n	8004486 <_printf_float+0x33e>
 8004502:	e680      	b.n	8004206 <_printf_float+0xbe>
 8004504:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004506:	2a01      	cmp	r2, #1
 8004508:	dc01      	bgt.n	800450e <_printf_float+0x3c6>
 800450a:	07db      	lsls	r3, r3, #31
 800450c:	d53a      	bpl.n	8004584 <_printf_float+0x43c>
 800450e:	2301      	movs	r3, #1
 8004510:	4642      	mov	r2, r8
 8004512:	4631      	mov	r1, r6
 8004514:	4628      	mov	r0, r5
 8004516:	47b8      	blx	r7
 8004518:	3001      	adds	r0, #1
 800451a:	f43f ae74 	beq.w	8004206 <_printf_float+0xbe>
 800451e:	ee18 3a10 	vmov	r3, s16
 8004522:	4652      	mov	r2, sl
 8004524:	4631      	mov	r1, r6
 8004526:	4628      	mov	r0, r5
 8004528:	47b8      	blx	r7
 800452a:	3001      	adds	r0, #1
 800452c:	f43f ae6b 	beq.w	8004206 <_printf_float+0xbe>
 8004530:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004534:	2200      	movs	r2, #0
 8004536:	2300      	movs	r3, #0
 8004538:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800453c:	f7fc fad4 	bl	8000ae8 <__aeabi_dcmpeq>
 8004540:	b9d8      	cbnz	r0, 800457a <_printf_float+0x432>
 8004542:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004546:	f108 0201 	add.w	r2, r8, #1
 800454a:	4631      	mov	r1, r6
 800454c:	4628      	mov	r0, r5
 800454e:	47b8      	blx	r7
 8004550:	3001      	adds	r0, #1
 8004552:	d10e      	bne.n	8004572 <_printf_float+0x42a>
 8004554:	e657      	b.n	8004206 <_printf_float+0xbe>
 8004556:	2301      	movs	r3, #1
 8004558:	4652      	mov	r2, sl
 800455a:	4631      	mov	r1, r6
 800455c:	4628      	mov	r0, r5
 800455e:	47b8      	blx	r7
 8004560:	3001      	adds	r0, #1
 8004562:	f43f ae50 	beq.w	8004206 <_printf_float+0xbe>
 8004566:	f108 0801 	add.w	r8, r8, #1
 800456a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800456c:	3b01      	subs	r3, #1
 800456e:	4543      	cmp	r3, r8
 8004570:	dcf1      	bgt.n	8004556 <_printf_float+0x40e>
 8004572:	464b      	mov	r3, r9
 8004574:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004578:	e6da      	b.n	8004330 <_printf_float+0x1e8>
 800457a:	f04f 0800 	mov.w	r8, #0
 800457e:	f104 0a1a 	add.w	sl, r4, #26
 8004582:	e7f2      	b.n	800456a <_printf_float+0x422>
 8004584:	2301      	movs	r3, #1
 8004586:	4642      	mov	r2, r8
 8004588:	e7df      	b.n	800454a <_printf_float+0x402>
 800458a:	2301      	movs	r3, #1
 800458c:	464a      	mov	r2, r9
 800458e:	4631      	mov	r1, r6
 8004590:	4628      	mov	r0, r5
 8004592:	47b8      	blx	r7
 8004594:	3001      	adds	r0, #1
 8004596:	f43f ae36 	beq.w	8004206 <_printf_float+0xbe>
 800459a:	f108 0801 	add.w	r8, r8, #1
 800459e:	68e3      	ldr	r3, [r4, #12]
 80045a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045a2:	1a5b      	subs	r3, r3, r1
 80045a4:	4543      	cmp	r3, r8
 80045a6:	dcf0      	bgt.n	800458a <_printf_float+0x442>
 80045a8:	e6f8      	b.n	800439c <_printf_float+0x254>
 80045aa:	f04f 0800 	mov.w	r8, #0
 80045ae:	f104 0919 	add.w	r9, r4, #25
 80045b2:	e7f4      	b.n	800459e <_printf_float+0x456>

080045b4 <_printf_common>:
 80045b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045b8:	4616      	mov	r6, r2
 80045ba:	4699      	mov	r9, r3
 80045bc:	688a      	ldr	r2, [r1, #8]
 80045be:	690b      	ldr	r3, [r1, #16]
 80045c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80045c4:	4293      	cmp	r3, r2
 80045c6:	bfb8      	it	lt
 80045c8:	4613      	movlt	r3, r2
 80045ca:	6033      	str	r3, [r6, #0]
 80045cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80045d0:	4607      	mov	r7, r0
 80045d2:	460c      	mov	r4, r1
 80045d4:	b10a      	cbz	r2, 80045da <_printf_common+0x26>
 80045d6:	3301      	adds	r3, #1
 80045d8:	6033      	str	r3, [r6, #0]
 80045da:	6823      	ldr	r3, [r4, #0]
 80045dc:	0699      	lsls	r1, r3, #26
 80045de:	bf42      	ittt	mi
 80045e0:	6833      	ldrmi	r3, [r6, #0]
 80045e2:	3302      	addmi	r3, #2
 80045e4:	6033      	strmi	r3, [r6, #0]
 80045e6:	6825      	ldr	r5, [r4, #0]
 80045e8:	f015 0506 	ands.w	r5, r5, #6
 80045ec:	d106      	bne.n	80045fc <_printf_common+0x48>
 80045ee:	f104 0a19 	add.w	sl, r4, #25
 80045f2:	68e3      	ldr	r3, [r4, #12]
 80045f4:	6832      	ldr	r2, [r6, #0]
 80045f6:	1a9b      	subs	r3, r3, r2
 80045f8:	42ab      	cmp	r3, r5
 80045fa:	dc26      	bgt.n	800464a <_printf_common+0x96>
 80045fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004600:	1e13      	subs	r3, r2, #0
 8004602:	6822      	ldr	r2, [r4, #0]
 8004604:	bf18      	it	ne
 8004606:	2301      	movne	r3, #1
 8004608:	0692      	lsls	r2, r2, #26
 800460a:	d42b      	bmi.n	8004664 <_printf_common+0xb0>
 800460c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004610:	4649      	mov	r1, r9
 8004612:	4638      	mov	r0, r7
 8004614:	47c0      	blx	r8
 8004616:	3001      	adds	r0, #1
 8004618:	d01e      	beq.n	8004658 <_printf_common+0xa4>
 800461a:	6823      	ldr	r3, [r4, #0]
 800461c:	6922      	ldr	r2, [r4, #16]
 800461e:	f003 0306 	and.w	r3, r3, #6
 8004622:	2b04      	cmp	r3, #4
 8004624:	bf02      	ittt	eq
 8004626:	68e5      	ldreq	r5, [r4, #12]
 8004628:	6833      	ldreq	r3, [r6, #0]
 800462a:	1aed      	subeq	r5, r5, r3
 800462c:	68a3      	ldr	r3, [r4, #8]
 800462e:	bf0c      	ite	eq
 8004630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004634:	2500      	movne	r5, #0
 8004636:	4293      	cmp	r3, r2
 8004638:	bfc4      	itt	gt
 800463a:	1a9b      	subgt	r3, r3, r2
 800463c:	18ed      	addgt	r5, r5, r3
 800463e:	2600      	movs	r6, #0
 8004640:	341a      	adds	r4, #26
 8004642:	42b5      	cmp	r5, r6
 8004644:	d11a      	bne.n	800467c <_printf_common+0xc8>
 8004646:	2000      	movs	r0, #0
 8004648:	e008      	b.n	800465c <_printf_common+0xa8>
 800464a:	2301      	movs	r3, #1
 800464c:	4652      	mov	r2, sl
 800464e:	4649      	mov	r1, r9
 8004650:	4638      	mov	r0, r7
 8004652:	47c0      	blx	r8
 8004654:	3001      	adds	r0, #1
 8004656:	d103      	bne.n	8004660 <_printf_common+0xac>
 8004658:	f04f 30ff 	mov.w	r0, #4294967295
 800465c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004660:	3501      	adds	r5, #1
 8004662:	e7c6      	b.n	80045f2 <_printf_common+0x3e>
 8004664:	18e1      	adds	r1, r4, r3
 8004666:	1c5a      	adds	r2, r3, #1
 8004668:	2030      	movs	r0, #48	; 0x30
 800466a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800466e:	4422      	add	r2, r4
 8004670:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004674:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004678:	3302      	adds	r3, #2
 800467a:	e7c7      	b.n	800460c <_printf_common+0x58>
 800467c:	2301      	movs	r3, #1
 800467e:	4622      	mov	r2, r4
 8004680:	4649      	mov	r1, r9
 8004682:	4638      	mov	r0, r7
 8004684:	47c0      	blx	r8
 8004686:	3001      	adds	r0, #1
 8004688:	d0e6      	beq.n	8004658 <_printf_common+0xa4>
 800468a:	3601      	adds	r6, #1
 800468c:	e7d9      	b.n	8004642 <_printf_common+0x8e>
	...

08004690 <_printf_i>:
 8004690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004694:	7e0f      	ldrb	r7, [r1, #24]
 8004696:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004698:	2f78      	cmp	r7, #120	; 0x78
 800469a:	4691      	mov	r9, r2
 800469c:	4680      	mov	r8, r0
 800469e:	460c      	mov	r4, r1
 80046a0:	469a      	mov	sl, r3
 80046a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80046a6:	d807      	bhi.n	80046b8 <_printf_i+0x28>
 80046a8:	2f62      	cmp	r7, #98	; 0x62
 80046aa:	d80a      	bhi.n	80046c2 <_printf_i+0x32>
 80046ac:	2f00      	cmp	r7, #0
 80046ae:	f000 80d4 	beq.w	800485a <_printf_i+0x1ca>
 80046b2:	2f58      	cmp	r7, #88	; 0x58
 80046b4:	f000 80c0 	beq.w	8004838 <_printf_i+0x1a8>
 80046b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80046c0:	e03a      	b.n	8004738 <_printf_i+0xa8>
 80046c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80046c6:	2b15      	cmp	r3, #21
 80046c8:	d8f6      	bhi.n	80046b8 <_printf_i+0x28>
 80046ca:	a101      	add	r1, pc, #4	; (adr r1, 80046d0 <_printf_i+0x40>)
 80046cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80046d0:	08004729 	.word	0x08004729
 80046d4:	0800473d 	.word	0x0800473d
 80046d8:	080046b9 	.word	0x080046b9
 80046dc:	080046b9 	.word	0x080046b9
 80046e0:	080046b9 	.word	0x080046b9
 80046e4:	080046b9 	.word	0x080046b9
 80046e8:	0800473d 	.word	0x0800473d
 80046ec:	080046b9 	.word	0x080046b9
 80046f0:	080046b9 	.word	0x080046b9
 80046f4:	080046b9 	.word	0x080046b9
 80046f8:	080046b9 	.word	0x080046b9
 80046fc:	08004841 	.word	0x08004841
 8004700:	08004769 	.word	0x08004769
 8004704:	080047fb 	.word	0x080047fb
 8004708:	080046b9 	.word	0x080046b9
 800470c:	080046b9 	.word	0x080046b9
 8004710:	08004863 	.word	0x08004863
 8004714:	080046b9 	.word	0x080046b9
 8004718:	08004769 	.word	0x08004769
 800471c:	080046b9 	.word	0x080046b9
 8004720:	080046b9 	.word	0x080046b9
 8004724:	08004803 	.word	0x08004803
 8004728:	682b      	ldr	r3, [r5, #0]
 800472a:	1d1a      	adds	r2, r3, #4
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	602a      	str	r2, [r5, #0]
 8004730:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004734:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004738:	2301      	movs	r3, #1
 800473a:	e09f      	b.n	800487c <_printf_i+0x1ec>
 800473c:	6820      	ldr	r0, [r4, #0]
 800473e:	682b      	ldr	r3, [r5, #0]
 8004740:	0607      	lsls	r7, r0, #24
 8004742:	f103 0104 	add.w	r1, r3, #4
 8004746:	6029      	str	r1, [r5, #0]
 8004748:	d501      	bpl.n	800474e <_printf_i+0xbe>
 800474a:	681e      	ldr	r6, [r3, #0]
 800474c:	e003      	b.n	8004756 <_printf_i+0xc6>
 800474e:	0646      	lsls	r6, r0, #25
 8004750:	d5fb      	bpl.n	800474a <_printf_i+0xba>
 8004752:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004756:	2e00      	cmp	r6, #0
 8004758:	da03      	bge.n	8004762 <_printf_i+0xd2>
 800475a:	232d      	movs	r3, #45	; 0x2d
 800475c:	4276      	negs	r6, r6
 800475e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004762:	485a      	ldr	r0, [pc, #360]	; (80048cc <_printf_i+0x23c>)
 8004764:	230a      	movs	r3, #10
 8004766:	e012      	b.n	800478e <_printf_i+0xfe>
 8004768:	682b      	ldr	r3, [r5, #0]
 800476a:	6820      	ldr	r0, [r4, #0]
 800476c:	1d19      	adds	r1, r3, #4
 800476e:	6029      	str	r1, [r5, #0]
 8004770:	0605      	lsls	r5, r0, #24
 8004772:	d501      	bpl.n	8004778 <_printf_i+0xe8>
 8004774:	681e      	ldr	r6, [r3, #0]
 8004776:	e002      	b.n	800477e <_printf_i+0xee>
 8004778:	0641      	lsls	r1, r0, #25
 800477a:	d5fb      	bpl.n	8004774 <_printf_i+0xe4>
 800477c:	881e      	ldrh	r6, [r3, #0]
 800477e:	4853      	ldr	r0, [pc, #332]	; (80048cc <_printf_i+0x23c>)
 8004780:	2f6f      	cmp	r7, #111	; 0x6f
 8004782:	bf0c      	ite	eq
 8004784:	2308      	moveq	r3, #8
 8004786:	230a      	movne	r3, #10
 8004788:	2100      	movs	r1, #0
 800478a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800478e:	6865      	ldr	r5, [r4, #4]
 8004790:	60a5      	str	r5, [r4, #8]
 8004792:	2d00      	cmp	r5, #0
 8004794:	bfa2      	ittt	ge
 8004796:	6821      	ldrge	r1, [r4, #0]
 8004798:	f021 0104 	bicge.w	r1, r1, #4
 800479c:	6021      	strge	r1, [r4, #0]
 800479e:	b90e      	cbnz	r6, 80047a4 <_printf_i+0x114>
 80047a0:	2d00      	cmp	r5, #0
 80047a2:	d04b      	beq.n	800483c <_printf_i+0x1ac>
 80047a4:	4615      	mov	r5, r2
 80047a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80047aa:	fb03 6711 	mls	r7, r3, r1, r6
 80047ae:	5dc7      	ldrb	r7, [r0, r7]
 80047b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80047b4:	4637      	mov	r7, r6
 80047b6:	42bb      	cmp	r3, r7
 80047b8:	460e      	mov	r6, r1
 80047ba:	d9f4      	bls.n	80047a6 <_printf_i+0x116>
 80047bc:	2b08      	cmp	r3, #8
 80047be:	d10b      	bne.n	80047d8 <_printf_i+0x148>
 80047c0:	6823      	ldr	r3, [r4, #0]
 80047c2:	07de      	lsls	r6, r3, #31
 80047c4:	d508      	bpl.n	80047d8 <_printf_i+0x148>
 80047c6:	6923      	ldr	r3, [r4, #16]
 80047c8:	6861      	ldr	r1, [r4, #4]
 80047ca:	4299      	cmp	r1, r3
 80047cc:	bfde      	ittt	le
 80047ce:	2330      	movle	r3, #48	; 0x30
 80047d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80047d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80047d8:	1b52      	subs	r2, r2, r5
 80047da:	6122      	str	r2, [r4, #16]
 80047dc:	f8cd a000 	str.w	sl, [sp]
 80047e0:	464b      	mov	r3, r9
 80047e2:	aa03      	add	r2, sp, #12
 80047e4:	4621      	mov	r1, r4
 80047e6:	4640      	mov	r0, r8
 80047e8:	f7ff fee4 	bl	80045b4 <_printf_common>
 80047ec:	3001      	adds	r0, #1
 80047ee:	d14a      	bne.n	8004886 <_printf_i+0x1f6>
 80047f0:	f04f 30ff 	mov.w	r0, #4294967295
 80047f4:	b004      	add	sp, #16
 80047f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	f043 0320 	orr.w	r3, r3, #32
 8004800:	6023      	str	r3, [r4, #0]
 8004802:	4833      	ldr	r0, [pc, #204]	; (80048d0 <_printf_i+0x240>)
 8004804:	2778      	movs	r7, #120	; 0x78
 8004806:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800480a:	6823      	ldr	r3, [r4, #0]
 800480c:	6829      	ldr	r1, [r5, #0]
 800480e:	061f      	lsls	r7, r3, #24
 8004810:	f851 6b04 	ldr.w	r6, [r1], #4
 8004814:	d402      	bmi.n	800481c <_printf_i+0x18c>
 8004816:	065f      	lsls	r7, r3, #25
 8004818:	bf48      	it	mi
 800481a:	b2b6      	uxthmi	r6, r6
 800481c:	07df      	lsls	r7, r3, #31
 800481e:	bf48      	it	mi
 8004820:	f043 0320 	orrmi.w	r3, r3, #32
 8004824:	6029      	str	r1, [r5, #0]
 8004826:	bf48      	it	mi
 8004828:	6023      	strmi	r3, [r4, #0]
 800482a:	b91e      	cbnz	r6, 8004834 <_printf_i+0x1a4>
 800482c:	6823      	ldr	r3, [r4, #0]
 800482e:	f023 0320 	bic.w	r3, r3, #32
 8004832:	6023      	str	r3, [r4, #0]
 8004834:	2310      	movs	r3, #16
 8004836:	e7a7      	b.n	8004788 <_printf_i+0xf8>
 8004838:	4824      	ldr	r0, [pc, #144]	; (80048cc <_printf_i+0x23c>)
 800483a:	e7e4      	b.n	8004806 <_printf_i+0x176>
 800483c:	4615      	mov	r5, r2
 800483e:	e7bd      	b.n	80047bc <_printf_i+0x12c>
 8004840:	682b      	ldr	r3, [r5, #0]
 8004842:	6826      	ldr	r6, [r4, #0]
 8004844:	6961      	ldr	r1, [r4, #20]
 8004846:	1d18      	adds	r0, r3, #4
 8004848:	6028      	str	r0, [r5, #0]
 800484a:	0635      	lsls	r5, r6, #24
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	d501      	bpl.n	8004854 <_printf_i+0x1c4>
 8004850:	6019      	str	r1, [r3, #0]
 8004852:	e002      	b.n	800485a <_printf_i+0x1ca>
 8004854:	0670      	lsls	r0, r6, #25
 8004856:	d5fb      	bpl.n	8004850 <_printf_i+0x1c0>
 8004858:	8019      	strh	r1, [r3, #0]
 800485a:	2300      	movs	r3, #0
 800485c:	6123      	str	r3, [r4, #16]
 800485e:	4615      	mov	r5, r2
 8004860:	e7bc      	b.n	80047dc <_printf_i+0x14c>
 8004862:	682b      	ldr	r3, [r5, #0]
 8004864:	1d1a      	adds	r2, r3, #4
 8004866:	602a      	str	r2, [r5, #0]
 8004868:	681d      	ldr	r5, [r3, #0]
 800486a:	6862      	ldr	r2, [r4, #4]
 800486c:	2100      	movs	r1, #0
 800486e:	4628      	mov	r0, r5
 8004870:	f7fb fcbe 	bl	80001f0 <memchr>
 8004874:	b108      	cbz	r0, 800487a <_printf_i+0x1ea>
 8004876:	1b40      	subs	r0, r0, r5
 8004878:	6060      	str	r0, [r4, #4]
 800487a:	6863      	ldr	r3, [r4, #4]
 800487c:	6123      	str	r3, [r4, #16]
 800487e:	2300      	movs	r3, #0
 8004880:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004884:	e7aa      	b.n	80047dc <_printf_i+0x14c>
 8004886:	6923      	ldr	r3, [r4, #16]
 8004888:	462a      	mov	r2, r5
 800488a:	4649      	mov	r1, r9
 800488c:	4640      	mov	r0, r8
 800488e:	47d0      	blx	sl
 8004890:	3001      	adds	r0, #1
 8004892:	d0ad      	beq.n	80047f0 <_printf_i+0x160>
 8004894:	6823      	ldr	r3, [r4, #0]
 8004896:	079b      	lsls	r3, r3, #30
 8004898:	d413      	bmi.n	80048c2 <_printf_i+0x232>
 800489a:	68e0      	ldr	r0, [r4, #12]
 800489c:	9b03      	ldr	r3, [sp, #12]
 800489e:	4298      	cmp	r0, r3
 80048a0:	bfb8      	it	lt
 80048a2:	4618      	movlt	r0, r3
 80048a4:	e7a6      	b.n	80047f4 <_printf_i+0x164>
 80048a6:	2301      	movs	r3, #1
 80048a8:	4632      	mov	r2, r6
 80048aa:	4649      	mov	r1, r9
 80048ac:	4640      	mov	r0, r8
 80048ae:	47d0      	blx	sl
 80048b0:	3001      	adds	r0, #1
 80048b2:	d09d      	beq.n	80047f0 <_printf_i+0x160>
 80048b4:	3501      	adds	r5, #1
 80048b6:	68e3      	ldr	r3, [r4, #12]
 80048b8:	9903      	ldr	r1, [sp, #12]
 80048ba:	1a5b      	subs	r3, r3, r1
 80048bc:	42ab      	cmp	r3, r5
 80048be:	dcf2      	bgt.n	80048a6 <_printf_i+0x216>
 80048c0:	e7eb      	b.n	800489a <_printf_i+0x20a>
 80048c2:	2500      	movs	r5, #0
 80048c4:	f104 0619 	add.w	r6, r4, #25
 80048c8:	e7f5      	b.n	80048b6 <_printf_i+0x226>
 80048ca:	bf00      	nop
 80048cc:	08006d72 	.word	0x08006d72
 80048d0:	08006d83 	.word	0x08006d83

080048d4 <std>:
 80048d4:	2300      	movs	r3, #0
 80048d6:	b510      	push	{r4, lr}
 80048d8:	4604      	mov	r4, r0
 80048da:	e9c0 3300 	strd	r3, r3, [r0]
 80048de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80048e2:	6083      	str	r3, [r0, #8]
 80048e4:	8181      	strh	r1, [r0, #12]
 80048e6:	6643      	str	r3, [r0, #100]	; 0x64
 80048e8:	81c2      	strh	r2, [r0, #14]
 80048ea:	6183      	str	r3, [r0, #24]
 80048ec:	4619      	mov	r1, r3
 80048ee:	2208      	movs	r2, #8
 80048f0:	305c      	adds	r0, #92	; 0x5c
 80048f2:	f000 f914 	bl	8004b1e <memset>
 80048f6:	4b0d      	ldr	r3, [pc, #52]	; (800492c <std+0x58>)
 80048f8:	6263      	str	r3, [r4, #36]	; 0x24
 80048fa:	4b0d      	ldr	r3, [pc, #52]	; (8004930 <std+0x5c>)
 80048fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80048fe:	4b0d      	ldr	r3, [pc, #52]	; (8004934 <std+0x60>)
 8004900:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004902:	4b0d      	ldr	r3, [pc, #52]	; (8004938 <std+0x64>)
 8004904:	6323      	str	r3, [r4, #48]	; 0x30
 8004906:	4b0d      	ldr	r3, [pc, #52]	; (800493c <std+0x68>)
 8004908:	6224      	str	r4, [r4, #32]
 800490a:	429c      	cmp	r4, r3
 800490c:	d006      	beq.n	800491c <std+0x48>
 800490e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004912:	4294      	cmp	r4, r2
 8004914:	d002      	beq.n	800491c <std+0x48>
 8004916:	33d0      	adds	r3, #208	; 0xd0
 8004918:	429c      	cmp	r4, r3
 800491a:	d105      	bne.n	8004928 <std+0x54>
 800491c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004924:	f000 b978 	b.w	8004c18 <__retarget_lock_init_recursive>
 8004928:	bd10      	pop	{r4, pc}
 800492a:	bf00      	nop
 800492c:	08004a99 	.word	0x08004a99
 8004930:	08004abb 	.word	0x08004abb
 8004934:	08004af3 	.word	0x08004af3
 8004938:	08004b17 	.word	0x08004b17
 800493c:	200002f8 	.word	0x200002f8

08004940 <stdio_exit_handler>:
 8004940:	4a02      	ldr	r2, [pc, #8]	; (800494c <stdio_exit_handler+0xc>)
 8004942:	4903      	ldr	r1, [pc, #12]	; (8004950 <stdio_exit_handler+0x10>)
 8004944:	4803      	ldr	r0, [pc, #12]	; (8004954 <stdio_exit_handler+0x14>)
 8004946:	f000 b869 	b.w	8004a1c <_fwalk_sglue>
 800494a:	bf00      	nop
 800494c:	2000000c 	.word	0x2000000c
 8004950:	080065c9 	.word	0x080065c9
 8004954:	20000018 	.word	0x20000018

08004958 <cleanup_stdio>:
 8004958:	6841      	ldr	r1, [r0, #4]
 800495a:	4b0c      	ldr	r3, [pc, #48]	; (800498c <cleanup_stdio+0x34>)
 800495c:	4299      	cmp	r1, r3
 800495e:	b510      	push	{r4, lr}
 8004960:	4604      	mov	r4, r0
 8004962:	d001      	beq.n	8004968 <cleanup_stdio+0x10>
 8004964:	f001 fe30 	bl	80065c8 <_fflush_r>
 8004968:	68a1      	ldr	r1, [r4, #8]
 800496a:	4b09      	ldr	r3, [pc, #36]	; (8004990 <cleanup_stdio+0x38>)
 800496c:	4299      	cmp	r1, r3
 800496e:	d002      	beq.n	8004976 <cleanup_stdio+0x1e>
 8004970:	4620      	mov	r0, r4
 8004972:	f001 fe29 	bl	80065c8 <_fflush_r>
 8004976:	68e1      	ldr	r1, [r4, #12]
 8004978:	4b06      	ldr	r3, [pc, #24]	; (8004994 <cleanup_stdio+0x3c>)
 800497a:	4299      	cmp	r1, r3
 800497c:	d004      	beq.n	8004988 <cleanup_stdio+0x30>
 800497e:	4620      	mov	r0, r4
 8004980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004984:	f001 be20 	b.w	80065c8 <_fflush_r>
 8004988:	bd10      	pop	{r4, pc}
 800498a:	bf00      	nop
 800498c:	200002f8 	.word	0x200002f8
 8004990:	20000360 	.word	0x20000360
 8004994:	200003c8 	.word	0x200003c8

08004998 <global_stdio_init.part.0>:
 8004998:	b510      	push	{r4, lr}
 800499a:	4b0b      	ldr	r3, [pc, #44]	; (80049c8 <global_stdio_init.part.0+0x30>)
 800499c:	4c0b      	ldr	r4, [pc, #44]	; (80049cc <global_stdio_init.part.0+0x34>)
 800499e:	4a0c      	ldr	r2, [pc, #48]	; (80049d0 <global_stdio_init.part.0+0x38>)
 80049a0:	601a      	str	r2, [r3, #0]
 80049a2:	4620      	mov	r0, r4
 80049a4:	2200      	movs	r2, #0
 80049a6:	2104      	movs	r1, #4
 80049a8:	f7ff ff94 	bl	80048d4 <std>
 80049ac:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80049b0:	2201      	movs	r2, #1
 80049b2:	2109      	movs	r1, #9
 80049b4:	f7ff ff8e 	bl	80048d4 <std>
 80049b8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80049bc:	2202      	movs	r2, #2
 80049be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049c2:	2112      	movs	r1, #18
 80049c4:	f7ff bf86 	b.w	80048d4 <std>
 80049c8:	20000430 	.word	0x20000430
 80049cc:	200002f8 	.word	0x200002f8
 80049d0:	08004941 	.word	0x08004941

080049d4 <__sfp_lock_acquire>:
 80049d4:	4801      	ldr	r0, [pc, #4]	; (80049dc <__sfp_lock_acquire+0x8>)
 80049d6:	f000 b920 	b.w	8004c1a <__retarget_lock_acquire_recursive>
 80049da:	bf00      	nop
 80049dc:	20000439 	.word	0x20000439

080049e0 <__sfp_lock_release>:
 80049e0:	4801      	ldr	r0, [pc, #4]	; (80049e8 <__sfp_lock_release+0x8>)
 80049e2:	f000 b91b 	b.w	8004c1c <__retarget_lock_release_recursive>
 80049e6:	bf00      	nop
 80049e8:	20000439 	.word	0x20000439

080049ec <__sinit>:
 80049ec:	b510      	push	{r4, lr}
 80049ee:	4604      	mov	r4, r0
 80049f0:	f7ff fff0 	bl	80049d4 <__sfp_lock_acquire>
 80049f4:	6a23      	ldr	r3, [r4, #32]
 80049f6:	b11b      	cbz	r3, 8004a00 <__sinit+0x14>
 80049f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049fc:	f7ff bff0 	b.w	80049e0 <__sfp_lock_release>
 8004a00:	4b04      	ldr	r3, [pc, #16]	; (8004a14 <__sinit+0x28>)
 8004a02:	6223      	str	r3, [r4, #32]
 8004a04:	4b04      	ldr	r3, [pc, #16]	; (8004a18 <__sinit+0x2c>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1f5      	bne.n	80049f8 <__sinit+0xc>
 8004a0c:	f7ff ffc4 	bl	8004998 <global_stdio_init.part.0>
 8004a10:	e7f2      	b.n	80049f8 <__sinit+0xc>
 8004a12:	bf00      	nop
 8004a14:	08004959 	.word	0x08004959
 8004a18:	20000430 	.word	0x20000430

08004a1c <_fwalk_sglue>:
 8004a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a20:	4607      	mov	r7, r0
 8004a22:	4688      	mov	r8, r1
 8004a24:	4614      	mov	r4, r2
 8004a26:	2600      	movs	r6, #0
 8004a28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a2c:	f1b9 0901 	subs.w	r9, r9, #1
 8004a30:	d505      	bpl.n	8004a3e <_fwalk_sglue+0x22>
 8004a32:	6824      	ldr	r4, [r4, #0]
 8004a34:	2c00      	cmp	r4, #0
 8004a36:	d1f7      	bne.n	8004a28 <_fwalk_sglue+0xc>
 8004a38:	4630      	mov	r0, r6
 8004a3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a3e:	89ab      	ldrh	r3, [r5, #12]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d907      	bls.n	8004a54 <_fwalk_sglue+0x38>
 8004a44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a48:	3301      	adds	r3, #1
 8004a4a:	d003      	beq.n	8004a54 <_fwalk_sglue+0x38>
 8004a4c:	4629      	mov	r1, r5
 8004a4e:	4638      	mov	r0, r7
 8004a50:	47c0      	blx	r8
 8004a52:	4306      	orrs	r6, r0
 8004a54:	3568      	adds	r5, #104	; 0x68
 8004a56:	e7e9      	b.n	8004a2c <_fwalk_sglue+0x10>

08004a58 <siprintf>:
 8004a58:	b40e      	push	{r1, r2, r3}
 8004a5a:	b500      	push	{lr}
 8004a5c:	b09c      	sub	sp, #112	; 0x70
 8004a5e:	ab1d      	add	r3, sp, #116	; 0x74
 8004a60:	9002      	str	r0, [sp, #8]
 8004a62:	9006      	str	r0, [sp, #24]
 8004a64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a68:	4809      	ldr	r0, [pc, #36]	; (8004a90 <siprintf+0x38>)
 8004a6a:	9107      	str	r1, [sp, #28]
 8004a6c:	9104      	str	r1, [sp, #16]
 8004a6e:	4909      	ldr	r1, [pc, #36]	; (8004a94 <siprintf+0x3c>)
 8004a70:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a74:	9105      	str	r1, [sp, #20]
 8004a76:	6800      	ldr	r0, [r0, #0]
 8004a78:	9301      	str	r3, [sp, #4]
 8004a7a:	a902      	add	r1, sp, #8
 8004a7c:	f001 fc20 	bl	80062c0 <_svfiprintf_r>
 8004a80:	9b02      	ldr	r3, [sp, #8]
 8004a82:	2200      	movs	r2, #0
 8004a84:	701a      	strb	r2, [r3, #0]
 8004a86:	b01c      	add	sp, #112	; 0x70
 8004a88:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a8c:	b003      	add	sp, #12
 8004a8e:	4770      	bx	lr
 8004a90:	20000064 	.word	0x20000064
 8004a94:	ffff0208 	.word	0xffff0208

08004a98 <__sread>:
 8004a98:	b510      	push	{r4, lr}
 8004a9a:	460c      	mov	r4, r1
 8004a9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aa0:	f000 f86c 	bl	8004b7c <_read_r>
 8004aa4:	2800      	cmp	r0, #0
 8004aa6:	bfab      	itete	ge
 8004aa8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004aaa:	89a3      	ldrhlt	r3, [r4, #12]
 8004aac:	181b      	addge	r3, r3, r0
 8004aae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004ab2:	bfac      	ite	ge
 8004ab4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004ab6:	81a3      	strhlt	r3, [r4, #12]
 8004ab8:	bd10      	pop	{r4, pc}

08004aba <__swrite>:
 8004aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004abe:	461f      	mov	r7, r3
 8004ac0:	898b      	ldrh	r3, [r1, #12]
 8004ac2:	05db      	lsls	r3, r3, #23
 8004ac4:	4605      	mov	r5, r0
 8004ac6:	460c      	mov	r4, r1
 8004ac8:	4616      	mov	r6, r2
 8004aca:	d505      	bpl.n	8004ad8 <__swrite+0x1e>
 8004acc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f000 f840 	bl	8004b58 <_lseek_r>
 8004ad8:	89a3      	ldrh	r3, [r4, #12]
 8004ada:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ade:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ae2:	81a3      	strh	r3, [r4, #12]
 8004ae4:	4632      	mov	r2, r6
 8004ae6:	463b      	mov	r3, r7
 8004ae8:	4628      	mov	r0, r5
 8004aea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004aee:	f000 b857 	b.w	8004ba0 <_write_r>

08004af2 <__sseek>:
 8004af2:	b510      	push	{r4, lr}
 8004af4:	460c      	mov	r4, r1
 8004af6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004afa:	f000 f82d 	bl	8004b58 <_lseek_r>
 8004afe:	1c43      	adds	r3, r0, #1
 8004b00:	89a3      	ldrh	r3, [r4, #12]
 8004b02:	bf15      	itete	ne
 8004b04:	6560      	strne	r0, [r4, #84]	; 0x54
 8004b06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004b0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004b0e:	81a3      	strheq	r3, [r4, #12]
 8004b10:	bf18      	it	ne
 8004b12:	81a3      	strhne	r3, [r4, #12]
 8004b14:	bd10      	pop	{r4, pc}

08004b16 <__sclose>:
 8004b16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b1a:	f000 b80d 	b.w	8004b38 <_close_r>

08004b1e <memset>:
 8004b1e:	4402      	add	r2, r0
 8004b20:	4603      	mov	r3, r0
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d100      	bne.n	8004b28 <memset+0xa>
 8004b26:	4770      	bx	lr
 8004b28:	f803 1b01 	strb.w	r1, [r3], #1
 8004b2c:	e7f9      	b.n	8004b22 <memset+0x4>
	...

08004b30 <_localeconv_r>:
 8004b30:	4800      	ldr	r0, [pc, #0]	; (8004b34 <_localeconv_r+0x4>)
 8004b32:	4770      	bx	lr
 8004b34:	20000158 	.word	0x20000158

08004b38 <_close_r>:
 8004b38:	b538      	push	{r3, r4, r5, lr}
 8004b3a:	4d06      	ldr	r5, [pc, #24]	; (8004b54 <_close_r+0x1c>)
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	4604      	mov	r4, r0
 8004b40:	4608      	mov	r0, r1
 8004b42:	602b      	str	r3, [r5, #0]
 8004b44:	f7fc fd81 	bl	800164a <_close>
 8004b48:	1c43      	adds	r3, r0, #1
 8004b4a:	d102      	bne.n	8004b52 <_close_r+0x1a>
 8004b4c:	682b      	ldr	r3, [r5, #0]
 8004b4e:	b103      	cbz	r3, 8004b52 <_close_r+0x1a>
 8004b50:	6023      	str	r3, [r4, #0]
 8004b52:	bd38      	pop	{r3, r4, r5, pc}
 8004b54:	20000434 	.word	0x20000434

08004b58 <_lseek_r>:
 8004b58:	b538      	push	{r3, r4, r5, lr}
 8004b5a:	4d07      	ldr	r5, [pc, #28]	; (8004b78 <_lseek_r+0x20>)
 8004b5c:	4604      	mov	r4, r0
 8004b5e:	4608      	mov	r0, r1
 8004b60:	4611      	mov	r1, r2
 8004b62:	2200      	movs	r2, #0
 8004b64:	602a      	str	r2, [r5, #0]
 8004b66:	461a      	mov	r2, r3
 8004b68:	f7fc fd96 	bl	8001698 <_lseek>
 8004b6c:	1c43      	adds	r3, r0, #1
 8004b6e:	d102      	bne.n	8004b76 <_lseek_r+0x1e>
 8004b70:	682b      	ldr	r3, [r5, #0]
 8004b72:	b103      	cbz	r3, 8004b76 <_lseek_r+0x1e>
 8004b74:	6023      	str	r3, [r4, #0]
 8004b76:	bd38      	pop	{r3, r4, r5, pc}
 8004b78:	20000434 	.word	0x20000434

08004b7c <_read_r>:
 8004b7c:	b538      	push	{r3, r4, r5, lr}
 8004b7e:	4d07      	ldr	r5, [pc, #28]	; (8004b9c <_read_r+0x20>)
 8004b80:	4604      	mov	r4, r0
 8004b82:	4608      	mov	r0, r1
 8004b84:	4611      	mov	r1, r2
 8004b86:	2200      	movs	r2, #0
 8004b88:	602a      	str	r2, [r5, #0]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	f7fc fd24 	bl	80015d8 <_read>
 8004b90:	1c43      	adds	r3, r0, #1
 8004b92:	d102      	bne.n	8004b9a <_read_r+0x1e>
 8004b94:	682b      	ldr	r3, [r5, #0]
 8004b96:	b103      	cbz	r3, 8004b9a <_read_r+0x1e>
 8004b98:	6023      	str	r3, [r4, #0]
 8004b9a:	bd38      	pop	{r3, r4, r5, pc}
 8004b9c:	20000434 	.word	0x20000434

08004ba0 <_write_r>:
 8004ba0:	b538      	push	{r3, r4, r5, lr}
 8004ba2:	4d07      	ldr	r5, [pc, #28]	; (8004bc0 <_write_r+0x20>)
 8004ba4:	4604      	mov	r4, r0
 8004ba6:	4608      	mov	r0, r1
 8004ba8:	4611      	mov	r1, r2
 8004baa:	2200      	movs	r2, #0
 8004bac:	602a      	str	r2, [r5, #0]
 8004bae:	461a      	mov	r2, r3
 8004bb0:	f7fc fd2f 	bl	8001612 <_write>
 8004bb4:	1c43      	adds	r3, r0, #1
 8004bb6:	d102      	bne.n	8004bbe <_write_r+0x1e>
 8004bb8:	682b      	ldr	r3, [r5, #0]
 8004bba:	b103      	cbz	r3, 8004bbe <_write_r+0x1e>
 8004bbc:	6023      	str	r3, [r4, #0]
 8004bbe:	bd38      	pop	{r3, r4, r5, pc}
 8004bc0:	20000434 	.word	0x20000434

08004bc4 <__errno>:
 8004bc4:	4b01      	ldr	r3, [pc, #4]	; (8004bcc <__errno+0x8>)
 8004bc6:	6818      	ldr	r0, [r3, #0]
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	20000064 	.word	0x20000064

08004bd0 <__libc_init_array>:
 8004bd0:	b570      	push	{r4, r5, r6, lr}
 8004bd2:	4d0d      	ldr	r5, [pc, #52]	; (8004c08 <__libc_init_array+0x38>)
 8004bd4:	4c0d      	ldr	r4, [pc, #52]	; (8004c0c <__libc_init_array+0x3c>)
 8004bd6:	1b64      	subs	r4, r4, r5
 8004bd8:	10a4      	asrs	r4, r4, #2
 8004bda:	2600      	movs	r6, #0
 8004bdc:	42a6      	cmp	r6, r4
 8004bde:	d109      	bne.n	8004bf4 <__libc_init_array+0x24>
 8004be0:	4d0b      	ldr	r5, [pc, #44]	; (8004c10 <__libc_init_array+0x40>)
 8004be2:	4c0c      	ldr	r4, [pc, #48]	; (8004c14 <__libc_init_array+0x44>)
 8004be4:	f002 f894 	bl	8006d10 <_init>
 8004be8:	1b64      	subs	r4, r4, r5
 8004bea:	10a4      	asrs	r4, r4, #2
 8004bec:	2600      	movs	r6, #0
 8004bee:	42a6      	cmp	r6, r4
 8004bf0:	d105      	bne.n	8004bfe <__libc_init_array+0x2e>
 8004bf2:	bd70      	pop	{r4, r5, r6, pc}
 8004bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bf8:	4798      	blx	r3
 8004bfa:	3601      	adds	r6, #1
 8004bfc:	e7ee      	b.n	8004bdc <__libc_init_array+0xc>
 8004bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c02:	4798      	blx	r3
 8004c04:	3601      	adds	r6, #1
 8004c06:	e7f2      	b.n	8004bee <__libc_init_array+0x1e>
 8004c08:	080070dc 	.word	0x080070dc
 8004c0c:	080070dc 	.word	0x080070dc
 8004c10:	080070dc 	.word	0x080070dc
 8004c14:	080070e0 	.word	0x080070e0

08004c18 <__retarget_lock_init_recursive>:
 8004c18:	4770      	bx	lr

08004c1a <__retarget_lock_acquire_recursive>:
 8004c1a:	4770      	bx	lr

08004c1c <__retarget_lock_release_recursive>:
 8004c1c:	4770      	bx	lr

08004c1e <quorem>:
 8004c1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c22:	6903      	ldr	r3, [r0, #16]
 8004c24:	690c      	ldr	r4, [r1, #16]
 8004c26:	42a3      	cmp	r3, r4
 8004c28:	4607      	mov	r7, r0
 8004c2a:	db7e      	blt.n	8004d2a <quorem+0x10c>
 8004c2c:	3c01      	subs	r4, #1
 8004c2e:	f101 0814 	add.w	r8, r1, #20
 8004c32:	f100 0514 	add.w	r5, r0, #20
 8004c36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c3a:	9301      	str	r3, [sp, #4]
 8004c3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004c40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c44:	3301      	adds	r3, #1
 8004c46:	429a      	cmp	r2, r3
 8004c48:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004c4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004c50:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c54:	d331      	bcc.n	8004cba <quorem+0x9c>
 8004c56:	f04f 0e00 	mov.w	lr, #0
 8004c5a:	4640      	mov	r0, r8
 8004c5c:	46ac      	mov	ip, r5
 8004c5e:	46f2      	mov	sl, lr
 8004c60:	f850 2b04 	ldr.w	r2, [r0], #4
 8004c64:	b293      	uxth	r3, r2
 8004c66:	fb06 e303 	mla	r3, r6, r3, lr
 8004c6a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c6e:	0c1a      	lsrs	r2, r3, #16
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	ebaa 0303 	sub.w	r3, sl, r3
 8004c76:	f8dc a000 	ldr.w	sl, [ip]
 8004c7a:	fa13 f38a 	uxtah	r3, r3, sl
 8004c7e:	fb06 220e 	mla	r2, r6, lr, r2
 8004c82:	9300      	str	r3, [sp, #0]
 8004c84:	9b00      	ldr	r3, [sp, #0]
 8004c86:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c8a:	b292      	uxth	r2, r2
 8004c8c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004c90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c94:	f8bd 3000 	ldrh.w	r3, [sp]
 8004c98:	4581      	cmp	r9, r0
 8004c9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c9e:	f84c 3b04 	str.w	r3, [ip], #4
 8004ca2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004ca6:	d2db      	bcs.n	8004c60 <quorem+0x42>
 8004ca8:	f855 300b 	ldr.w	r3, [r5, fp]
 8004cac:	b92b      	cbnz	r3, 8004cba <quorem+0x9c>
 8004cae:	9b01      	ldr	r3, [sp, #4]
 8004cb0:	3b04      	subs	r3, #4
 8004cb2:	429d      	cmp	r5, r3
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	d32c      	bcc.n	8004d12 <quorem+0xf4>
 8004cb8:	613c      	str	r4, [r7, #16]
 8004cba:	4638      	mov	r0, r7
 8004cbc:	f001 f9a6 	bl	800600c <__mcmp>
 8004cc0:	2800      	cmp	r0, #0
 8004cc2:	db22      	blt.n	8004d0a <quorem+0xec>
 8004cc4:	3601      	adds	r6, #1
 8004cc6:	4629      	mov	r1, r5
 8004cc8:	2000      	movs	r0, #0
 8004cca:	f858 2b04 	ldr.w	r2, [r8], #4
 8004cce:	f8d1 c000 	ldr.w	ip, [r1]
 8004cd2:	b293      	uxth	r3, r2
 8004cd4:	1ac3      	subs	r3, r0, r3
 8004cd6:	0c12      	lsrs	r2, r2, #16
 8004cd8:	fa13 f38c 	uxtah	r3, r3, ip
 8004cdc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004ce0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004cea:	45c1      	cmp	r9, r8
 8004cec:	f841 3b04 	str.w	r3, [r1], #4
 8004cf0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004cf4:	d2e9      	bcs.n	8004cca <quorem+0xac>
 8004cf6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004cfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004cfe:	b922      	cbnz	r2, 8004d0a <quorem+0xec>
 8004d00:	3b04      	subs	r3, #4
 8004d02:	429d      	cmp	r5, r3
 8004d04:	461a      	mov	r2, r3
 8004d06:	d30a      	bcc.n	8004d1e <quorem+0x100>
 8004d08:	613c      	str	r4, [r7, #16]
 8004d0a:	4630      	mov	r0, r6
 8004d0c:	b003      	add	sp, #12
 8004d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d12:	6812      	ldr	r2, [r2, #0]
 8004d14:	3b04      	subs	r3, #4
 8004d16:	2a00      	cmp	r2, #0
 8004d18:	d1ce      	bne.n	8004cb8 <quorem+0x9a>
 8004d1a:	3c01      	subs	r4, #1
 8004d1c:	e7c9      	b.n	8004cb2 <quorem+0x94>
 8004d1e:	6812      	ldr	r2, [r2, #0]
 8004d20:	3b04      	subs	r3, #4
 8004d22:	2a00      	cmp	r2, #0
 8004d24:	d1f0      	bne.n	8004d08 <quorem+0xea>
 8004d26:	3c01      	subs	r4, #1
 8004d28:	e7eb      	b.n	8004d02 <quorem+0xe4>
 8004d2a:	2000      	movs	r0, #0
 8004d2c:	e7ee      	b.n	8004d0c <quorem+0xee>
	...

08004d30 <_dtoa_r>:
 8004d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d34:	ed2d 8b04 	vpush	{d8-d9}
 8004d38:	69c5      	ldr	r5, [r0, #28]
 8004d3a:	b093      	sub	sp, #76	; 0x4c
 8004d3c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004d40:	ec57 6b10 	vmov	r6, r7, d0
 8004d44:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004d48:	9107      	str	r1, [sp, #28]
 8004d4a:	4604      	mov	r4, r0
 8004d4c:	920a      	str	r2, [sp, #40]	; 0x28
 8004d4e:	930d      	str	r3, [sp, #52]	; 0x34
 8004d50:	b975      	cbnz	r5, 8004d70 <_dtoa_r+0x40>
 8004d52:	2010      	movs	r0, #16
 8004d54:	f000 fe2a 	bl	80059ac <malloc>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	61e0      	str	r0, [r4, #28]
 8004d5c:	b920      	cbnz	r0, 8004d68 <_dtoa_r+0x38>
 8004d5e:	4bae      	ldr	r3, [pc, #696]	; (8005018 <_dtoa_r+0x2e8>)
 8004d60:	21ef      	movs	r1, #239	; 0xef
 8004d62:	48ae      	ldr	r0, [pc, #696]	; (800501c <_dtoa_r+0x2ec>)
 8004d64:	f001 fc90 	bl	8006688 <__assert_func>
 8004d68:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004d6c:	6005      	str	r5, [r0, #0]
 8004d6e:	60c5      	str	r5, [r0, #12]
 8004d70:	69e3      	ldr	r3, [r4, #28]
 8004d72:	6819      	ldr	r1, [r3, #0]
 8004d74:	b151      	cbz	r1, 8004d8c <_dtoa_r+0x5c>
 8004d76:	685a      	ldr	r2, [r3, #4]
 8004d78:	604a      	str	r2, [r1, #4]
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	4093      	lsls	r3, r2
 8004d7e:	608b      	str	r3, [r1, #8]
 8004d80:	4620      	mov	r0, r4
 8004d82:	f000 ff07 	bl	8005b94 <_Bfree>
 8004d86:	69e3      	ldr	r3, [r4, #28]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	601a      	str	r2, [r3, #0]
 8004d8c:	1e3b      	subs	r3, r7, #0
 8004d8e:	bfbb      	ittet	lt
 8004d90:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004d94:	9303      	strlt	r3, [sp, #12]
 8004d96:	2300      	movge	r3, #0
 8004d98:	2201      	movlt	r2, #1
 8004d9a:	bfac      	ite	ge
 8004d9c:	f8c8 3000 	strge.w	r3, [r8]
 8004da0:	f8c8 2000 	strlt.w	r2, [r8]
 8004da4:	4b9e      	ldr	r3, [pc, #632]	; (8005020 <_dtoa_r+0x2f0>)
 8004da6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004daa:	ea33 0308 	bics.w	r3, r3, r8
 8004dae:	d11b      	bne.n	8004de8 <_dtoa_r+0xb8>
 8004db0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004db2:	f242 730f 	movw	r3, #9999	; 0x270f
 8004db6:	6013      	str	r3, [r2, #0]
 8004db8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004dbc:	4333      	orrs	r3, r6
 8004dbe:	f000 8593 	beq.w	80058e8 <_dtoa_r+0xbb8>
 8004dc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004dc4:	b963      	cbnz	r3, 8004de0 <_dtoa_r+0xb0>
 8004dc6:	4b97      	ldr	r3, [pc, #604]	; (8005024 <_dtoa_r+0x2f4>)
 8004dc8:	e027      	b.n	8004e1a <_dtoa_r+0xea>
 8004dca:	4b97      	ldr	r3, [pc, #604]	; (8005028 <_dtoa_r+0x2f8>)
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	3308      	adds	r3, #8
 8004dd0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004dd2:	6013      	str	r3, [r2, #0]
 8004dd4:	9800      	ldr	r0, [sp, #0]
 8004dd6:	b013      	add	sp, #76	; 0x4c
 8004dd8:	ecbd 8b04 	vpop	{d8-d9}
 8004ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004de0:	4b90      	ldr	r3, [pc, #576]	; (8005024 <_dtoa_r+0x2f4>)
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	3303      	adds	r3, #3
 8004de6:	e7f3      	b.n	8004dd0 <_dtoa_r+0xa0>
 8004de8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004dec:	2200      	movs	r2, #0
 8004dee:	ec51 0b17 	vmov	r0, r1, d7
 8004df2:	eeb0 8a47 	vmov.f32	s16, s14
 8004df6:	eef0 8a67 	vmov.f32	s17, s15
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	f7fb fe74 	bl	8000ae8 <__aeabi_dcmpeq>
 8004e00:	4681      	mov	r9, r0
 8004e02:	b160      	cbz	r0, 8004e1e <_dtoa_r+0xee>
 8004e04:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004e06:	2301      	movs	r3, #1
 8004e08:	6013      	str	r3, [r2, #0]
 8004e0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	f000 8568 	beq.w	80058e2 <_dtoa_r+0xbb2>
 8004e12:	4b86      	ldr	r3, [pc, #536]	; (800502c <_dtoa_r+0x2fc>)
 8004e14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004e16:	6013      	str	r3, [r2, #0]
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	9300      	str	r3, [sp, #0]
 8004e1c:	e7da      	b.n	8004dd4 <_dtoa_r+0xa4>
 8004e1e:	aa10      	add	r2, sp, #64	; 0x40
 8004e20:	a911      	add	r1, sp, #68	; 0x44
 8004e22:	4620      	mov	r0, r4
 8004e24:	eeb0 0a48 	vmov.f32	s0, s16
 8004e28:	eef0 0a68 	vmov.f32	s1, s17
 8004e2c:	f001 f994 	bl	8006158 <__d2b>
 8004e30:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8004e34:	4682      	mov	sl, r0
 8004e36:	2d00      	cmp	r5, #0
 8004e38:	d07f      	beq.n	8004f3a <_dtoa_r+0x20a>
 8004e3a:	ee18 3a90 	vmov	r3, s17
 8004e3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e42:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004e46:	ec51 0b18 	vmov	r0, r1, d8
 8004e4a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004e4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004e52:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004e56:	4619      	mov	r1, r3
 8004e58:	2200      	movs	r2, #0
 8004e5a:	4b75      	ldr	r3, [pc, #468]	; (8005030 <_dtoa_r+0x300>)
 8004e5c:	f7fb fa24 	bl	80002a8 <__aeabi_dsub>
 8004e60:	a367      	add	r3, pc, #412	; (adr r3, 8005000 <_dtoa_r+0x2d0>)
 8004e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e66:	f7fb fbd7 	bl	8000618 <__aeabi_dmul>
 8004e6a:	a367      	add	r3, pc, #412	; (adr r3, 8005008 <_dtoa_r+0x2d8>)
 8004e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e70:	f7fb fa1c 	bl	80002ac <__adddf3>
 8004e74:	4606      	mov	r6, r0
 8004e76:	4628      	mov	r0, r5
 8004e78:	460f      	mov	r7, r1
 8004e7a:	f7fb fb63 	bl	8000544 <__aeabi_i2d>
 8004e7e:	a364      	add	r3, pc, #400	; (adr r3, 8005010 <_dtoa_r+0x2e0>)
 8004e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e84:	f7fb fbc8 	bl	8000618 <__aeabi_dmul>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	4630      	mov	r0, r6
 8004e8e:	4639      	mov	r1, r7
 8004e90:	f7fb fa0c 	bl	80002ac <__adddf3>
 8004e94:	4606      	mov	r6, r0
 8004e96:	460f      	mov	r7, r1
 8004e98:	f7fb fe6e 	bl	8000b78 <__aeabi_d2iz>
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	4683      	mov	fp, r0
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	4630      	mov	r0, r6
 8004ea4:	4639      	mov	r1, r7
 8004ea6:	f7fb fe29 	bl	8000afc <__aeabi_dcmplt>
 8004eaa:	b148      	cbz	r0, 8004ec0 <_dtoa_r+0x190>
 8004eac:	4658      	mov	r0, fp
 8004eae:	f7fb fb49 	bl	8000544 <__aeabi_i2d>
 8004eb2:	4632      	mov	r2, r6
 8004eb4:	463b      	mov	r3, r7
 8004eb6:	f7fb fe17 	bl	8000ae8 <__aeabi_dcmpeq>
 8004eba:	b908      	cbnz	r0, 8004ec0 <_dtoa_r+0x190>
 8004ebc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004ec0:	f1bb 0f16 	cmp.w	fp, #22
 8004ec4:	d857      	bhi.n	8004f76 <_dtoa_r+0x246>
 8004ec6:	4b5b      	ldr	r3, [pc, #364]	; (8005034 <_dtoa_r+0x304>)
 8004ec8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed0:	ec51 0b18 	vmov	r0, r1, d8
 8004ed4:	f7fb fe12 	bl	8000afc <__aeabi_dcmplt>
 8004ed8:	2800      	cmp	r0, #0
 8004eda:	d04e      	beq.n	8004f7a <_dtoa_r+0x24a>
 8004edc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	930c      	str	r3, [sp, #48]	; 0x30
 8004ee4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ee6:	1b5b      	subs	r3, r3, r5
 8004ee8:	1e5a      	subs	r2, r3, #1
 8004eea:	bf45      	ittet	mi
 8004eec:	f1c3 0301 	rsbmi	r3, r3, #1
 8004ef0:	9305      	strmi	r3, [sp, #20]
 8004ef2:	2300      	movpl	r3, #0
 8004ef4:	2300      	movmi	r3, #0
 8004ef6:	9206      	str	r2, [sp, #24]
 8004ef8:	bf54      	ite	pl
 8004efa:	9305      	strpl	r3, [sp, #20]
 8004efc:	9306      	strmi	r3, [sp, #24]
 8004efe:	f1bb 0f00 	cmp.w	fp, #0
 8004f02:	db3c      	blt.n	8004f7e <_dtoa_r+0x24e>
 8004f04:	9b06      	ldr	r3, [sp, #24]
 8004f06:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004f0a:	445b      	add	r3, fp
 8004f0c:	9306      	str	r3, [sp, #24]
 8004f0e:	2300      	movs	r3, #0
 8004f10:	9308      	str	r3, [sp, #32]
 8004f12:	9b07      	ldr	r3, [sp, #28]
 8004f14:	2b09      	cmp	r3, #9
 8004f16:	d868      	bhi.n	8004fea <_dtoa_r+0x2ba>
 8004f18:	2b05      	cmp	r3, #5
 8004f1a:	bfc4      	itt	gt
 8004f1c:	3b04      	subgt	r3, #4
 8004f1e:	9307      	strgt	r3, [sp, #28]
 8004f20:	9b07      	ldr	r3, [sp, #28]
 8004f22:	f1a3 0302 	sub.w	r3, r3, #2
 8004f26:	bfcc      	ite	gt
 8004f28:	2500      	movgt	r5, #0
 8004f2a:	2501      	movle	r5, #1
 8004f2c:	2b03      	cmp	r3, #3
 8004f2e:	f200 8085 	bhi.w	800503c <_dtoa_r+0x30c>
 8004f32:	e8df f003 	tbb	[pc, r3]
 8004f36:	3b2e      	.short	0x3b2e
 8004f38:	5839      	.short	0x5839
 8004f3a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004f3e:	441d      	add	r5, r3
 8004f40:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004f44:	2b20      	cmp	r3, #32
 8004f46:	bfc1      	itttt	gt
 8004f48:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004f4c:	fa08 f803 	lslgt.w	r8, r8, r3
 8004f50:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8004f54:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004f58:	bfd6      	itet	le
 8004f5a:	f1c3 0320 	rsble	r3, r3, #32
 8004f5e:	ea48 0003 	orrgt.w	r0, r8, r3
 8004f62:	fa06 f003 	lslle.w	r0, r6, r3
 8004f66:	f7fb fadd 	bl	8000524 <__aeabi_ui2d>
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004f70:	3d01      	subs	r5, #1
 8004f72:	920e      	str	r2, [sp, #56]	; 0x38
 8004f74:	e76f      	b.n	8004e56 <_dtoa_r+0x126>
 8004f76:	2301      	movs	r3, #1
 8004f78:	e7b3      	b.n	8004ee2 <_dtoa_r+0x1b2>
 8004f7a:	900c      	str	r0, [sp, #48]	; 0x30
 8004f7c:	e7b2      	b.n	8004ee4 <_dtoa_r+0x1b4>
 8004f7e:	9b05      	ldr	r3, [sp, #20]
 8004f80:	eba3 030b 	sub.w	r3, r3, fp
 8004f84:	9305      	str	r3, [sp, #20]
 8004f86:	f1cb 0300 	rsb	r3, fp, #0
 8004f8a:	9308      	str	r3, [sp, #32]
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f90:	e7bf      	b.n	8004f12 <_dtoa_r+0x1e2>
 8004f92:	2300      	movs	r3, #0
 8004f94:	9309      	str	r3, [sp, #36]	; 0x24
 8004f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	dc52      	bgt.n	8005042 <_dtoa_r+0x312>
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	9301      	str	r3, [sp, #4]
 8004fa0:	9304      	str	r3, [sp, #16]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	920a      	str	r2, [sp, #40]	; 0x28
 8004fa6:	e00b      	b.n	8004fc0 <_dtoa_r+0x290>
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e7f3      	b.n	8004f94 <_dtoa_r+0x264>
 8004fac:	2300      	movs	r3, #0
 8004fae:	9309      	str	r3, [sp, #36]	; 0x24
 8004fb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fb2:	445b      	add	r3, fp
 8004fb4:	9301      	str	r3, [sp, #4]
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	9304      	str	r3, [sp, #16]
 8004fbc:	bfb8      	it	lt
 8004fbe:	2301      	movlt	r3, #1
 8004fc0:	69e0      	ldr	r0, [r4, #28]
 8004fc2:	2100      	movs	r1, #0
 8004fc4:	2204      	movs	r2, #4
 8004fc6:	f102 0614 	add.w	r6, r2, #20
 8004fca:	429e      	cmp	r6, r3
 8004fcc:	d93d      	bls.n	800504a <_dtoa_r+0x31a>
 8004fce:	6041      	str	r1, [r0, #4]
 8004fd0:	4620      	mov	r0, r4
 8004fd2:	f000 fd9f 	bl	8005b14 <_Balloc>
 8004fd6:	9000      	str	r0, [sp, #0]
 8004fd8:	2800      	cmp	r0, #0
 8004fda:	d139      	bne.n	8005050 <_dtoa_r+0x320>
 8004fdc:	4b16      	ldr	r3, [pc, #88]	; (8005038 <_dtoa_r+0x308>)
 8004fde:	4602      	mov	r2, r0
 8004fe0:	f240 11af 	movw	r1, #431	; 0x1af
 8004fe4:	e6bd      	b.n	8004d62 <_dtoa_r+0x32>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e7e1      	b.n	8004fae <_dtoa_r+0x27e>
 8004fea:	2501      	movs	r5, #1
 8004fec:	2300      	movs	r3, #0
 8004fee:	9307      	str	r3, [sp, #28]
 8004ff0:	9509      	str	r5, [sp, #36]	; 0x24
 8004ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ff6:	9301      	str	r3, [sp, #4]
 8004ff8:	9304      	str	r3, [sp, #16]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	2312      	movs	r3, #18
 8004ffe:	e7d1      	b.n	8004fa4 <_dtoa_r+0x274>
 8005000:	636f4361 	.word	0x636f4361
 8005004:	3fd287a7 	.word	0x3fd287a7
 8005008:	8b60c8b3 	.word	0x8b60c8b3
 800500c:	3fc68a28 	.word	0x3fc68a28
 8005010:	509f79fb 	.word	0x509f79fb
 8005014:	3fd34413 	.word	0x3fd34413
 8005018:	08006da1 	.word	0x08006da1
 800501c:	08006db8 	.word	0x08006db8
 8005020:	7ff00000 	.word	0x7ff00000
 8005024:	08006d9d 	.word	0x08006d9d
 8005028:	08006d94 	.word	0x08006d94
 800502c:	08006d71 	.word	0x08006d71
 8005030:	3ff80000 	.word	0x3ff80000
 8005034:	08006ea8 	.word	0x08006ea8
 8005038:	08006e10 	.word	0x08006e10
 800503c:	2301      	movs	r3, #1
 800503e:	9309      	str	r3, [sp, #36]	; 0x24
 8005040:	e7d7      	b.n	8004ff2 <_dtoa_r+0x2c2>
 8005042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005044:	9301      	str	r3, [sp, #4]
 8005046:	9304      	str	r3, [sp, #16]
 8005048:	e7ba      	b.n	8004fc0 <_dtoa_r+0x290>
 800504a:	3101      	adds	r1, #1
 800504c:	0052      	lsls	r2, r2, #1
 800504e:	e7ba      	b.n	8004fc6 <_dtoa_r+0x296>
 8005050:	69e3      	ldr	r3, [r4, #28]
 8005052:	9a00      	ldr	r2, [sp, #0]
 8005054:	601a      	str	r2, [r3, #0]
 8005056:	9b04      	ldr	r3, [sp, #16]
 8005058:	2b0e      	cmp	r3, #14
 800505a:	f200 80a8 	bhi.w	80051ae <_dtoa_r+0x47e>
 800505e:	2d00      	cmp	r5, #0
 8005060:	f000 80a5 	beq.w	80051ae <_dtoa_r+0x47e>
 8005064:	f1bb 0f00 	cmp.w	fp, #0
 8005068:	dd38      	ble.n	80050dc <_dtoa_r+0x3ac>
 800506a:	4bc0      	ldr	r3, [pc, #768]	; (800536c <_dtoa_r+0x63c>)
 800506c:	f00b 020f 	and.w	r2, fp, #15
 8005070:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005074:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005078:	e9d3 6700 	ldrd	r6, r7, [r3]
 800507c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005080:	d019      	beq.n	80050b6 <_dtoa_r+0x386>
 8005082:	4bbb      	ldr	r3, [pc, #748]	; (8005370 <_dtoa_r+0x640>)
 8005084:	ec51 0b18 	vmov	r0, r1, d8
 8005088:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800508c:	f7fb fbee 	bl	800086c <__aeabi_ddiv>
 8005090:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005094:	f008 080f 	and.w	r8, r8, #15
 8005098:	2503      	movs	r5, #3
 800509a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005370 <_dtoa_r+0x640>
 800509e:	f1b8 0f00 	cmp.w	r8, #0
 80050a2:	d10a      	bne.n	80050ba <_dtoa_r+0x38a>
 80050a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050a8:	4632      	mov	r2, r6
 80050aa:	463b      	mov	r3, r7
 80050ac:	f7fb fbde 	bl	800086c <__aeabi_ddiv>
 80050b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050b4:	e02b      	b.n	800510e <_dtoa_r+0x3de>
 80050b6:	2502      	movs	r5, #2
 80050b8:	e7ef      	b.n	800509a <_dtoa_r+0x36a>
 80050ba:	f018 0f01 	tst.w	r8, #1
 80050be:	d008      	beq.n	80050d2 <_dtoa_r+0x3a2>
 80050c0:	4630      	mov	r0, r6
 80050c2:	4639      	mov	r1, r7
 80050c4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80050c8:	f7fb faa6 	bl	8000618 <__aeabi_dmul>
 80050cc:	3501      	adds	r5, #1
 80050ce:	4606      	mov	r6, r0
 80050d0:	460f      	mov	r7, r1
 80050d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80050d6:	f109 0908 	add.w	r9, r9, #8
 80050da:	e7e0      	b.n	800509e <_dtoa_r+0x36e>
 80050dc:	f000 809f 	beq.w	800521e <_dtoa_r+0x4ee>
 80050e0:	f1cb 0600 	rsb	r6, fp, #0
 80050e4:	4ba1      	ldr	r3, [pc, #644]	; (800536c <_dtoa_r+0x63c>)
 80050e6:	4fa2      	ldr	r7, [pc, #648]	; (8005370 <_dtoa_r+0x640>)
 80050e8:	f006 020f 	and.w	r2, r6, #15
 80050ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f4:	ec51 0b18 	vmov	r0, r1, d8
 80050f8:	f7fb fa8e 	bl	8000618 <__aeabi_dmul>
 80050fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005100:	1136      	asrs	r6, r6, #4
 8005102:	2300      	movs	r3, #0
 8005104:	2502      	movs	r5, #2
 8005106:	2e00      	cmp	r6, #0
 8005108:	d17e      	bne.n	8005208 <_dtoa_r+0x4d8>
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1d0      	bne.n	80050b0 <_dtoa_r+0x380>
 800510e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005110:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	f000 8084 	beq.w	8005222 <_dtoa_r+0x4f2>
 800511a:	4b96      	ldr	r3, [pc, #600]	; (8005374 <_dtoa_r+0x644>)
 800511c:	2200      	movs	r2, #0
 800511e:	4640      	mov	r0, r8
 8005120:	4649      	mov	r1, r9
 8005122:	f7fb fceb 	bl	8000afc <__aeabi_dcmplt>
 8005126:	2800      	cmp	r0, #0
 8005128:	d07b      	beq.n	8005222 <_dtoa_r+0x4f2>
 800512a:	9b04      	ldr	r3, [sp, #16]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d078      	beq.n	8005222 <_dtoa_r+0x4f2>
 8005130:	9b01      	ldr	r3, [sp, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	dd39      	ble.n	80051aa <_dtoa_r+0x47a>
 8005136:	4b90      	ldr	r3, [pc, #576]	; (8005378 <_dtoa_r+0x648>)
 8005138:	2200      	movs	r2, #0
 800513a:	4640      	mov	r0, r8
 800513c:	4649      	mov	r1, r9
 800513e:	f7fb fa6b 	bl	8000618 <__aeabi_dmul>
 8005142:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005146:	9e01      	ldr	r6, [sp, #4]
 8005148:	f10b 37ff 	add.w	r7, fp, #4294967295
 800514c:	3501      	adds	r5, #1
 800514e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005152:	4628      	mov	r0, r5
 8005154:	f7fb f9f6 	bl	8000544 <__aeabi_i2d>
 8005158:	4642      	mov	r2, r8
 800515a:	464b      	mov	r3, r9
 800515c:	f7fb fa5c 	bl	8000618 <__aeabi_dmul>
 8005160:	4b86      	ldr	r3, [pc, #536]	; (800537c <_dtoa_r+0x64c>)
 8005162:	2200      	movs	r2, #0
 8005164:	f7fb f8a2 	bl	80002ac <__adddf3>
 8005168:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800516c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005170:	9303      	str	r3, [sp, #12]
 8005172:	2e00      	cmp	r6, #0
 8005174:	d158      	bne.n	8005228 <_dtoa_r+0x4f8>
 8005176:	4b82      	ldr	r3, [pc, #520]	; (8005380 <_dtoa_r+0x650>)
 8005178:	2200      	movs	r2, #0
 800517a:	4640      	mov	r0, r8
 800517c:	4649      	mov	r1, r9
 800517e:	f7fb f893 	bl	80002a8 <__aeabi_dsub>
 8005182:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005186:	4680      	mov	r8, r0
 8005188:	4689      	mov	r9, r1
 800518a:	f7fb fcd5 	bl	8000b38 <__aeabi_dcmpgt>
 800518e:	2800      	cmp	r0, #0
 8005190:	f040 8296 	bne.w	80056c0 <_dtoa_r+0x990>
 8005194:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005198:	4640      	mov	r0, r8
 800519a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800519e:	4649      	mov	r1, r9
 80051a0:	f7fb fcac 	bl	8000afc <__aeabi_dcmplt>
 80051a4:	2800      	cmp	r0, #0
 80051a6:	f040 8289 	bne.w	80056bc <_dtoa_r+0x98c>
 80051aa:	ed8d 8b02 	vstr	d8, [sp, #8]
 80051ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	f2c0 814e 	blt.w	8005452 <_dtoa_r+0x722>
 80051b6:	f1bb 0f0e 	cmp.w	fp, #14
 80051ba:	f300 814a 	bgt.w	8005452 <_dtoa_r+0x722>
 80051be:	4b6b      	ldr	r3, [pc, #428]	; (800536c <_dtoa_r+0x63c>)
 80051c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80051c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	f280 80dc 	bge.w	8005388 <_dtoa_r+0x658>
 80051d0:	9b04      	ldr	r3, [sp, #16]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f300 80d8 	bgt.w	8005388 <_dtoa_r+0x658>
 80051d8:	f040 826f 	bne.w	80056ba <_dtoa_r+0x98a>
 80051dc:	4b68      	ldr	r3, [pc, #416]	; (8005380 <_dtoa_r+0x650>)
 80051de:	2200      	movs	r2, #0
 80051e0:	4640      	mov	r0, r8
 80051e2:	4649      	mov	r1, r9
 80051e4:	f7fb fa18 	bl	8000618 <__aeabi_dmul>
 80051e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051ec:	f7fb fc9a 	bl	8000b24 <__aeabi_dcmpge>
 80051f0:	9e04      	ldr	r6, [sp, #16]
 80051f2:	4637      	mov	r7, r6
 80051f4:	2800      	cmp	r0, #0
 80051f6:	f040 8245 	bne.w	8005684 <_dtoa_r+0x954>
 80051fa:	9d00      	ldr	r5, [sp, #0]
 80051fc:	2331      	movs	r3, #49	; 0x31
 80051fe:	f805 3b01 	strb.w	r3, [r5], #1
 8005202:	f10b 0b01 	add.w	fp, fp, #1
 8005206:	e241      	b.n	800568c <_dtoa_r+0x95c>
 8005208:	07f2      	lsls	r2, r6, #31
 800520a:	d505      	bpl.n	8005218 <_dtoa_r+0x4e8>
 800520c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005210:	f7fb fa02 	bl	8000618 <__aeabi_dmul>
 8005214:	3501      	adds	r5, #1
 8005216:	2301      	movs	r3, #1
 8005218:	1076      	asrs	r6, r6, #1
 800521a:	3708      	adds	r7, #8
 800521c:	e773      	b.n	8005106 <_dtoa_r+0x3d6>
 800521e:	2502      	movs	r5, #2
 8005220:	e775      	b.n	800510e <_dtoa_r+0x3de>
 8005222:	9e04      	ldr	r6, [sp, #16]
 8005224:	465f      	mov	r7, fp
 8005226:	e792      	b.n	800514e <_dtoa_r+0x41e>
 8005228:	9900      	ldr	r1, [sp, #0]
 800522a:	4b50      	ldr	r3, [pc, #320]	; (800536c <_dtoa_r+0x63c>)
 800522c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005230:	4431      	add	r1, r6
 8005232:	9102      	str	r1, [sp, #8]
 8005234:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005236:	eeb0 9a47 	vmov.f32	s18, s14
 800523a:	eef0 9a67 	vmov.f32	s19, s15
 800523e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005242:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005246:	2900      	cmp	r1, #0
 8005248:	d044      	beq.n	80052d4 <_dtoa_r+0x5a4>
 800524a:	494e      	ldr	r1, [pc, #312]	; (8005384 <_dtoa_r+0x654>)
 800524c:	2000      	movs	r0, #0
 800524e:	f7fb fb0d 	bl	800086c <__aeabi_ddiv>
 8005252:	ec53 2b19 	vmov	r2, r3, d9
 8005256:	f7fb f827 	bl	80002a8 <__aeabi_dsub>
 800525a:	9d00      	ldr	r5, [sp, #0]
 800525c:	ec41 0b19 	vmov	d9, r0, r1
 8005260:	4649      	mov	r1, r9
 8005262:	4640      	mov	r0, r8
 8005264:	f7fb fc88 	bl	8000b78 <__aeabi_d2iz>
 8005268:	4606      	mov	r6, r0
 800526a:	f7fb f96b 	bl	8000544 <__aeabi_i2d>
 800526e:	4602      	mov	r2, r0
 8005270:	460b      	mov	r3, r1
 8005272:	4640      	mov	r0, r8
 8005274:	4649      	mov	r1, r9
 8005276:	f7fb f817 	bl	80002a8 <__aeabi_dsub>
 800527a:	3630      	adds	r6, #48	; 0x30
 800527c:	f805 6b01 	strb.w	r6, [r5], #1
 8005280:	ec53 2b19 	vmov	r2, r3, d9
 8005284:	4680      	mov	r8, r0
 8005286:	4689      	mov	r9, r1
 8005288:	f7fb fc38 	bl	8000afc <__aeabi_dcmplt>
 800528c:	2800      	cmp	r0, #0
 800528e:	d164      	bne.n	800535a <_dtoa_r+0x62a>
 8005290:	4642      	mov	r2, r8
 8005292:	464b      	mov	r3, r9
 8005294:	4937      	ldr	r1, [pc, #220]	; (8005374 <_dtoa_r+0x644>)
 8005296:	2000      	movs	r0, #0
 8005298:	f7fb f806 	bl	80002a8 <__aeabi_dsub>
 800529c:	ec53 2b19 	vmov	r2, r3, d9
 80052a0:	f7fb fc2c 	bl	8000afc <__aeabi_dcmplt>
 80052a4:	2800      	cmp	r0, #0
 80052a6:	f040 80b6 	bne.w	8005416 <_dtoa_r+0x6e6>
 80052aa:	9b02      	ldr	r3, [sp, #8]
 80052ac:	429d      	cmp	r5, r3
 80052ae:	f43f af7c 	beq.w	80051aa <_dtoa_r+0x47a>
 80052b2:	4b31      	ldr	r3, [pc, #196]	; (8005378 <_dtoa_r+0x648>)
 80052b4:	ec51 0b19 	vmov	r0, r1, d9
 80052b8:	2200      	movs	r2, #0
 80052ba:	f7fb f9ad 	bl	8000618 <__aeabi_dmul>
 80052be:	4b2e      	ldr	r3, [pc, #184]	; (8005378 <_dtoa_r+0x648>)
 80052c0:	ec41 0b19 	vmov	d9, r0, r1
 80052c4:	2200      	movs	r2, #0
 80052c6:	4640      	mov	r0, r8
 80052c8:	4649      	mov	r1, r9
 80052ca:	f7fb f9a5 	bl	8000618 <__aeabi_dmul>
 80052ce:	4680      	mov	r8, r0
 80052d0:	4689      	mov	r9, r1
 80052d2:	e7c5      	b.n	8005260 <_dtoa_r+0x530>
 80052d4:	ec51 0b17 	vmov	r0, r1, d7
 80052d8:	f7fb f99e 	bl	8000618 <__aeabi_dmul>
 80052dc:	9b02      	ldr	r3, [sp, #8]
 80052de:	9d00      	ldr	r5, [sp, #0]
 80052e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80052e2:	ec41 0b19 	vmov	d9, r0, r1
 80052e6:	4649      	mov	r1, r9
 80052e8:	4640      	mov	r0, r8
 80052ea:	f7fb fc45 	bl	8000b78 <__aeabi_d2iz>
 80052ee:	4606      	mov	r6, r0
 80052f0:	f7fb f928 	bl	8000544 <__aeabi_i2d>
 80052f4:	3630      	adds	r6, #48	; 0x30
 80052f6:	4602      	mov	r2, r0
 80052f8:	460b      	mov	r3, r1
 80052fa:	4640      	mov	r0, r8
 80052fc:	4649      	mov	r1, r9
 80052fe:	f7fa ffd3 	bl	80002a8 <__aeabi_dsub>
 8005302:	f805 6b01 	strb.w	r6, [r5], #1
 8005306:	9b02      	ldr	r3, [sp, #8]
 8005308:	429d      	cmp	r5, r3
 800530a:	4680      	mov	r8, r0
 800530c:	4689      	mov	r9, r1
 800530e:	f04f 0200 	mov.w	r2, #0
 8005312:	d124      	bne.n	800535e <_dtoa_r+0x62e>
 8005314:	4b1b      	ldr	r3, [pc, #108]	; (8005384 <_dtoa_r+0x654>)
 8005316:	ec51 0b19 	vmov	r0, r1, d9
 800531a:	f7fa ffc7 	bl	80002ac <__adddf3>
 800531e:	4602      	mov	r2, r0
 8005320:	460b      	mov	r3, r1
 8005322:	4640      	mov	r0, r8
 8005324:	4649      	mov	r1, r9
 8005326:	f7fb fc07 	bl	8000b38 <__aeabi_dcmpgt>
 800532a:	2800      	cmp	r0, #0
 800532c:	d173      	bne.n	8005416 <_dtoa_r+0x6e6>
 800532e:	ec53 2b19 	vmov	r2, r3, d9
 8005332:	4914      	ldr	r1, [pc, #80]	; (8005384 <_dtoa_r+0x654>)
 8005334:	2000      	movs	r0, #0
 8005336:	f7fa ffb7 	bl	80002a8 <__aeabi_dsub>
 800533a:	4602      	mov	r2, r0
 800533c:	460b      	mov	r3, r1
 800533e:	4640      	mov	r0, r8
 8005340:	4649      	mov	r1, r9
 8005342:	f7fb fbdb 	bl	8000afc <__aeabi_dcmplt>
 8005346:	2800      	cmp	r0, #0
 8005348:	f43f af2f 	beq.w	80051aa <_dtoa_r+0x47a>
 800534c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800534e:	1e6b      	subs	r3, r5, #1
 8005350:	930f      	str	r3, [sp, #60]	; 0x3c
 8005352:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005356:	2b30      	cmp	r3, #48	; 0x30
 8005358:	d0f8      	beq.n	800534c <_dtoa_r+0x61c>
 800535a:	46bb      	mov	fp, r7
 800535c:	e04a      	b.n	80053f4 <_dtoa_r+0x6c4>
 800535e:	4b06      	ldr	r3, [pc, #24]	; (8005378 <_dtoa_r+0x648>)
 8005360:	f7fb f95a 	bl	8000618 <__aeabi_dmul>
 8005364:	4680      	mov	r8, r0
 8005366:	4689      	mov	r9, r1
 8005368:	e7bd      	b.n	80052e6 <_dtoa_r+0x5b6>
 800536a:	bf00      	nop
 800536c:	08006ea8 	.word	0x08006ea8
 8005370:	08006e80 	.word	0x08006e80
 8005374:	3ff00000 	.word	0x3ff00000
 8005378:	40240000 	.word	0x40240000
 800537c:	401c0000 	.word	0x401c0000
 8005380:	40140000 	.word	0x40140000
 8005384:	3fe00000 	.word	0x3fe00000
 8005388:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800538c:	9d00      	ldr	r5, [sp, #0]
 800538e:	4642      	mov	r2, r8
 8005390:	464b      	mov	r3, r9
 8005392:	4630      	mov	r0, r6
 8005394:	4639      	mov	r1, r7
 8005396:	f7fb fa69 	bl	800086c <__aeabi_ddiv>
 800539a:	f7fb fbed 	bl	8000b78 <__aeabi_d2iz>
 800539e:	9001      	str	r0, [sp, #4]
 80053a0:	f7fb f8d0 	bl	8000544 <__aeabi_i2d>
 80053a4:	4642      	mov	r2, r8
 80053a6:	464b      	mov	r3, r9
 80053a8:	f7fb f936 	bl	8000618 <__aeabi_dmul>
 80053ac:	4602      	mov	r2, r0
 80053ae:	460b      	mov	r3, r1
 80053b0:	4630      	mov	r0, r6
 80053b2:	4639      	mov	r1, r7
 80053b4:	f7fa ff78 	bl	80002a8 <__aeabi_dsub>
 80053b8:	9e01      	ldr	r6, [sp, #4]
 80053ba:	9f04      	ldr	r7, [sp, #16]
 80053bc:	3630      	adds	r6, #48	; 0x30
 80053be:	f805 6b01 	strb.w	r6, [r5], #1
 80053c2:	9e00      	ldr	r6, [sp, #0]
 80053c4:	1bae      	subs	r6, r5, r6
 80053c6:	42b7      	cmp	r7, r6
 80053c8:	4602      	mov	r2, r0
 80053ca:	460b      	mov	r3, r1
 80053cc:	d134      	bne.n	8005438 <_dtoa_r+0x708>
 80053ce:	f7fa ff6d 	bl	80002ac <__adddf3>
 80053d2:	4642      	mov	r2, r8
 80053d4:	464b      	mov	r3, r9
 80053d6:	4606      	mov	r6, r0
 80053d8:	460f      	mov	r7, r1
 80053da:	f7fb fbad 	bl	8000b38 <__aeabi_dcmpgt>
 80053de:	b9c8      	cbnz	r0, 8005414 <_dtoa_r+0x6e4>
 80053e0:	4642      	mov	r2, r8
 80053e2:	464b      	mov	r3, r9
 80053e4:	4630      	mov	r0, r6
 80053e6:	4639      	mov	r1, r7
 80053e8:	f7fb fb7e 	bl	8000ae8 <__aeabi_dcmpeq>
 80053ec:	b110      	cbz	r0, 80053f4 <_dtoa_r+0x6c4>
 80053ee:	9b01      	ldr	r3, [sp, #4]
 80053f0:	07db      	lsls	r3, r3, #31
 80053f2:	d40f      	bmi.n	8005414 <_dtoa_r+0x6e4>
 80053f4:	4651      	mov	r1, sl
 80053f6:	4620      	mov	r0, r4
 80053f8:	f000 fbcc 	bl	8005b94 <_Bfree>
 80053fc:	2300      	movs	r3, #0
 80053fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005400:	702b      	strb	r3, [r5, #0]
 8005402:	f10b 0301 	add.w	r3, fp, #1
 8005406:	6013      	str	r3, [r2, #0]
 8005408:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800540a:	2b00      	cmp	r3, #0
 800540c:	f43f ace2 	beq.w	8004dd4 <_dtoa_r+0xa4>
 8005410:	601d      	str	r5, [r3, #0]
 8005412:	e4df      	b.n	8004dd4 <_dtoa_r+0xa4>
 8005414:	465f      	mov	r7, fp
 8005416:	462b      	mov	r3, r5
 8005418:	461d      	mov	r5, r3
 800541a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800541e:	2a39      	cmp	r2, #57	; 0x39
 8005420:	d106      	bne.n	8005430 <_dtoa_r+0x700>
 8005422:	9a00      	ldr	r2, [sp, #0]
 8005424:	429a      	cmp	r2, r3
 8005426:	d1f7      	bne.n	8005418 <_dtoa_r+0x6e8>
 8005428:	9900      	ldr	r1, [sp, #0]
 800542a:	2230      	movs	r2, #48	; 0x30
 800542c:	3701      	adds	r7, #1
 800542e:	700a      	strb	r2, [r1, #0]
 8005430:	781a      	ldrb	r2, [r3, #0]
 8005432:	3201      	adds	r2, #1
 8005434:	701a      	strb	r2, [r3, #0]
 8005436:	e790      	b.n	800535a <_dtoa_r+0x62a>
 8005438:	4ba3      	ldr	r3, [pc, #652]	; (80056c8 <_dtoa_r+0x998>)
 800543a:	2200      	movs	r2, #0
 800543c:	f7fb f8ec 	bl	8000618 <__aeabi_dmul>
 8005440:	2200      	movs	r2, #0
 8005442:	2300      	movs	r3, #0
 8005444:	4606      	mov	r6, r0
 8005446:	460f      	mov	r7, r1
 8005448:	f7fb fb4e 	bl	8000ae8 <__aeabi_dcmpeq>
 800544c:	2800      	cmp	r0, #0
 800544e:	d09e      	beq.n	800538e <_dtoa_r+0x65e>
 8005450:	e7d0      	b.n	80053f4 <_dtoa_r+0x6c4>
 8005452:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005454:	2a00      	cmp	r2, #0
 8005456:	f000 80ca 	beq.w	80055ee <_dtoa_r+0x8be>
 800545a:	9a07      	ldr	r2, [sp, #28]
 800545c:	2a01      	cmp	r2, #1
 800545e:	f300 80ad 	bgt.w	80055bc <_dtoa_r+0x88c>
 8005462:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005464:	2a00      	cmp	r2, #0
 8005466:	f000 80a5 	beq.w	80055b4 <_dtoa_r+0x884>
 800546a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800546e:	9e08      	ldr	r6, [sp, #32]
 8005470:	9d05      	ldr	r5, [sp, #20]
 8005472:	9a05      	ldr	r2, [sp, #20]
 8005474:	441a      	add	r2, r3
 8005476:	9205      	str	r2, [sp, #20]
 8005478:	9a06      	ldr	r2, [sp, #24]
 800547a:	2101      	movs	r1, #1
 800547c:	441a      	add	r2, r3
 800547e:	4620      	mov	r0, r4
 8005480:	9206      	str	r2, [sp, #24]
 8005482:	f000 fc3d 	bl	8005d00 <__i2b>
 8005486:	4607      	mov	r7, r0
 8005488:	b165      	cbz	r5, 80054a4 <_dtoa_r+0x774>
 800548a:	9b06      	ldr	r3, [sp, #24]
 800548c:	2b00      	cmp	r3, #0
 800548e:	dd09      	ble.n	80054a4 <_dtoa_r+0x774>
 8005490:	42ab      	cmp	r3, r5
 8005492:	9a05      	ldr	r2, [sp, #20]
 8005494:	bfa8      	it	ge
 8005496:	462b      	movge	r3, r5
 8005498:	1ad2      	subs	r2, r2, r3
 800549a:	9205      	str	r2, [sp, #20]
 800549c:	9a06      	ldr	r2, [sp, #24]
 800549e:	1aed      	subs	r5, r5, r3
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	9306      	str	r3, [sp, #24]
 80054a4:	9b08      	ldr	r3, [sp, #32]
 80054a6:	b1f3      	cbz	r3, 80054e6 <_dtoa_r+0x7b6>
 80054a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 80a3 	beq.w	80055f6 <_dtoa_r+0x8c6>
 80054b0:	2e00      	cmp	r6, #0
 80054b2:	dd10      	ble.n	80054d6 <_dtoa_r+0x7a6>
 80054b4:	4639      	mov	r1, r7
 80054b6:	4632      	mov	r2, r6
 80054b8:	4620      	mov	r0, r4
 80054ba:	f000 fce1 	bl	8005e80 <__pow5mult>
 80054be:	4652      	mov	r2, sl
 80054c0:	4601      	mov	r1, r0
 80054c2:	4607      	mov	r7, r0
 80054c4:	4620      	mov	r0, r4
 80054c6:	f000 fc31 	bl	8005d2c <__multiply>
 80054ca:	4651      	mov	r1, sl
 80054cc:	4680      	mov	r8, r0
 80054ce:	4620      	mov	r0, r4
 80054d0:	f000 fb60 	bl	8005b94 <_Bfree>
 80054d4:	46c2      	mov	sl, r8
 80054d6:	9b08      	ldr	r3, [sp, #32]
 80054d8:	1b9a      	subs	r2, r3, r6
 80054da:	d004      	beq.n	80054e6 <_dtoa_r+0x7b6>
 80054dc:	4651      	mov	r1, sl
 80054de:	4620      	mov	r0, r4
 80054e0:	f000 fcce 	bl	8005e80 <__pow5mult>
 80054e4:	4682      	mov	sl, r0
 80054e6:	2101      	movs	r1, #1
 80054e8:	4620      	mov	r0, r4
 80054ea:	f000 fc09 	bl	8005d00 <__i2b>
 80054ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	4606      	mov	r6, r0
 80054f4:	f340 8081 	ble.w	80055fa <_dtoa_r+0x8ca>
 80054f8:	461a      	mov	r2, r3
 80054fa:	4601      	mov	r1, r0
 80054fc:	4620      	mov	r0, r4
 80054fe:	f000 fcbf 	bl	8005e80 <__pow5mult>
 8005502:	9b07      	ldr	r3, [sp, #28]
 8005504:	2b01      	cmp	r3, #1
 8005506:	4606      	mov	r6, r0
 8005508:	dd7a      	ble.n	8005600 <_dtoa_r+0x8d0>
 800550a:	f04f 0800 	mov.w	r8, #0
 800550e:	6933      	ldr	r3, [r6, #16]
 8005510:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005514:	6918      	ldr	r0, [r3, #16]
 8005516:	f000 fba5 	bl	8005c64 <__hi0bits>
 800551a:	f1c0 0020 	rsb	r0, r0, #32
 800551e:	9b06      	ldr	r3, [sp, #24]
 8005520:	4418      	add	r0, r3
 8005522:	f010 001f 	ands.w	r0, r0, #31
 8005526:	f000 8094 	beq.w	8005652 <_dtoa_r+0x922>
 800552a:	f1c0 0320 	rsb	r3, r0, #32
 800552e:	2b04      	cmp	r3, #4
 8005530:	f340 8085 	ble.w	800563e <_dtoa_r+0x90e>
 8005534:	9b05      	ldr	r3, [sp, #20]
 8005536:	f1c0 001c 	rsb	r0, r0, #28
 800553a:	4403      	add	r3, r0
 800553c:	9305      	str	r3, [sp, #20]
 800553e:	9b06      	ldr	r3, [sp, #24]
 8005540:	4403      	add	r3, r0
 8005542:	4405      	add	r5, r0
 8005544:	9306      	str	r3, [sp, #24]
 8005546:	9b05      	ldr	r3, [sp, #20]
 8005548:	2b00      	cmp	r3, #0
 800554a:	dd05      	ble.n	8005558 <_dtoa_r+0x828>
 800554c:	4651      	mov	r1, sl
 800554e:	461a      	mov	r2, r3
 8005550:	4620      	mov	r0, r4
 8005552:	f000 fcef 	bl	8005f34 <__lshift>
 8005556:	4682      	mov	sl, r0
 8005558:	9b06      	ldr	r3, [sp, #24]
 800555a:	2b00      	cmp	r3, #0
 800555c:	dd05      	ble.n	800556a <_dtoa_r+0x83a>
 800555e:	4631      	mov	r1, r6
 8005560:	461a      	mov	r2, r3
 8005562:	4620      	mov	r0, r4
 8005564:	f000 fce6 	bl	8005f34 <__lshift>
 8005568:	4606      	mov	r6, r0
 800556a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800556c:	2b00      	cmp	r3, #0
 800556e:	d072      	beq.n	8005656 <_dtoa_r+0x926>
 8005570:	4631      	mov	r1, r6
 8005572:	4650      	mov	r0, sl
 8005574:	f000 fd4a 	bl	800600c <__mcmp>
 8005578:	2800      	cmp	r0, #0
 800557a:	da6c      	bge.n	8005656 <_dtoa_r+0x926>
 800557c:	2300      	movs	r3, #0
 800557e:	4651      	mov	r1, sl
 8005580:	220a      	movs	r2, #10
 8005582:	4620      	mov	r0, r4
 8005584:	f000 fb28 	bl	8005bd8 <__multadd>
 8005588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800558a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800558e:	4682      	mov	sl, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 81b0 	beq.w	80058f6 <_dtoa_r+0xbc6>
 8005596:	2300      	movs	r3, #0
 8005598:	4639      	mov	r1, r7
 800559a:	220a      	movs	r2, #10
 800559c:	4620      	mov	r0, r4
 800559e:	f000 fb1b 	bl	8005bd8 <__multadd>
 80055a2:	9b01      	ldr	r3, [sp, #4]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	4607      	mov	r7, r0
 80055a8:	f300 8096 	bgt.w	80056d8 <_dtoa_r+0x9a8>
 80055ac:	9b07      	ldr	r3, [sp, #28]
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	dc59      	bgt.n	8005666 <_dtoa_r+0x936>
 80055b2:	e091      	b.n	80056d8 <_dtoa_r+0x9a8>
 80055b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80055b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80055ba:	e758      	b.n	800546e <_dtoa_r+0x73e>
 80055bc:	9b04      	ldr	r3, [sp, #16]
 80055be:	1e5e      	subs	r6, r3, #1
 80055c0:	9b08      	ldr	r3, [sp, #32]
 80055c2:	42b3      	cmp	r3, r6
 80055c4:	bfbf      	itttt	lt
 80055c6:	9b08      	ldrlt	r3, [sp, #32]
 80055c8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80055ca:	9608      	strlt	r6, [sp, #32]
 80055cc:	1af3      	sublt	r3, r6, r3
 80055ce:	bfb4      	ite	lt
 80055d0:	18d2      	addlt	r2, r2, r3
 80055d2:	1b9e      	subge	r6, r3, r6
 80055d4:	9b04      	ldr	r3, [sp, #16]
 80055d6:	bfbc      	itt	lt
 80055d8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80055da:	2600      	movlt	r6, #0
 80055dc:	2b00      	cmp	r3, #0
 80055de:	bfb7      	itett	lt
 80055e0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80055e4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80055e8:	1a9d      	sublt	r5, r3, r2
 80055ea:	2300      	movlt	r3, #0
 80055ec:	e741      	b.n	8005472 <_dtoa_r+0x742>
 80055ee:	9e08      	ldr	r6, [sp, #32]
 80055f0:	9d05      	ldr	r5, [sp, #20]
 80055f2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80055f4:	e748      	b.n	8005488 <_dtoa_r+0x758>
 80055f6:	9a08      	ldr	r2, [sp, #32]
 80055f8:	e770      	b.n	80054dc <_dtoa_r+0x7ac>
 80055fa:	9b07      	ldr	r3, [sp, #28]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	dc19      	bgt.n	8005634 <_dtoa_r+0x904>
 8005600:	9b02      	ldr	r3, [sp, #8]
 8005602:	b9bb      	cbnz	r3, 8005634 <_dtoa_r+0x904>
 8005604:	9b03      	ldr	r3, [sp, #12]
 8005606:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800560a:	b99b      	cbnz	r3, 8005634 <_dtoa_r+0x904>
 800560c:	9b03      	ldr	r3, [sp, #12]
 800560e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005612:	0d1b      	lsrs	r3, r3, #20
 8005614:	051b      	lsls	r3, r3, #20
 8005616:	b183      	cbz	r3, 800563a <_dtoa_r+0x90a>
 8005618:	9b05      	ldr	r3, [sp, #20]
 800561a:	3301      	adds	r3, #1
 800561c:	9305      	str	r3, [sp, #20]
 800561e:	9b06      	ldr	r3, [sp, #24]
 8005620:	3301      	adds	r3, #1
 8005622:	9306      	str	r3, [sp, #24]
 8005624:	f04f 0801 	mov.w	r8, #1
 8005628:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800562a:	2b00      	cmp	r3, #0
 800562c:	f47f af6f 	bne.w	800550e <_dtoa_r+0x7de>
 8005630:	2001      	movs	r0, #1
 8005632:	e774      	b.n	800551e <_dtoa_r+0x7ee>
 8005634:	f04f 0800 	mov.w	r8, #0
 8005638:	e7f6      	b.n	8005628 <_dtoa_r+0x8f8>
 800563a:	4698      	mov	r8, r3
 800563c:	e7f4      	b.n	8005628 <_dtoa_r+0x8f8>
 800563e:	d082      	beq.n	8005546 <_dtoa_r+0x816>
 8005640:	9a05      	ldr	r2, [sp, #20]
 8005642:	331c      	adds	r3, #28
 8005644:	441a      	add	r2, r3
 8005646:	9205      	str	r2, [sp, #20]
 8005648:	9a06      	ldr	r2, [sp, #24]
 800564a:	441a      	add	r2, r3
 800564c:	441d      	add	r5, r3
 800564e:	9206      	str	r2, [sp, #24]
 8005650:	e779      	b.n	8005546 <_dtoa_r+0x816>
 8005652:	4603      	mov	r3, r0
 8005654:	e7f4      	b.n	8005640 <_dtoa_r+0x910>
 8005656:	9b04      	ldr	r3, [sp, #16]
 8005658:	2b00      	cmp	r3, #0
 800565a:	dc37      	bgt.n	80056cc <_dtoa_r+0x99c>
 800565c:	9b07      	ldr	r3, [sp, #28]
 800565e:	2b02      	cmp	r3, #2
 8005660:	dd34      	ble.n	80056cc <_dtoa_r+0x99c>
 8005662:	9b04      	ldr	r3, [sp, #16]
 8005664:	9301      	str	r3, [sp, #4]
 8005666:	9b01      	ldr	r3, [sp, #4]
 8005668:	b963      	cbnz	r3, 8005684 <_dtoa_r+0x954>
 800566a:	4631      	mov	r1, r6
 800566c:	2205      	movs	r2, #5
 800566e:	4620      	mov	r0, r4
 8005670:	f000 fab2 	bl	8005bd8 <__multadd>
 8005674:	4601      	mov	r1, r0
 8005676:	4606      	mov	r6, r0
 8005678:	4650      	mov	r0, sl
 800567a:	f000 fcc7 	bl	800600c <__mcmp>
 800567e:	2800      	cmp	r0, #0
 8005680:	f73f adbb 	bgt.w	80051fa <_dtoa_r+0x4ca>
 8005684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005686:	9d00      	ldr	r5, [sp, #0]
 8005688:	ea6f 0b03 	mvn.w	fp, r3
 800568c:	f04f 0800 	mov.w	r8, #0
 8005690:	4631      	mov	r1, r6
 8005692:	4620      	mov	r0, r4
 8005694:	f000 fa7e 	bl	8005b94 <_Bfree>
 8005698:	2f00      	cmp	r7, #0
 800569a:	f43f aeab 	beq.w	80053f4 <_dtoa_r+0x6c4>
 800569e:	f1b8 0f00 	cmp.w	r8, #0
 80056a2:	d005      	beq.n	80056b0 <_dtoa_r+0x980>
 80056a4:	45b8      	cmp	r8, r7
 80056a6:	d003      	beq.n	80056b0 <_dtoa_r+0x980>
 80056a8:	4641      	mov	r1, r8
 80056aa:	4620      	mov	r0, r4
 80056ac:	f000 fa72 	bl	8005b94 <_Bfree>
 80056b0:	4639      	mov	r1, r7
 80056b2:	4620      	mov	r0, r4
 80056b4:	f000 fa6e 	bl	8005b94 <_Bfree>
 80056b8:	e69c      	b.n	80053f4 <_dtoa_r+0x6c4>
 80056ba:	2600      	movs	r6, #0
 80056bc:	4637      	mov	r7, r6
 80056be:	e7e1      	b.n	8005684 <_dtoa_r+0x954>
 80056c0:	46bb      	mov	fp, r7
 80056c2:	4637      	mov	r7, r6
 80056c4:	e599      	b.n	80051fa <_dtoa_r+0x4ca>
 80056c6:	bf00      	nop
 80056c8:	40240000 	.word	0x40240000
 80056cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f000 80c8 	beq.w	8005864 <_dtoa_r+0xb34>
 80056d4:	9b04      	ldr	r3, [sp, #16]
 80056d6:	9301      	str	r3, [sp, #4]
 80056d8:	2d00      	cmp	r5, #0
 80056da:	dd05      	ble.n	80056e8 <_dtoa_r+0x9b8>
 80056dc:	4639      	mov	r1, r7
 80056de:	462a      	mov	r2, r5
 80056e0:	4620      	mov	r0, r4
 80056e2:	f000 fc27 	bl	8005f34 <__lshift>
 80056e6:	4607      	mov	r7, r0
 80056e8:	f1b8 0f00 	cmp.w	r8, #0
 80056ec:	d05b      	beq.n	80057a6 <_dtoa_r+0xa76>
 80056ee:	6879      	ldr	r1, [r7, #4]
 80056f0:	4620      	mov	r0, r4
 80056f2:	f000 fa0f 	bl	8005b14 <_Balloc>
 80056f6:	4605      	mov	r5, r0
 80056f8:	b928      	cbnz	r0, 8005706 <_dtoa_r+0x9d6>
 80056fa:	4b83      	ldr	r3, [pc, #524]	; (8005908 <_dtoa_r+0xbd8>)
 80056fc:	4602      	mov	r2, r0
 80056fe:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005702:	f7ff bb2e 	b.w	8004d62 <_dtoa_r+0x32>
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	3202      	adds	r2, #2
 800570a:	0092      	lsls	r2, r2, #2
 800570c:	f107 010c 	add.w	r1, r7, #12
 8005710:	300c      	adds	r0, #12
 8005712:	f000 ffab 	bl	800666c <memcpy>
 8005716:	2201      	movs	r2, #1
 8005718:	4629      	mov	r1, r5
 800571a:	4620      	mov	r0, r4
 800571c:	f000 fc0a 	bl	8005f34 <__lshift>
 8005720:	9b00      	ldr	r3, [sp, #0]
 8005722:	3301      	adds	r3, #1
 8005724:	9304      	str	r3, [sp, #16]
 8005726:	e9dd 2300 	ldrd	r2, r3, [sp]
 800572a:	4413      	add	r3, r2
 800572c:	9308      	str	r3, [sp, #32]
 800572e:	9b02      	ldr	r3, [sp, #8]
 8005730:	f003 0301 	and.w	r3, r3, #1
 8005734:	46b8      	mov	r8, r7
 8005736:	9306      	str	r3, [sp, #24]
 8005738:	4607      	mov	r7, r0
 800573a:	9b04      	ldr	r3, [sp, #16]
 800573c:	4631      	mov	r1, r6
 800573e:	3b01      	subs	r3, #1
 8005740:	4650      	mov	r0, sl
 8005742:	9301      	str	r3, [sp, #4]
 8005744:	f7ff fa6b 	bl	8004c1e <quorem>
 8005748:	4641      	mov	r1, r8
 800574a:	9002      	str	r0, [sp, #8]
 800574c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005750:	4650      	mov	r0, sl
 8005752:	f000 fc5b 	bl	800600c <__mcmp>
 8005756:	463a      	mov	r2, r7
 8005758:	9005      	str	r0, [sp, #20]
 800575a:	4631      	mov	r1, r6
 800575c:	4620      	mov	r0, r4
 800575e:	f000 fc71 	bl	8006044 <__mdiff>
 8005762:	68c2      	ldr	r2, [r0, #12]
 8005764:	4605      	mov	r5, r0
 8005766:	bb02      	cbnz	r2, 80057aa <_dtoa_r+0xa7a>
 8005768:	4601      	mov	r1, r0
 800576a:	4650      	mov	r0, sl
 800576c:	f000 fc4e 	bl	800600c <__mcmp>
 8005770:	4602      	mov	r2, r0
 8005772:	4629      	mov	r1, r5
 8005774:	4620      	mov	r0, r4
 8005776:	9209      	str	r2, [sp, #36]	; 0x24
 8005778:	f000 fa0c 	bl	8005b94 <_Bfree>
 800577c:	9b07      	ldr	r3, [sp, #28]
 800577e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005780:	9d04      	ldr	r5, [sp, #16]
 8005782:	ea43 0102 	orr.w	r1, r3, r2
 8005786:	9b06      	ldr	r3, [sp, #24]
 8005788:	4319      	orrs	r1, r3
 800578a:	d110      	bne.n	80057ae <_dtoa_r+0xa7e>
 800578c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005790:	d029      	beq.n	80057e6 <_dtoa_r+0xab6>
 8005792:	9b05      	ldr	r3, [sp, #20]
 8005794:	2b00      	cmp	r3, #0
 8005796:	dd02      	ble.n	800579e <_dtoa_r+0xa6e>
 8005798:	9b02      	ldr	r3, [sp, #8]
 800579a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800579e:	9b01      	ldr	r3, [sp, #4]
 80057a0:	f883 9000 	strb.w	r9, [r3]
 80057a4:	e774      	b.n	8005690 <_dtoa_r+0x960>
 80057a6:	4638      	mov	r0, r7
 80057a8:	e7ba      	b.n	8005720 <_dtoa_r+0x9f0>
 80057aa:	2201      	movs	r2, #1
 80057ac:	e7e1      	b.n	8005772 <_dtoa_r+0xa42>
 80057ae:	9b05      	ldr	r3, [sp, #20]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	db04      	blt.n	80057be <_dtoa_r+0xa8e>
 80057b4:	9907      	ldr	r1, [sp, #28]
 80057b6:	430b      	orrs	r3, r1
 80057b8:	9906      	ldr	r1, [sp, #24]
 80057ba:	430b      	orrs	r3, r1
 80057bc:	d120      	bne.n	8005800 <_dtoa_r+0xad0>
 80057be:	2a00      	cmp	r2, #0
 80057c0:	dded      	ble.n	800579e <_dtoa_r+0xa6e>
 80057c2:	4651      	mov	r1, sl
 80057c4:	2201      	movs	r2, #1
 80057c6:	4620      	mov	r0, r4
 80057c8:	f000 fbb4 	bl	8005f34 <__lshift>
 80057cc:	4631      	mov	r1, r6
 80057ce:	4682      	mov	sl, r0
 80057d0:	f000 fc1c 	bl	800600c <__mcmp>
 80057d4:	2800      	cmp	r0, #0
 80057d6:	dc03      	bgt.n	80057e0 <_dtoa_r+0xab0>
 80057d8:	d1e1      	bne.n	800579e <_dtoa_r+0xa6e>
 80057da:	f019 0f01 	tst.w	r9, #1
 80057de:	d0de      	beq.n	800579e <_dtoa_r+0xa6e>
 80057e0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80057e4:	d1d8      	bne.n	8005798 <_dtoa_r+0xa68>
 80057e6:	9a01      	ldr	r2, [sp, #4]
 80057e8:	2339      	movs	r3, #57	; 0x39
 80057ea:	7013      	strb	r3, [r2, #0]
 80057ec:	462b      	mov	r3, r5
 80057ee:	461d      	mov	r5, r3
 80057f0:	3b01      	subs	r3, #1
 80057f2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80057f6:	2a39      	cmp	r2, #57	; 0x39
 80057f8:	d06c      	beq.n	80058d4 <_dtoa_r+0xba4>
 80057fa:	3201      	adds	r2, #1
 80057fc:	701a      	strb	r2, [r3, #0]
 80057fe:	e747      	b.n	8005690 <_dtoa_r+0x960>
 8005800:	2a00      	cmp	r2, #0
 8005802:	dd07      	ble.n	8005814 <_dtoa_r+0xae4>
 8005804:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005808:	d0ed      	beq.n	80057e6 <_dtoa_r+0xab6>
 800580a:	9a01      	ldr	r2, [sp, #4]
 800580c:	f109 0301 	add.w	r3, r9, #1
 8005810:	7013      	strb	r3, [r2, #0]
 8005812:	e73d      	b.n	8005690 <_dtoa_r+0x960>
 8005814:	9b04      	ldr	r3, [sp, #16]
 8005816:	9a08      	ldr	r2, [sp, #32]
 8005818:	f803 9c01 	strb.w	r9, [r3, #-1]
 800581c:	4293      	cmp	r3, r2
 800581e:	d043      	beq.n	80058a8 <_dtoa_r+0xb78>
 8005820:	4651      	mov	r1, sl
 8005822:	2300      	movs	r3, #0
 8005824:	220a      	movs	r2, #10
 8005826:	4620      	mov	r0, r4
 8005828:	f000 f9d6 	bl	8005bd8 <__multadd>
 800582c:	45b8      	cmp	r8, r7
 800582e:	4682      	mov	sl, r0
 8005830:	f04f 0300 	mov.w	r3, #0
 8005834:	f04f 020a 	mov.w	r2, #10
 8005838:	4641      	mov	r1, r8
 800583a:	4620      	mov	r0, r4
 800583c:	d107      	bne.n	800584e <_dtoa_r+0xb1e>
 800583e:	f000 f9cb 	bl	8005bd8 <__multadd>
 8005842:	4680      	mov	r8, r0
 8005844:	4607      	mov	r7, r0
 8005846:	9b04      	ldr	r3, [sp, #16]
 8005848:	3301      	adds	r3, #1
 800584a:	9304      	str	r3, [sp, #16]
 800584c:	e775      	b.n	800573a <_dtoa_r+0xa0a>
 800584e:	f000 f9c3 	bl	8005bd8 <__multadd>
 8005852:	4639      	mov	r1, r7
 8005854:	4680      	mov	r8, r0
 8005856:	2300      	movs	r3, #0
 8005858:	220a      	movs	r2, #10
 800585a:	4620      	mov	r0, r4
 800585c:	f000 f9bc 	bl	8005bd8 <__multadd>
 8005860:	4607      	mov	r7, r0
 8005862:	e7f0      	b.n	8005846 <_dtoa_r+0xb16>
 8005864:	9b04      	ldr	r3, [sp, #16]
 8005866:	9301      	str	r3, [sp, #4]
 8005868:	9d00      	ldr	r5, [sp, #0]
 800586a:	4631      	mov	r1, r6
 800586c:	4650      	mov	r0, sl
 800586e:	f7ff f9d6 	bl	8004c1e <quorem>
 8005872:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005876:	9b00      	ldr	r3, [sp, #0]
 8005878:	f805 9b01 	strb.w	r9, [r5], #1
 800587c:	1aea      	subs	r2, r5, r3
 800587e:	9b01      	ldr	r3, [sp, #4]
 8005880:	4293      	cmp	r3, r2
 8005882:	dd07      	ble.n	8005894 <_dtoa_r+0xb64>
 8005884:	4651      	mov	r1, sl
 8005886:	2300      	movs	r3, #0
 8005888:	220a      	movs	r2, #10
 800588a:	4620      	mov	r0, r4
 800588c:	f000 f9a4 	bl	8005bd8 <__multadd>
 8005890:	4682      	mov	sl, r0
 8005892:	e7ea      	b.n	800586a <_dtoa_r+0xb3a>
 8005894:	9b01      	ldr	r3, [sp, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	bfc8      	it	gt
 800589a:	461d      	movgt	r5, r3
 800589c:	9b00      	ldr	r3, [sp, #0]
 800589e:	bfd8      	it	le
 80058a0:	2501      	movle	r5, #1
 80058a2:	441d      	add	r5, r3
 80058a4:	f04f 0800 	mov.w	r8, #0
 80058a8:	4651      	mov	r1, sl
 80058aa:	2201      	movs	r2, #1
 80058ac:	4620      	mov	r0, r4
 80058ae:	f000 fb41 	bl	8005f34 <__lshift>
 80058b2:	4631      	mov	r1, r6
 80058b4:	4682      	mov	sl, r0
 80058b6:	f000 fba9 	bl	800600c <__mcmp>
 80058ba:	2800      	cmp	r0, #0
 80058bc:	dc96      	bgt.n	80057ec <_dtoa_r+0xabc>
 80058be:	d102      	bne.n	80058c6 <_dtoa_r+0xb96>
 80058c0:	f019 0f01 	tst.w	r9, #1
 80058c4:	d192      	bne.n	80057ec <_dtoa_r+0xabc>
 80058c6:	462b      	mov	r3, r5
 80058c8:	461d      	mov	r5, r3
 80058ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80058ce:	2a30      	cmp	r2, #48	; 0x30
 80058d0:	d0fa      	beq.n	80058c8 <_dtoa_r+0xb98>
 80058d2:	e6dd      	b.n	8005690 <_dtoa_r+0x960>
 80058d4:	9a00      	ldr	r2, [sp, #0]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d189      	bne.n	80057ee <_dtoa_r+0xabe>
 80058da:	f10b 0b01 	add.w	fp, fp, #1
 80058de:	2331      	movs	r3, #49	; 0x31
 80058e0:	e796      	b.n	8005810 <_dtoa_r+0xae0>
 80058e2:	4b0a      	ldr	r3, [pc, #40]	; (800590c <_dtoa_r+0xbdc>)
 80058e4:	f7ff ba99 	b.w	8004e1a <_dtoa_r+0xea>
 80058e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f47f aa6d 	bne.w	8004dca <_dtoa_r+0x9a>
 80058f0:	4b07      	ldr	r3, [pc, #28]	; (8005910 <_dtoa_r+0xbe0>)
 80058f2:	f7ff ba92 	b.w	8004e1a <_dtoa_r+0xea>
 80058f6:	9b01      	ldr	r3, [sp, #4]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	dcb5      	bgt.n	8005868 <_dtoa_r+0xb38>
 80058fc:	9b07      	ldr	r3, [sp, #28]
 80058fe:	2b02      	cmp	r3, #2
 8005900:	f73f aeb1 	bgt.w	8005666 <_dtoa_r+0x936>
 8005904:	e7b0      	b.n	8005868 <_dtoa_r+0xb38>
 8005906:	bf00      	nop
 8005908:	08006e10 	.word	0x08006e10
 800590c:	08006d70 	.word	0x08006d70
 8005910:	08006d94 	.word	0x08006d94

08005914 <_free_r>:
 8005914:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005916:	2900      	cmp	r1, #0
 8005918:	d044      	beq.n	80059a4 <_free_r+0x90>
 800591a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800591e:	9001      	str	r0, [sp, #4]
 8005920:	2b00      	cmp	r3, #0
 8005922:	f1a1 0404 	sub.w	r4, r1, #4
 8005926:	bfb8      	it	lt
 8005928:	18e4      	addlt	r4, r4, r3
 800592a:	f000 f8e7 	bl	8005afc <__malloc_lock>
 800592e:	4a1e      	ldr	r2, [pc, #120]	; (80059a8 <_free_r+0x94>)
 8005930:	9801      	ldr	r0, [sp, #4]
 8005932:	6813      	ldr	r3, [r2, #0]
 8005934:	b933      	cbnz	r3, 8005944 <_free_r+0x30>
 8005936:	6063      	str	r3, [r4, #4]
 8005938:	6014      	str	r4, [r2, #0]
 800593a:	b003      	add	sp, #12
 800593c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005940:	f000 b8e2 	b.w	8005b08 <__malloc_unlock>
 8005944:	42a3      	cmp	r3, r4
 8005946:	d908      	bls.n	800595a <_free_r+0x46>
 8005948:	6825      	ldr	r5, [r4, #0]
 800594a:	1961      	adds	r1, r4, r5
 800594c:	428b      	cmp	r3, r1
 800594e:	bf01      	itttt	eq
 8005950:	6819      	ldreq	r1, [r3, #0]
 8005952:	685b      	ldreq	r3, [r3, #4]
 8005954:	1949      	addeq	r1, r1, r5
 8005956:	6021      	streq	r1, [r4, #0]
 8005958:	e7ed      	b.n	8005936 <_free_r+0x22>
 800595a:	461a      	mov	r2, r3
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	b10b      	cbz	r3, 8005964 <_free_r+0x50>
 8005960:	42a3      	cmp	r3, r4
 8005962:	d9fa      	bls.n	800595a <_free_r+0x46>
 8005964:	6811      	ldr	r1, [r2, #0]
 8005966:	1855      	adds	r5, r2, r1
 8005968:	42a5      	cmp	r5, r4
 800596a:	d10b      	bne.n	8005984 <_free_r+0x70>
 800596c:	6824      	ldr	r4, [r4, #0]
 800596e:	4421      	add	r1, r4
 8005970:	1854      	adds	r4, r2, r1
 8005972:	42a3      	cmp	r3, r4
 8005974:	6011      	str	r1, [r2, #0]
 8005976:	d1e0      	bne.n	800593a <_free_r+0x26>
 8005978:	681c      	ldr	r4, [r3, #0]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	6053      	str	r3, [r2, #4]
 800597e:	440c      	add	r4, r1
 8005980:	6014      	str	r4, [r2, #0]
 8005982:	e7da      	b.n	800593a <_free_r+0x26>
 8005984:	d902      	bls.n	800598c <_free_r+0x78>
 8005986:	230c      	movs	r3, #12
 8005988:	6003      	str	r3, [r0, #0]
 800598a:	e7d6      	b.n	800593a <_free_r+0x26>
 800598c:	6825      	ldr	r5, [r4, #0]
 800598e:	1961      	adds	r1, r4, r5
 8005990:	428b      	cmp	r3, r1
 8005992:	bf04      	itt	eq
 8005994:	6819      	ldreq	r1, [r3, #0]
 8005996:	685b      	ldreq	r3, [r3, #4]
 8005998:	6063      	str	r3, [r4, #4]
 800599a:	bf04      	itt	eq
 800599c:	1949      	addeq	r1, r1, r5
 800599e:	6021      	streq	r1, [r4, #0]
 80059a0:	6054      	str	r4, [r2, #4]
 80059a2:	e7ca      	b.n	800593a <_free_r+0x26>
 80059a4:	b003      	add	sp, #12
 80059a6:	bd30      	pop	{r4, r5, pc}
 80059a8:	2000043c 	.word	0x2000043c

080059ac <malloc>:
 80059ac:	4b02      	ldr	r3, [pc, #8]	; (80059b8 <malloc+0xc>)
 80059ae:	4601      	mov	r1, r0
 80059b0:	6818      	ldr	r0, [r3, #0]
 80059b2:	f000 b823 	b.w	80059fc <_malloc_r>
 80059b6:	bf00      	nop
 80059b8:	20000064 	.word	0x20000064

080059bc <sbrk_aligned>:
 80059bc:	b570      	push	{r4, r5, r6, lr}
 80059be:	4e0e      	ldr	r6, [pc, #56]	; (80059f8 <sbrk_aligned+0x3c>)
 80059c0:	460c      	mov	r4, r1
 80059c2:	6831      	ldr	r1, [r6, #0]
 80059c4:	4605      	mov	r5, r0
 80059c6:	b911      	cbnz	r1, 80059ce <sbrk_aligned+0x12>
 80059c8:	f000 fe40 	bl	800664c <_sbrk_r>
 80059cc:	6030      	str	r0, [r6, #0]
 80059ce:	4621      	mov	r1, r4
 80059d0:	4628      	mov	r0, r5
 80059d2:	f000 fe3b 	bl	800664c <_sbrk_r>
 80059d6:	1c43      	adds	r3, r0, #1
 80059d8:	d00a      	beq.n	80059f0 <sbrk_aligned+0x34>
 80059da:	1cc4      	adds	r4, r0, #3
 80059dc:	f024 0403 	bic.w	r4, r4, #3
 80059e0:	42a0      	cmp	r0, r4
 80059e2:	d007      	beq.n	80059f4 <sbrk_aligned+0x38>
 80059e4:	1a21      	subs	r1, r4, r0
 80059e6:	4628      	mov	r0, r5
 80059e8:	f000 fe30 	bl	800664c <_sbrk_r>
 80059ec:	3001      	adds	r0, #1
 80059ee:	d101      	bne.n	80059f4 <sbrk_aligned+0x38>
 80059f0:	f04f 34ff 	mov.w	r4, #4294967295
 80059f4:	4620      	mov	r0, r4
 80059f6:	bd70      	pop	{r4, r5, r6, pc}
 80059f8:	20000440 	.word	0x20000440

080059fc <_malloc_r>:
 80059fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a00:	1ccd      	adds	r5, r1, #3
 8005a02:	f025 0503 	bic.w	r5, r5, #3
 8005a06:	3508      	adds	r5, #8
 8005a08:	2d0c      	cmp	r5, #12
 8005a0a:	bf38      	it	cc
 8005a0c:	250c      	movcc	r5, #12
 8005a0e:	2d00      	cmp	r5, #0
 8005a10:	4607      	mov	r7, r0
 8005a12:	db01      	blt.n	8005a18 <_malloc_r+0x1c>
 8005a14:	42a9      	cmp	r1, r5
 8005a16:	d905      	bls.n	8005a24 <_malloc_r+0x28>
 8005a18:	230c      	movs	r3, #12
 8005a1a:	603b      	str	r3, [r7, #0]
 8005a1c:	2600      	movs	r6, #0
 8005a1e:	4630      	mov	r0, r6
 8005a20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a24:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005af8 <_malloc_r+0xfc>
 8005a28:	f000 f868 	bl	8005afc <__malloc_lock>
 8005a2c:	f8d8 3000 	ldr.w	r3, [r8]
 8005a30:	461c      	mov	r4, r3
 8005a32:	bb5c      	cbnz	r4, 8005a8c <_malloc_r+0x90>
 8005a34:	4629      	mov	r1, r5
 8005a36:	4638      	mov	r0, r7
 8005a38:	f7ff ffc0 	bl	80059bc <sbrk_aligned>
 8005a3c:	1c43      	adds	r3, r0, #1
 8005a3e:	4604      	mov	r4, r0
 8005a40:	d155      	bne.n	8005aee <_malloc_r+0xf2>
 8005a42:	f8d8 4000 	ldr.w	r4, [r8]
 8005a46:	4626      	mov	r6, r4
 8005a48:	2e00      	cmp	r6, #0
 8005a4a:	d145      	bne.n	8005ad8 <_malloc_r+0xdc>
 8005a4c:	2c00      	cmp	r4, #0
 8005a4e:	d048      	beq.n	8005ae2 <_malloc_r+0xe6>
 8005a50:	6823      	ldr	r3, [r4, #0]
 8005a52:	4631      	mov	r1, r6
 8005a54:	4638      	mov	r0, r7
 8005a56:	eb04 0903 	add.w	r9, r4, r3
 8005a5a:	f000 fdf7 	bl	800664c <_sbrk_r>
 8005a5e:	4581      	cmp	r9, r0
 8005a60:	d13f      	bne.n	8005ae2 <_malloc_r+0xe6>
 8005a62:	6821      	ldr	r1, [r4, #0]
 8005a64:	1a6d      	subs	r5, r5, r1
 8005a66:	4629      	mov	r1, r5
 8005a68:	4638      	mov	r0, r7
 8005a6a:	f7ff ffa7 	bl	80059bc <sbrk_aligned>
 8005a6e:	3001      	adds	r0, #1
 8005a70:	d037      	beq.n	8005ae2 <_malloc_r+0xe6>
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	442b      	add	r3, r5
 8005a76:	6023      	str	r3, [r4, #0]
 8005a78:	f8d8 3000 	ldr.w	r3, [r8]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d038      	beq.n	8005af2 <_malloc_r+0xf6>
 8005a80:	685a      	ldr	r2, [r3, #4]
 8005a82:	42a2      	cmp	r2, r4
 8005a84:	d12b      	bne.n	8005ade <_malloc_r+0xe2>
 8005a86:	2200      	movs	r2, #0
 8005a88:	605a      	str	r2, [r3, #4]
 8005a8a:	e00f      	b.n	8005aac <_malloc_r+0xb0>
 8005a8c:	6822      	ldr	r2, [r4, #0]
 8005a8e:	1b52      	subs	r2, r2, r5
 8005a90:	d41f      	bmi.n	8005ad2 <_malloc_r+0xd6>
 8005a92:	2a0b      	cmp	r2, #11
 8005a94:	d917      	bls.n	8005ac6 <_malloc_r+0xca>
 8005a96:	1961      	adds	r1, r4, r5
 8005a98:	42a3      	cmp	r3, r4
 8005a9a:	6025      	str	r5, [r4, #0]
 8005a9c:	bf18      	it	ne
 8005a9e:	6059      	strne	r1, [r3, #4]
 8005aa0:	6863      	ldr	r3, [r4, #4]
 8005aa2:	bf08      	it	eq
 8005aa4:	f8c8 1000 	streq.w	r1, [r8]
 8005aa8:	5162      	str	r2, [r4, r5]
 8005aaa:	604b      	str	r3, [r1, #4]
 8005aac:	4638      	mov	r0, r7
 8005aae:	f104 060b 	add.w	r6, r4, #11
 8005ab2:	f000 f829 	bl	8005b08 <__malloc_unlock>
 8005ab6:	f026 0607 	bic.w	r6, r6, #7
 8005aba:	1d23      	adds	r3, r4, #4
 8005abc:	1af2      	subs	r2, r6, r3
 8005abe:	d0ae      	beq.n	8005a1e <_malloc_r+0x22>
 8005ac0:	1b9b      	subs	r3, r3, r6
 8005ac2:	50a3      	str	r3, [r4, r2]
 8005ac4:	e7ab      	b.n	8005a1e <_malloc_r+0x22>
 8005ac6:	42a3      	cmp	r3, r4
 8005ac8:	6862      	ldr	r2, [r4, #4]
 8005aca:	d1dd      	bne.n	8005a88 <_malloc_r+0x8c>
 8005acc:	f8c8 2000 	str.w	r2, [r8]
 8005ad0:	e7ec      	b.n	8005aac <_malloc_r+0xb0>
 8005ad2:	4623      	mov	r3, r4
 8005ad4:	6864      	ldr	r4, [r4, #4]
 8005ad6:	e7ac      	b.n	8005a32 <_malloc_r+0x36>
 8005ad8:	4634      	mov	r4, r6
 8005ada:	6876      	ldr	r6, [r6, #4]
 8005adc:	e7b4      	b.n	8005a48 <_malloc_r+0x4c>
 8005ade:	4613      	mov	r3, r2
 8005ae0:	e7cc      	b.n	8005a7c <_malloc_r+0x80>
 8005ae2:	230c      	movs	r3, #12
 8005ae4:	603b      	str	r3, [r7, #0]
 8005ae6:	4638      	mov	r0, r7
 8005ae8:	f000 f80e 	bl	8005b08 <__malloc_unlock>
 8005aec:	e797      	b.n	8005a1e <_malloc_r+0x22>
 8005aee:	6025      	str	r5, [r4, #0]
 8005af0:	e7dc      	b.n	8005aac <_malloc_r+0xb0>
 8005af2:	605b      	str	r3, [r3, #4]
 8005af4:	deff      	udf	#255	; 0xff
 8005af6:	bf00      	nop
 8005af8:	2000043c 	.word	0x2000043c

08005afc <__malloc_lock>:
 8005afc:	4801      	ldr	r0, [pc, #4]	; (8005b04 <__malloc_lock+0x8>)
 8005afe:	f7ff b88c 	b.w	8004c1a <__retarget_lock_acquire_recursive>
 8005b02:	bf00      	nop
 8005b04:	20000438 	.word	0x20000438

08005b08 <__malloc_unlock>:
 8005b08:	4801      	ldr	r0, [pc, #4]	; (8005b10 <__malloc_unlock+0x8>)
 8005b0a:	f7ff b887 	b.w	8004c1c <__retarget_lock_release_recursive>
 8005b0e:	bf00      	nop
 8005b10:	20000438 	.word	0x20000438

08005b14 <_Balloc>:
 8005b14:	b570      	push	{r4, r5, r6, lr}
 8005b16:	69c6      	ldr	r6, [r0, #28]
 8005b18:	4604      	mov	r4, r0
 8005b1a:	460d      	mov	r5, r1
 8005b1c:	b976      	cbnz	r6, 8005b3c <_Balloc+0x28>
 8005b1e:	2010      	movs	r0, #16
 8005b20:	f7ff ff44 	bl	80059ac <malloc>
 8005b24:	4602      	mov	r2, r0
 8005b26:	61e0      	str	r0, [r4, #28]
 8005b28:	b920      	cbnz	r0, 8005b34 <_Balloc+0x20>
 8005b2a:	4b18      	ldr	r3, [pc, #96]	; (8005b8c <_Balloc+0x78>)
 8005b2c:	4818      	ldr	r0, [pc, #96]	; (8005b90 <_Balloc+0x7c>)
 8005b2e:	216b      	movs	r1, #107	; 0x6b
 8005b30:	f000 fdaa 	bl	8006688 <__assert_func>
 8005b34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005b38:	6006      	str	r6, [r0, #0]
 8005b3a:	60c6      	str	r6, [r0, #12]
 8005b3c:	69e6      	ldr	r6, [r4, #28]
 8005b3e:	68f3      	ldr	r3, [r6, #12]
 8005b40:	b183      	cbz	r3, 8005b64 <_Balloc+0x50>
 8005b42:	69e3      	ldr	r3, [r4, #28]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005b4a:	b9b8      	cbnz	r0, 8005b7c <_Balloc+0x68>
 8005b4c:	2101      	movs	r1, #1
 8005b4e:	fa01 f605 	lsl.w	r6, r1, r5
 8005b52:	1d72      	adds	r2, r6, #5
 8005b54:	0092      	lsls	r2, r2, #2
 8005b56:	4620      	mov	r0, r4
 8005b58:	f000 fdb4 	bl	80066c4 <_calloc_r>
 8005b5c:	b160      	cbz	r0, 8005b78 <_Balloc+0x64>
 8005b5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005b62:	e00e      	b.n	8005b82 <_Balloc+0x6e>
 8005b64:	2221      	movs	r2, #33	; 0x21
 8005b66:	2104      	movs	r1, #4
 8005b68:	4620      	mov	r0, r4
 8005b6a:	f000 fdab 	bl	80066c4 <_calloc_r>
 8005b6e:	69e3      	ldr	r3, [r4, #28]
 8005b70:	60f0      	str	r0, [r6, #12]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d1e4      	bne.n	8005b42 <_Balloc+0x2e>
 8005b78:	2000      	movs	r0, #0
 8005b7a:	bd70      	pop	{r4, r5, r6, pc}
 8005b7c:	6802      	ldr	r2, [r0, #0]
 8005b7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005b82:	2300      	movs	r3, #0
 8005b84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005b88:	e7f7      	b.n	8005b7a <_Balloc+0x66>
 8005b8a:	bf00      	nop
 8005b8c:	08006da1 	.word	0x08006da1
 8005b90:	08006e21 	.word	0x08006e21

08005b94 <_Bfree>:
 8005b94:	b570      	push	{r4, r5, r6, lr}
 8005b96:	69c6      	ldr	r6, [r0, #28]
 8005b98:	4605      	mov	r5, r0
 8005b9a:	460c      	mov	r4, r1
 8005b9c:	b976      	cbnz	r6, 8005bbc <_Bfree+0x28>
 8005b9e:	2010      	movs	r0, #16
 8005ba0:	f7ff ff04 	bl	80059ac <malloc>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	61e8      	str	r0, [r5, #28]
 8005ba8:	b920      	cbnz	r0, 8005bb4 <_Bfree+0x20>
 8005baa:	4b09      	ldr	r3, [pc, #36]	; (8005bd0 <_Bfree+0x3c>)
 8005bac:	4809      	ldr	r0, [pc, #36]	; (8005bd4 <_Bfree+0x40>)
 8005bae:	218f      	movs	r1, #143	; 0x8f
 8005bb0:	f000 fd6a 	bl	8006688 <__assert_func>
 8005bb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005bb8:	6006      	str	r6, [r0, #0]
 8005bba:	60c6      	str	r6, [r0, #12]
 8005bbc:	b13c      	cbz	r4, 8005bce <_Bfree+0x3a>
 8005bbe:	69eb      	ldr	r3, [r5, #28]
 8005bc0:	6862      	ldr	r2, [r4, #4]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005bc8:	6021      	str	r1, [r4, #0]
 8005bca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005bce:	bd70      	pop	{r4, r5, r6, pc}
 8005bd0:	08006da1 	.word	0x08006da1
 8005bd4:	08006e21 	.word	0x08006e21

08005bd8 <__multadd>:
 8005bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bdc:	690d      	ldr	r5, [r1, #16]
 8005bde:	4607      	mov	r7, r0
 8005be0:	460c      	mov	r4, r1
 8005be2:	461e      	mov	r6, r3
 8005be4:	f101 0c14 	add.w	ip, r1, #20
 8005be8:	2000      	movs	r0, #0
 8005bea:	f8dc 3000 	ldr.w	r3, [ip]
 8005bee:	b299      	uxth	r1, r3
 8005bf0:	fb02 6101 	mla	r1, r2, r1, r6
 8005bf4:	0c1e      	lsrs	r6, r3, #16
 8005bf6:	0c0b      	lsrs	r3, r1, #16
 8005bf8:	fb02 3306 	mla	r3, r2, r6, r3
 8005bfc:	b289      	uxth	r1, r1
 8005bfe:	3001      	adds	r0, #1
 8005c00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005c04:	4285      	cmp	r5, r0
 8005c06:	f84c 1b04 	str.w	r1, [ip], #4
 8005c0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005c0e:	dcec      	bgt.n	8005bea <__multadd+0x12>
 8005c10:	b30e      	cbz	r6, 8005c56 <__multadd+0x7e>
 8005c12:	68a3      	ldr	r3, [r4, #8]
 8005c14:	42ab      	cmp	r3, r5
 8005c16:	dc19      	bgt.n	8005c4c <__multadd+0x74>
 8005c18:	6861      	ldr	r1, [r4, #4]
 8005c1a:	4638      	mov	r0, r7
 8005c1c:	3101      	adds	r1, #1
 8005c1e:	f7ff ff79 	bl	8005b14 <_Balloc>
 8005c22:	4680      	mov	r8, r0
 8005c24:	b928      	cbnz	r0, 8005c32 <__multadd+0x5a>
 8005c26:	4602      	mov	r2, r0
 8005c28:	4b0c      	ldr	r3, [pc, #48]	; (8005c5c <__multadd+0x84>)
 8005c2a:	480d      	ldr	r0, [pc, #52]	; (8005c60 <__multadd+0x88>)
 8005c2c:	21ba      	movs	r1, #186	; 0xba
 8005c2e:	f000 fd2b 	bl	8006688 <__assert_func>
 8005c32:	6922      	ldr	r2, [r4, #16]
 8005c34:	3202      	adds	r2, #2
 8005c36:	f104 010c 	add.w	r1, r4, #12
 8005c3a:	0092      	lsls	r2, r2, #2
 8005c3c:	300c      	adds	r0, #12
 8005c3e:	f000 fd15 	bl	800666c <memcpy>
 8005c42:	4621      	mov	r1, r4
 8005c44:	4638      	mov	r0, r7
 8005c46:	f7ff ffa5 	bl	8005b94 <_Bfree>
 8005c4a:	4644      	mov	r4, r8
 8005c4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005c50:	3501      	adds	r5, #1
 8005c52:	615e      	str	r6, [r3, #20]
 8005c54:	6125      	str	r5, [r4, #16]
 8005c56:	4620      	mov	r0, r4
 8005c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c5c:	08006e10 	.word	0x08006e10
 8005c60:	08006e21 	.word	0x08006e21

08005c64 <__hi0bits>:
 8005c64:	0c03      	lsrs	r3, r0, #16
 8005c66:	041b      	lsls	r3, r3, #16
 8005c68:	b9d3      	cbnz	r3, 8005ca0 <__hi0bits+0x3c>
 8005c6a:	0400      	lsls	r0, r0, #16
 8005c6c:	2310      	movs	r3, #16
 8005c6e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005c72:	bf04      	itt	eq
 8005c74:	0200      	lsleq	r0, r0, #8
 8005c76:	3308      	addeq	r3, #8
 8005c78:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005c7c:	bf04      	itt	eq
 8005c7e:	0100      	lsleq	r0, r0, #4
 8005c80:	3304      	addeq	r3, #4
 8005c82:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005c86:	bf04      	itt	eq
 8005c88:	0080      	lsleq	r0, r0, #2
 8005c8a:	3302      	addeq	r3, #2
 8005c8c:	2800      	cmp	r0, #0
 8005c8e:	db05      	blt.n	8005c9c <__hi0bits+0x38>
 8005c90:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005c94:	f103 0301 	add.w	r3, r3, #1
 8005c98:	bf08      	it	eq
 8005c9a:	2320      	moveq	r3, #32
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	4770      	bx	lr
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	e7e4      	b.n	8005c6e <__hi0bits+0xa>

08005ca4 <__lo0bits>:
 8005ca4:	6803      	ldr	r3, [r0, #0]
 8005ca6:	f013 0207 	ands.w	r2, r3, #7
 8005caa:	d00c      	beq.n	8005cc6 <__lo0bits+0x22>
 8005cac:	07d9      	lsls	r1, r3, #31
 8005cae:	d422      	bmi.n	8005cf6 <__lo0bits+0x52>
 8005cb0:	079a      	lsls	r2, r3, #30
 8005cb2:	bf49      	itett	mi
 8005cb4:	085b      	lsrmi	r3, r3, #1
 8005cb6:	089b      	lsrpl	r3, r3, #2
 8005cb8:	6003      	strmi	r3, [r0, #0]
 8005cba:	2201      	movmi	r2, #1
 8005cbc:	bf5c      	itt	pl
 8005cbe:	6003      	strpl	r3, [r0, #0]
 8005cc0:	2202      	movpl	r2, #2
 8005cc2:	4610      	mov	r0, r2
 8005cc4:	4770      	bx	lr
 8005cc6:	b299      	uxth	r1, r3
 8005cc8:	b909      	cbnz	r1, 8005cce <__lo0bits+0x2a>
 8005cca:	0c1b      	lsrs	r3, r3, #16
 8005ccc:	2210      	movs	r2, #16
 8005cce:	b2d9      	uxtb	r1, r3
 8005cd0:	b909      	cbnz	r1, 8005cd6 <__lo0bits+0x32>
 8005cd2:	3208      	adds	r2, #8
 8005cd4:	0a1b      	lsrs	r3, r3, #8
 8005cd6:	0719      	lsls	r1, r3, #28
 8005cd8:	bf04      	itt	eq
 8005cda:	091b      	lsreq	r3, r3, #4
 8005cdc:	3204      	addeq	r2, #4
 8005cde:	0799      	lsls	r1, r3, #30
 8005ce0:	bf04      	itt	eq
 8005ce2:	089b      	lsreq	r3, r3, #2
 8005ce4:	3202      	addeq	r2, #2
 8005ce6:	07d9      	lsls	r1, r3, #31
 8005ce8:	d403      	bmi.n	8005cf2 <__lo0bits+0x4e>
 8005cea:	085b      	lsrs	r3, r3, #1
 8005cec:	f102 0201 	add.w	r2, r2, #1
 8005cf0:	d003      	beq.n	8005cfa <__lo0bits+0x56>
 8005cf2:	6003      	str	r3, [r0, #0]
 8005cf4:	e7e5      	b.n	8005cc2 <__lo0bits+0x1e>
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	e7e3      	b.n	8005cc2 <__lo0bits+0x1e>
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	e7e1      	b.n	8005cc2 <__lo0bits+0x1e>
	...

08005d00 <__i2b>:
 8005d00:	b510      	push	{r4, lr}
 8005d02:	460c      	mov	r4, r1
 8005d04:	2101      	movs	r1, #1
 8005d06:	f7ff ff05 	bl	8005b14 <_Balloc>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	b928      	cbnz	r0, 8005d1a <__i2b+0x1a>
 8005d0e:	4b05      	ldr	r3, [pc, #20]	; (8005d24 <__i2b+0x24>)
 8005d10:	4805      	ldr	r0, [pc, #20]	; (8005d28 <__i2b+0x28>)
 8005d12:	f240 1145 	movw	r1, #325	; 0x145
 8005d16:	f000 fcb7 	bl	8006688 <__assert_func>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	6144      	str	r4, [r0, #20]
 8005d1e:	6103      	str	r3, [r0, #16]
 8005d20:	bd10      	pop	{r4, pc}
 8005d22:	bf00      	nop
 8005d24:	08006e10 	.word	0x08006e10
 8005d28:	08006e21 	.word	0x08006e21

08005d2c <__multiply>:
 8005d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d30:	4691      	mov	r9, r2
 8005d32:	690a      	ldr	r2, [r1, #16]
 8005d34:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	bfb8      	it	lt
 8005d3c:	460b      	movlt	r3, r1
 8005d3e:	460c      	mov	r4, r1
 8005d40:	bfbc      	itt	lt
 8005d42:	464c      	movlt	r4, r9
 8005d44:	4699      	movlt	r9, r3
 8005d46:	6927      	ldr	r7, [r4, #16]
 8005d48:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005d4c:	68a3      	ldr	r3, [r4, #8]
 8005d4e:	6861      	ldr	r1, [r4, #4]
 8005d50:	eb07 060a 	add.w	r6, r7, sl
 8005d54:	42b3      	cmp	r3, r6
 8005d56:	b085      	sub	sp, #20
 8005d58:	bfb8      	it	lt
 8005d5a:	3101      	addlt	r1, #1
 8005d5c:	f7ff feda 	bl	8005b14 <_Balloc>
 8005d60:	b930      	cbnz	r0, 8005d70 <__multiply+0x44>
 8005d62:	4602      	mov	r2, r0
 8005d64:	4b44      	ldr	r3, [pc, #272]	; (8005e78 <__multiply+0x14c>)
 8005d66:	4845      	ldr	r0, [pc, #276]	; (8005e7c <__multiply+0x150>)
 8005d68:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005d6c:	f000 fc8c 	bl	8006688 <__assert_func>
 8005d70:	f100 0514 	add.w	r5, r0, #20
 8005d74:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005d78:	462b      	mov	r3, r5
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	4543      	cmp	r3, r8
 8005d7e:	d321      	bcc.n	8005dc4 <__multiply+0x98>
 8005d80:	f104 0314 	add.w	r3, r4, #20
 8005d84:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005d88:	f109 0314 	add.w	r3, r9, #20
 8005d8c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005d90:	9202      	str	r2, [sp, #8]
 8005d92:	1b3a      	subs	r2, r7, r4
 8005d94:	3a15      	subs	r2, #21
 8005d96:	f022 0203 	bic.w	r2, r2, #3
 8005d9a:	3204      	adds	r2, #4
 8005d9c:	f104 0115 	add.w	r1, r4, #21
 8005da0:	428f      	cmp	r7, r1
 8005da2:	bf38      	it	cc
 8005da4:	2204      	movcc	r2, #4
 8005da6:	9201      	str	r2, [sp, #4]
 8005da8:	9a02      	ldr	r2, [sp, #8]
 8005daa:	9303      	str	r3, [sp, #12]
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d80c      	bhi.n	8005dca <__multiply+0x9e>
 8005db0:	2e00      	cmp	r6, #0
 8005db2:	dd03      	ble.n	8005dbc <__multiply+0x90>
 8005db4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d05b      	beq.n	8005e74 <__multiply+0x148>
 8005dbc:	6106      	str	r6, [r0, #16]
 8005dbe:	b005      	add	sp, #20
 8005dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dc4:	f843 2b04 	str.w	r2, [r3], #4
 8005dc8:	e7d8      	b.n	8005d7c <__multiply+0x50>
 8005dca:	f8b3 a000 	ldrh.w	sl, [r3]
 8005dce:	f1ba 0f00 	cmp.w	sl, #0
 8005dd2:	d024      	beq.n	8005e1e <__multiply+0xf2>
 8005dd4:	f104 0e14 	add.w	lr, r4, #20
 8005dd8:	46a9      	mov	r9, r5
 8005dda:	f04f 0c00 	mov.w	ip, #0
 8005dde:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005de2:	f8d9 1000 	ldr.w	r1, [r9]
 8005de6:	fa1f fb82 	uxth.w	fp, r2
 8005dea:	b289      	uxth	r1, r1
 8005dec:	fb0a 110b 	mla	r1, sl, fp, r1
 8005df0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005df4:	f8d9 2000 	ldr.w	r2, [r9]
 8005df8:	4461      	add	r1, ip
 8005dfa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005dfe:	fb0a c20b 	mla	r2, sl, fp, ip
 8005e02:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005e06:	b289      	uxth	r1, r1
 8005e08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005e0c:	4577      	cmp	r7, lr
 8005e0e:	f849 1b04 	str.w	r1, [r9], #4
 8005e12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005e16:	d8e2      	bhi.n	8005dde <__multiply+0xb2>
 8005e18:	9a01      	ldr	r2, [sp, #4]
 8005e1a:	f845 c002 	str.w	ip, [r5, r2]
 8005e1e:	9a03      	ldr	r2, [sp, #12]
 8005e20:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005e24:	3304      	adds	r3, #4
 8005e26:	f1b9 0f00 	cmp.w	r9, #0
 8005e2a:	d021      	beq.n	8005e70 <__multiply+0x144>
 8005e2c:	6829      	ldr	r1, [r5, #0]
 8005e2e:	f104 0c14 	add.w	ip, r4, #20
 8005e32:	46ae      	mov	lr, r5
 8005e34:	f04f 0a00 	mov.w	sl, #0
 8005e38:	f8bc b000 	ldrh.w	fp, [ip]
 8005e3c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005e40:	fb09 220b 	mla	r2, r9, fp, r2
 8005e44:	4452      	add	r2, sl
 8005e46:	b289      	uxth	r1, r1
 8005e48:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005e4c:	f84e 1b04 	str.w	r1, [lr], #4
 8005e50:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005e54:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005e58:	f8be 1000 	ldrh.w	r1, [lr]
 8005e5c:	fb09 110a 	mla	r1, r9, sl, r1
 8005e60:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005e64:	4567      	cmp	r7, ip
 8005e66:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005e6a:	d8e5      	bhi.n	8005e38 <__multiply+0x10c>
 8005e6c:	9a01      	ldr	r2, [sp, #4]
 8005e6e:	50a9      	str	r1, [r5, r2]
 8005e70:	3504      	adds	r5, #4
 8005e72:	e799      	b.n	8005da8 <__multiply+0x7c>
 8005e74:	3e01      	subs	r6, #1
 8005e76:	e79b      	b.n	8005db0 <__multiply+0x84>
 8005e78:	08006e10 	.word	0x08006e10
 8005e7c:	08006e21 	.word	0x08006e21

08005e80 <__pow5mult>:
 8005e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e84:	4615      	mov	r5, r2
 8005e86:	f012 0203 	ands.w	r2, r2, #3
 8005e8a:	4606      	mov	r6, r0
 8005e8c:	460f      	mov	r7, r1
 8005e8e:	d007      	beq.n	8005ea0 <__pow5mult+0x20>
 8005e90:	4c25      	ldr	r4, [pc, #148]	; (8005f28 <__pow5mult+0xa8>)
 8005e92:	3a01      	subs	r2, #1
 8005e94:	2300      	movs	r3, #0
 8005e96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005e9a:	f7ff fe9d 	bl	8005bd8 <__multadd>
 8005e9e:	4607      	mov	r7, r0
 8005ea0:	10ad      	asrs	r5, r5, #2
 8005ea2:	d03d      	beq.n	8005f20 <__pow5mult+0xa0>
 8005ea4:	69f4      	ldr	r4, [r6, #28]
 8005ea6:	b97c      	cbnz	r4, 8005ec8 <__pow5mult+0x48>
 8005ea8:	2010      	movs	r0, #16
 8005eaa:	f7ff fd7f 	bl	80059ac <malloc>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	61f0      	str	r0, [r6, #28]
 8005eb2:	b928      	cbnz	r0, 8005ec0 <__pow5mult+0x40>
 8005eb4:	4b1d      	ldr	r3, [pc, #116]	; (8005f2c <__pow5mult+0xac>)
 8005eb6:	481e      	ldr	r0, [pc, #120]	; (8005f30 <__pow5mult+0xb0>)
 8005eb8:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005ebc:	f000 fbe4 	bl	8006688 <__assert_func>
 8005ec0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ec4:	6004      	str	r4, [r0, #0]
 8005ec6:	60c4      	str	r4, [r0, #12]
 8005ec8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005ecc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005ed0:	b94c      	cbnz	r4, 8005ee6 <__pow5mult+0x66>
 8005ed2:	f240 2171 	movw	r1, #625	; 0x271
 8005ed6:	4630      	mov	r0, r6
 8005ed8:	f7ff ff12 	bl	8005d00 <__i2b>
 8005edc:	2300      	movs	r3, #0
 8005ede:	f8c8 0008 	str.w	r0, [r8, #8]
 8005ee2:	4604      	mov	r4, r0
 8005ee4:	6003      	str	r3, [r0, #0]
 8005ee6:	f04f 0900 	mov.w	r9, #0
 8005eea:	07eb      	lsls	r3, r5, #31
 8005eec:	d50a      	bpl.n	8005f04 <__pow5mult+0x84>
 8005eee:	4639      	mov	r1, r7
 8005ef0:	4622      	mov	r2, r4
 8005ef2:	4630      	mov	r0, r6
 8005ef4:	f7ff ff1a 	bl	8005d2c <__multiply>
 8005ef8:	4639      	mov	r1, r7
 8005efa:	4680      	mov	r8, r0
 8005efc:	4630      	mov	r0, r6
 8005efe:	f7ff fe49 	bl	8005b94 <_Bfree>
 8005f02:	4647      	mov	r7, r8
 8005f04:	106d      	asrs	r5, r5, #1
 8005f06:	d00b      	beq.n	8005f20 <__pow5mult+0xa0>
 8005f08:	6820      	ldr	r0, [r4, #0]
 8005f0a:	b938      	cbnz	r0, 8005f1c <__pow5mult+0x9c>
 8005f0c:	4622      	mov	r2, r4
 8005f0e:	4621      	mov	r1, r4
 8005f10:	4630      	mov	r0, r6
 8005f12:	f7ff ff0b 	bl	8005d2c <__multiply>
 8005f16:	6020      	str	r0, [r4, #0]
 8005f18:	f8c0 9000 	str.w	r9, [r0]
 8005f1c:	4604      	mov	r4, r0
 8005f1e:	e7e4      	b.n	8005eea <__pow5mult+0x6a>
 8005f20:	4638      	mov	r0, r7
 8005f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f26:	bf00      	nop
 8005f28:	08006f70 	.word	0x08006f70
 8005f2c:	08006da1 	.word	0x08006da1
 8005f30:	08006e21 	.word	0x08006e21

08005f34 <__lshift>:
 8005f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f38:	460c      	mov	r4, r1
 8005f3a:	6849      	ldr	r1, [r1, #4]
 8005f3c:	6923      	ldr	r3, [r4, #16]
 8005f3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005f42:	68a3      	ldr	r3, [r4, #8]
 8005f44:	4607      	mov	r7, r0
 8005f46:	4691      	mov	r9, r2
 8005f48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005f4c:	f108 0601 	add.w	r6, r8, #1
 8005f50:	42b3      	cmp	r3, r6
 8005f52:	db0b      	blt.n	8005f6c <__lshift+0x38>
 8005f54:	4638      	mov	r0, r7
 8005f56:	f7ff fddd 	bl	8005b14 <_Balloc>
 8005f5a:	4605      	mov	r5, r0
 8005f5c:	b948      	cbnz	r0, 8005f72 <__lshift+0x3e>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	4b28      	ldr	r3, [pc, #160]	; (8006004 <__lshift+0xd0>)
 8005f62:	4829      	ldr	r0, [pc, #164]	; (8006008 <__lshift+0xd4>)
 8005f64:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8005f68:	f000 fb8e 	bl	8006688 <__assert_func>
 8005f6c:	3101      	adds	r1, #1
 8005f6e:	005b      	lsls	r3, r3, #1
 8005f70:	e7ee      	b.n	8005f50 <__lshift+0x1c>
 8005f72:	2300      	movs	r3, #0
 8005f74:	f100 0114 	add.w	r1, r0, #20
 8005f78:	f100 0210 	add.w	r2, r0, #16
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	4553      	cmp	r3, sl
 8005f80:	db33      	blt.n	8005fea <__lshift+0xb6>
 8005f82:	6920      	ldr	r0, [r4, #16]
 8005f84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005f88:	f104 0314 	add.w	r3, r4, #20
 8005f8c:	f019 091f 	ands.w	r9, r9, #31
 8005f90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005f94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005f98:	d02b      	beq.n	8005ff2 <__lshift+0xbe>
 8005f9a:	f1c9 0e20 	rsb	lr, r9, #32
 8005f9e:	468a      	mov	sl, r1
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	6818      	ldr	r0, [r3, #0]
 8005fa4:	fa00 f009 	lsl.w	r0, r0, r9
 8005fa8:	4310      	orrs	r0, r2
 8005faa:	f84a 0b04 	str.w	r0, [sl], #4
 8005fae:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fb2:	459c      	cmp	ip, r3
 8005fb4:	fa22 f20e 	lsr.w	r2, r2, lr
 8005fb8:	d8f3      	bhi.n	8005fa2 <__lshift+0x6e>
 8005fba:	ebac 0304 	sub.w	r3, ip, r4
 8005fbe:	3b15      	subs	r3, #21
 8005fc0:	f023 0303 	bic.w	r3, r3, #3
 8005fc4:	3304      	adds	r3, #4
 8005fc6:	f104 0015 	add.w	r0, r4, #21
 8005fca:	4584      	cmp	ip, r0
 8005fcc:	bf38      	it	cc
 8005fce:	2304      	movcc	r3, #4
 8005fd0:	50ca      	str	r2, [r1, r3]
 8005fd2:	b10a      	cbz	r2, 8005fd8 <__lshift+0xa4>
 8005fd4:	f108 0602 	add.w	r6, r8, #2
 8005fd8:	3e01      	subs	r6, #1
 8005fda:	4638      	mov	r0, r7
 8005fdc:	612e      	str	r6, [r5, #16]
 8005fde:	4621      	mov	r1, r4
 8005fe0:	f7ff fdd8 	bl	8005b94 <_Bfree>
 8005fe4:	4628      	mov	r0, r5
 8005fe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fea:	f842 0f04 	str.w	r0, [r2, #4]!
 8005fee:	3301      	adds	r3, #1
 8005ff0:	e7c5      	b.n	8005f7e <__lshift+0x4a>
 8005ff2:	3904      	subs	r1, #4
 8005ff4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ff8:	f841 2f04 	str.w	r2, [r1, #4]!
 8005ffc:	459c      	cmp	ip, r3
 8005ffe:	d8f9      	bhi.n	8005ff4 <__lshift+0xc0>
 8006000:	e7ea      	b.n	8005fd8 <__lshift+0xa4>
 8006002:	bf00      	nop
 8006004:	08006e10 	.word	0x08006e10
 8006008:	08006e21 	.word	0x08006e21

0800600c <__mcmp>:
 800600c:	b530      	push	{r4, r5, lr}
 800600e:	6902      	ldr	r2, [r0, #16]
 8006010:	690c      	ldr	r4, [r1, #16]
 8006012:	1b12      	subs	r2, r2, r4
 8006014:	d10e      	bne.n	8006034 <__mcmp+0x28>
 8006016:	f100 0314 	add.w	r3, r0, #20
 800601a:	3114      	adds	r1, #20
 800601c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006020:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006024:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006028:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800602c:	42a5      	cmp	r5, r4
 800602e:	d003      	beq.n	8006038 <__mcmp+0x2c>
 8006030:	d305      	bcc.n	800603e <__mcmp+0x32>
 8006032:	2201      	movs	r2, #1
 8006034:	4610      	mov	r0, r2
 8006036:	bd30      	pop	{r4, r5, pc}
 8006038:	4283      	cmp	r3, r0
 800603a:	d3f3      	bcc.n	8006024 <__mcmp+0x18>
 800603c:	e7fa      	b.n	8006034 <__mcmp+0x28>
 800603e:	f04f 32ff 	mov.w	r2, #4294967295
 8006042:	e7f7      	b.n	8006034 <__mcmp+0x28>

08006044 <__mdiff>:
 8006044:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006048:	460c      	mov	r4, r1
 800604a:	4606      	mov	r6, r0
 800604c:	4611      	mov	r1, r2
 800604e:	4620      	mov	r0, r4
 8006050:	4690      	mov	r8, r2
 8006052:	f7ff ffdb 	bl	800600c <__mcmp>
 8006056:	1e05      	subs	r5, r0, #0
 8006058:	d110      	bne.n	800607c <__mdiff+0x38>
 800605a:	4629      	mov	r1, r5
 800605c:	4630      	mov	r0, r6
 800605e:	f7ff fd59 	bl	8005b14 <_Balloc>
 8006062:	b930      	cbnz	r0, 8006072 <__mdiff+0x2e>
 8006064:	4b3a      	ldr	r3, [pc, #232]	; (8006150 <__mdiff+0x10c>)
 8006066:	4602      	mov	r2, r0
 8006068:	f240 2137 	movw	r1, #567	; 0x237
 800606c:	4839      	ldr	r0, [pc, #228]	; (8006154 <__mdiff+0x110>)
 800606e:	f000 fb0b 	bl	8006688 <__assert_func>
 8006072:	2301      	movs	r3, #1
 8006074:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006078:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800607c:	bfa4      	itt	ge
 800607e:	4643      	movge	r3, r8
 8006080:	46a0      	movge	r8, r4
 8006082:	4630      	mov	r0, r6
 8006084:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006088:	bfa6      	itte	ge
 800608a:	461c      	movge	r4, r3
 800608c:	2500      	movge	r5, #0
 800608e:	2501      	movlt	r5, #1
 8006090:	f7ff fd40 	bl	8005b14 <_Balloc>
 8006094:	b920      	cbnz	r0, 80060a0 <__mdiff+0x5c>
 8006096:	4b2e      	ldr	r3, [pc, #184]	; (8006150 <__mdiff+0x10c>)
 8006098:	4602      	mov	r2, r0
 800609a:	f240 2145 	movw	r1, #581	; 0x245
 800609e:	e7e5      	b.n	800606c <__mdiff+0x28>
 80060a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80060a4:	6926      	ldr	r6, [r4, #16]
 80060a6:	60c5      	str	r5, [r0, #12]
 80060a8:	f104 0914 	add.w	r9, r4, #20
 80060ac:	f108 0514 	add.w	r5, r8, #20
 80060b0:	f100 0e14 	add.w	lr, r0, #20
 80060b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80060b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80060bc:	f108 0210 	add.w	r2, r8, #16
 80060c0:	46f2      	mov	sl, lr
 80060c2:	2100      	movs	r1, #0
 80060c4:	f859 3b04 	ldr.w	r3, [r9], #4
 80060c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80060cc:	fa11 f88b 	uxtah	r8, r1, fp
 80060d0:	b299      	uxth	r1, r3
 80060d2:	0c1b      	lsrs	r3, r3, #16
 80060d4:	eba8 0801 	sub.w	r8, r8, r1
 80060d8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80060dc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80060e0:	fa1f f888 	uxth.w	r8, r8
 80060e4:	1419      	asrs	r1, r3, #16
 80060e6:	454e      	cmp	r6, r9
 80060e8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80060ec:	f84a 3b04 	str.w	r3, [sl], #4
 80060f0:	d8e8      	bhi.n	80060c4 <__mdiff+0x80>
 80060f2:	1b33      	subs	r3, r6, r4
 80060f4:	3b15      	subs	r3, #21
 80060f6:	f023 0303 	bic.w	r3, r3, #3
 80060fa:	3304      	adds	r3, #4
 80060fc:	3415      	adds	r4, #21
 80060fe:	42a6      	cmp	r6, r4
 8006100:	bf38      	it	cc
 8006102:	2304      	movcc	r3, #4
 8006104:	441d      	add	r5, r3
 8006106:	4473      	add	r3, lr
 8006108:	469e      	mov	lr, r3
 800610a:	462e      	mov	r6, r5
 800610c:	4566      	cmp	r6, ip
 800610e:	d30e      	bcc.n	800612e <__mdiff+0xea>
 8006110:	f10c 0203 	add.w	r2, ip, #3
 8006114:	1b52      	subs	r2, r2, r5
 8006116:	f022 0203 	bic.w	r2, r2, #3
 800611a:	3d03      	subs	r5, #3
 800611c:	45ac      	cmp	ip, r5
 800611e:	bf38      	it	cc
 8006120:	2200      	movcc	r2, #0
 8006122:	4413      	add	r3, r2
 8006124:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006128:	b17a      	cbz	r2, 800614a <__mdiff+0x106>
 800612a:	6107      	str	r7, [r0, #16]
 800612c:	e7a4      	b.n	8006078 <__mdiff+0x34>
 800612e:	f856 8b04 	ldr.w	r8, [r6], #4
 8006132:	fa11 f288 	uxtah	r2, r1, r8
 8006136:	1414      	asrs	r4, r2, #16
 8006138:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800613c:	b292      	uxth	r2, r2
 800613e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006142:	f84e 2b04 	str.w	r2, [lr], #4
 8006146:	1421      	asrs	r1, r4, #16
 8006148:	e7e0      	b.n	800610c <__mdiff+0xc8>
 800614a:	3f01      	subs	r7, #1
 800614c:	e7ea      	b.n	8006124 <__mdiff+0xe0>
 800614e:	bf00      	nop
 8006150:	08006e10 	.word	0x08006e10
 8006154:	08006e21 	.word	0x08006e21

08006158 <__d2b>:
 8006158:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800615c:	460f      	mov	r7, r1
 800615e:	2101      	movs	r1, #1
 8006160:	ec59 8b10 	vmov	r8, r9, d0
 8006164:	4616      	mov	r6, r2
 8006166:	f7ff fcd5 	bl	8005b14 <_Balloc>
 800616a:	4604      	mov	r4, r0
 800616c:	b930      	cbnz	r0, 800617c <__d2b+0x24>
 800616e:	4602      	mov	r2, r0
 8006170:	4b24      	ldr	r3, [pc, #144]	; (8006204 <__d2b+0xac>)
 8006172:	4825      	ldr	r0, [pc, #148]	; (8006208 <__d2b+0xb0>)
 8006174:	f240 310f 	movw	r1, #783	; 0x30f
 8006178:	f000 fa86 	bl	8006688 <__assert_func>
 800617c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006180:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006184:	bb2d      	cbnz	r5, 80061d2 <__d2b+0x7a>
 8006186:	9301      	str	r3, [sp, #4]
 8006188:	f1b8 0300 	subs.w	r3, r8, #0
 800618c:	d026      	beq.n	80061dc <__d2b+0x84>
 800618e:	4668      	mov	r0, sp
 8006190:	9300      	str	r3, [sp, #0]
 8006192:	f7ff fd87 	bl	8005ca4 <__lo0bits>
 8006196:	e9dd 1200 	ldrd	r1, r2, [sp]
 800619a:	b1e8      	cbz	r0, 80061d8 <__d2b+0x80>
 800619c:	f1c0 0320 	rsb	r3, r0, #32
 80061a0:	fa02 f303 	lsl.w	r3, r2, r3
 80061a4:	430b      	orrs	r3, r1
 80061a6:	40c2      	lsrs	r2, r0
 80061a8:	6163      	str	r3, [r4, #20]
 80061aa:	9201      	str	r2, [sp, #4]
 80061ac:	9b01      	ldr	r3, [sp, #4]
 80061ae:	61a3      	str	r3, [r4, #24]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	bf14      	ite	ne
 80061b4:	2202      	movne	r2, #2
 80061b6:	2201      	moveq	r2, #1
 80061b8:	6122      	str	r2, [r4, #16]
 80061ba:	b1bd      	cbz	r5, 80061ec <__d2b+0x94>
 80061bc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80061c0:	4405      	add	r5, r0
 80061c2:	603d      	str	r5, [r7, #0]
 80061c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80061c8:	6030      	str	r0, [r6, #0]
 80061ca:	4620      	mov	r0, r4
 80061cc:	b003      	add	sp, #12
 80061ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80061d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061d6:	e7d6      	b.n	8006186 <__d2b+0x2e>
 80061d8:	6161      	str	r1, [r4, #20]
 80061da:	e7e7      	b.n	80061ac <__d2b+0x54>
 80061dc:	a801      	add	r0, sp, #4
 80061de:	f7ff fd61 	bl	8005ca4 <__lo0bits>
 80061e2:	9b01      	ldr	r3, [sp, #4]
 80061e4:	6163      	str	r3, [r4, #20]
 80061e6:	3020      	adds	r0, #32
 80061e8:	2201      	movs	r2, #1
 80061ea:	e7e5      	b.n	80061b8 <__d2b+0x60>
 80061ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80061f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80061f4:	6038      	str	r0, [r7, #0]
 80061f6:	6918      	ldr	r0, [r3, #16]
 80061f8:	f7ff fd34 	bl	8005c64 <__hi0bits>
 80061fc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006200:	e7e2      	b.n	80061c8 <__d2b+0x70>
 8006202:	bf00      	nop
 8006204:	08006e10 	.word	0x08006e10
 8006208:	08006e21 	.word	0x08006e21

0800620c <__ssputs_r>:
 800620c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006210:	688e      	ldr	r6, [r1, #8]
 8006212:	461f      	mov	r7, r3
 8006214:	42be      	cmp	r6, r7
 8006216:	680b      	ldr	r3, [r1, #0]
 8006218:	4682      	mov	sl, r0
 800621a:	460c      	mov	r4, r1
 800621c:	4690      	mov	r8, r2
 800621e:	d82c      	bhi.n	800627a <__ssputs_r+0x6e>
 8006220:	898a      	ldrh	r2, [r1, #12]
 8006222:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006226:	d026      	beq.n	8006276 <__ssputs_r+0x6a>
 8006228:	6965      	ldr	r5, [r4, #20]
 800622a:	6909      	ldr	r1, [r1, #16]
 800622c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006230:	eba3 0901 	sub.w	r9, r3, r1
 8006234:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006238:	1c7b      	adds	r3, r7, #1
 800623a:	444b      	add	r3, r9
 800623c:	106d      	asrs	r5, r5, #1
 800623e:	429d      	cmp	r5, r3
 8006240:	bf38      	it	cc
 8006242:	461d      	movcc	r5, r3
 8006244:	0553      	lsls	r3, r2, #21
 8006246:	d527      	bpl.n	8006298 <__ssputs_r+0x8c>
 8006248:	4629      	mov	r1, r5
 800624a:	f7ff fbd7 	bl	80059fc <_malloc_r>
 800624e:	4606      	mov	r6, r0
 8006250:	b360      	cbz	r0, 80062ac <__ssputs_r+0xa0>
 8006252:	6921      	ldr	r1, [r4, #16]
 8006254:	464a      	mov	r2, r9
 8006256:	f000 fa09 	bl	800666c <memcpy>
 800625a:	89a3      	ldrh	r3, [r4, #12]
 800625c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006264:	81a3      	strh	r3, [r4, #12]
 8006266:	6126      	str	r6, [r4, #16]
 8006268:	6165      	str	r5, [r4, #20]
 800626a:	444e      	add	r6, r9
 800626c:	eba5 0509 	sub.w	r5, r5, r9
 8006270:	6026      	str	r6, [r4, #0]
 8006272:	60a5      	str	r5, [r4, #8]
 8006274:	463e      	mov	r6, r7
 8006276:	42be      	cmp	r6, r7
 8006278:	d900      	bls.n	800627c <__ssputs_r+0x70>
 800627a:	463e      	mov	r6, r7
 800627c:	6820      	ldr	r0, [r4, #0]
 800627e:	4632      	mov	r2, r6
 8006280:	4641      	mov	r1, r8
 8006282:	f000 f9c9 	bl	8006618 <memmove>
 8006286:	68a3      	ldr	r3, [r4, #8]
 8006288:	1b9b      	subs	r3, r3, r6
 800628a:	60a3      	str	r3, [r4, #8]
 800628c:	6823      	ldr	r3, [r4, #0]
 800628e:	4433      	add	r3, r6
 8006290:	6023      	str	r3, [r4, #0]
 8006292:	2000      	movs	r0, #0
 8006294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006298:	462a      	mov	r2, r5
 800629a:	f000 fa3b 	bl	8006714 <_realloc_r>
 800629e:	4606      	mov	r6, r0
 80062a0:	2800      	cmp	r0, #0
 80062a2:	d1e0      	bne.n	8006266 <__ssputs_r+0x5a>
 80062a4:	6921      	ldr	r1, [r4, #16]
 80062a6:	4650      	mov	r0, sl
 80062a8:	f7ff fb34 	bl	8005914 <_free_r>
 80062ac:	230c      	movs	r3, #12
 80062ae:	f8ca 3000 	str.w	r3, [sl]
 80062b2:	89a3      	ldrh	r3, [r4, #12]
 80062b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062b8:	81a3      	strh	r3, [r4, #12]
 80062ba:	f04f 30ff 	mov.w	r0, #4294967295
 80062be:	e7e9      	b.n	8006294 <__ssputs_r+0x88>

080062c0 <_svfiprintf_r>:
 80062c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c4:	4698      	mov	r8, r3
 80062c6:	898b      	ldrh	r3, [r1, #12]
 80062c8:	061b      	lsls	r3, r3, #24
 80062ca:	b09d      	sub	sp, #116	; 0x74
 80062cc:	4607      	mov	r7, r0
 80062ce:	460d      	mov	r5, r1
 80062d0:	4614      	mov	r4, r2
 80062d2:	d50e      	bpl.n	80062f2 <_svfiprintf_r+0x32>
 80062d4:	690b      	ldr	r3, [r1, #16]
 80062d6:	b963      	cbnz	r3, 80062f2 <_svfiprintf_r+0x32>
 80062d8:	2140      	movs	r1, #64	; 0x40
 80062da:	f7ff fb8f 	bl	80059fc <_malloc_r>
 80062de:	6028      	str	r0, [r5, #0]
 80062e0:	6128      	str	r0, [r5, #16]
 80062e2:	b920      	cbnz	r0, 80062ee <_svfiprintf_r+0x2e>
 80062e4:	230c      	movs	r3, #12
 80062e6:	603b      	str	r3, [r7, #0]
 80062e8:	f04f 30ff 	mov.w	r0, #4294967295
 80062ec:	e0d0      	b.n	8006490 <_svfiprintf_r+0x1d0>
 80062ee:	2340      	movs	r3, #64	; 0x40
 80062f0:	616b      	str	r3, [r5, #20]
 80062f2:	2300      	movs	r3, #0
 80062f4:	9309      	str	r3, [sp, #36]	; 0x24
 80062f6:	2320      	movs	r3, #32
 80062f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80062fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006300:	2330      	movs	r3, #48	; 0x30
 8006302:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80064a8 <_svfiprintf_r+0x1e8>
 8006306:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800630a:	f04f 0901 	mov.w	r9, #1
 800630e:	4623      	mov	r3, r4
 8006310:	469a      	mov	sl, r3
 8006312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006316:	b10a      	cbz	r2, 800631c <_svfiprintf_r+0x5c>
 8006318:	2a25      	cmp	r2, #37	; 0x25
 800631a:	d1f9      	bne.n	8006310 <_svfiprintf_r+0x50>
 800631c:	ebba 0b04 	subs.w	fp, sl, r4
 8006320:	d00b      	beq.n	800633a <_svfiprintf_r+0x7a>
 8006322:	465b      	mov	r3, fp
 8006324:	4622      	mov	r2, r4
 8006326:	4629      	mov	r1, r5
 8006328:	4638      	mov	r0, r7
 800632a:	f7ff ff6f 	bl	800620c <__ssputs_r>
 800632e:	3001      	adds	r0, #1
 8006330:	f000 80a9 	beq.w	8006486 <_svfiprintf_r+0x1c6>
 8006334:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006336:	445a      	add	r2, fp
 8006338:	9209      	str	r2, [sp, #36]	; 0x24
 800633a:	f89a 3000 	ldrb.w	r3, [sl]
 800633e:	2b00      	cmp	r3, #0
 8006340:	f000 80a1 	beq.w	8006486 <_svfiprintf_r+0x1c6>
 8006344:	2300      	movs	r3, #0
 8006346:	f04f 32ff 	mov.w	r2, #4294967295
 800634a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800634e:	f10a 0a01 	add.w	sl, sl, #1
 8006352:	9304      	str	r3, [sp, #16]
 8006354:	9307      	str	r3, [sp, #28]
 8006356:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800635a:	931a      	str	r3, [sp, #104]	; 0x68
 800635c:	4654      	mov	r4, sl
 800635e:	2205      	movs	r2, #5
 8006360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006364:	4850      	ldr	r0, [pc, #320]	; (80064a8 <_svfiprintf_r+0x1e8>)
 8006366:	f7f9 ff43 	bl	80001f0 <memchr>
 800636a:	9a04      	ldr	r2, [sp, #16]
 800636c:	b9d8      	cbnz	r0, 80063a6 <_svfiprintf_r+0xe6>
 800636e:	06d0      	lsls	r0, r2, #27
 8006370:	bf44      	itt	mi
 8006372:	2320      	movmi	r3, #32
 8006374:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006378:	0711      	lsls	r1, r2, #28
 800637a:	bf44      	itt	mi
 800637c:	232b      	movmi	r3, #43	; 0x2b
 800637e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006382:	f89a 3000 	ldrb.w	r3, [sl]
 8006386:	2b2a      	cmp	r3, #42	; 0x2a
 8006388:	d015      	beq.n	80063b6 <_svfiprintf_r+0xf6>
 800638a:	9a07      	ldr	r2, [sp, #28]
 800638c:	4654      	mov	r4, sl
 800638e:	2000      	movs	r0, #0
 8006390:	f04f 0c0a 	mov.w	ip, #10
 8006394:	4621      	mov	r1, r4
 8006396:	f811 3b01 	ldrb.w	r3, [r1], #1
 800639a:	3b30      	subs	r3, #48	; 0x30
 800639c:	2b09      	cmp	r3, #9
 800639e:	d94d      	bls.n	800643c <_svfiprintf_r+0x17c>
 80063a0:	b1b0      	cbz	r0, 80063d0 <_svfiprintf_r+0x110>
 80063a2:	9207      	str	r2, [sp, #28]
 80063a4:	e014      	b.n	80063d0 <_svfiprintf_r+0x110>
 80063a6:	eba0 0308 	sub.w	r3, r0, r8
 80063aa:	fa09 f303 	lsl.w	r3, r9, r3
 80063ae:	4313      	orrs	r3, r2
 80063b0:	9304      	str	r3, [sp, #16]
 80063b2:	46a2      	mov	sl, r4
 80063b4:	e7d2      	b.n	800635c <_svfiprintf_r+0x9c>
 80063b6:	9b03      	ldr	r3, [sp, #12]
 80063b8:	1d19      	adds	r1, r3, #4
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	9103      	str	r1, [sp, #12]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	bfbb      	ittet	lt
 80063c2:	425b      	neglt	r3, r3
 80063c4:	f042 0202 	orrlt.w	r2, r2, #2
 80063c8:	9307      	strge	r3, [sp, #28]
 80063ca:	9307      	strlt	r3, [sp, #28]
 80063cc:	bfb8      	it	lt
 80063ce:	9204      	strlt	r2, [sp, #16]
 80063d0:	7823      	ldrb	r3, [r4, #0]
 80063d2:	2b2e      	cmp	r3, #46	; 0x2e
 80063d4:	d10c      	bne.n	80063f0 <_svfiprintf_r+0x130>
 80063d6:	7863      	ldrb	r3, [r4, #1]
 80063d8:	2b2a      	cmp	r3, #42	; 0x2a
 80063da:	d134      	bne.n	8006446 <_svfiprintf_r+0x186>
 80063dc:	9b03      	ldr	r3, [sp, #12]
 80063de:	1d1a      	adds	r2, r3, #4
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	9203      	str	r2, [sp, #12]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	bfb8      	it	lt
 80063e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80063ec:	3402      	adds	r4, #2
 80063ee:	9305      	str	r3, [sp, #20]
 80063f0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80064b8 <_svfiprintf_r+0x1f8>
 80063f4:	7821      	ldrb	r1, [r4, #0]
 80063f6:	2203      	movs	r2, #3
 80063f8:	4650      	mov	r0, sl
 80063fa:	f7f9 fef9 	bl	80001f0 <memchr>
 80063fe:	b138      	cbz	r0, 8006410 <_svfiprintf_r+0x150>
 8006400:	9b04      	ldr	r3, [sp, #16]
 8006402:	eba0 000a 	sub.w	r0, r0, sl
 8006406:	2240      	movs	r2, #64	; 0x40
 8006408:	4082      	lsls	r2, r0
 800640a:	4313      	orrs	r3, r2
 800640c:	3401      	adds	r4, #1
 800640e:	9304      	str	r3, [sp, #16]
 8006410:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006414:	4825      	ldr	r0, [pc, #148]	; (80064ac <_svfiprintf_r+0x1ec>)
 8006416:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800641a:	2206      	movs	r2, #6
 800641c:	f7f9 fee8 	bl	80001f0 <memchr>
 8006420:	2800      	cmp	r0, #0
 8006422:	d038      	beq.n	8006496 <_svfiprintf_r+0x1d6>
 8006424:	4b22      	ldr	r3, [pc, #136]	; (80064b0 <_svfiprintf_r+0x1f0>)
 8006426:	bb1b      	cbnz	r3, 8006470 <_svfiprintf_r+0x1b0>
 8006428:	9b03      	ldr	r3, [sp, #12]
 800642a:	3307      	adds	r3, #7
 800642c:	f023 0307 	bic.w	r3, r3, #7
 8006430:	3308      	adds	r3, #8
 8006432:	9303      	str	r3, [sp, #12]
 8006434:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006436:	4433      	add	r3, r6
 8006438:	9309      	str	r3, [sp, #36]	; 0x24
 800643a:	e768      	b.n	800630e <_svfiprintf_r+0x4e>
 800643c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006440:	460c      	mov	r4, r1
 8006442:	2001      	movs	r0, #1
 8006444:	e7a6      	b.n	8006394 <_svfiprintf_r+0xd4>
 8006446:	2300      	movs	r3, #0
 8006448:	3401      	adds	r4, #1
 800644a:	9305      	str	r3, [sp, #20]
 800644c:	4619      	mov	r1, r3
 800644e:	f04f 0c0a 	mov.w	ip, #10
 8006452:	4620      	mov	r0, r4
 8006454:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006458:	3a30      	subs	r2, #48	; 0x30
 800645a:	2a09      	cmp	r2, #9
 800645c:	d903      	bls.n	8006466 <_svfiprintf_r+0x1a6>
 800645e:	2b00      	cmp	r3, #0
 8006460:	d0c6      	beq.n	80063f0 <_svfiprintf_r+0x130>
 8006462:	9105      	str	r1, [sp, #20]
 8006464:	e7c4      	b.n	80063f0 <_svfiprintf_r+0x130>
 8006466:	fb0c 2101 	mla	r1, ip, r1, r2
 800646a:	4604      	mov	r4, r0
 800646c:	2301      	movs	r3, #1
 800646e:	e7f0      	b.n	8006452 <_svfiprintf_r+0x192>
 8006470:	ab03      	add	r3, sp, #12
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	462a      	mov	r2, r5
 8006476:	4b0f      	ldr	r3, [pc, #60]	; (80064b4 <_svfiprintf_r+0x1f4>)
 8006478:	a904      	add	r1, sp, #16
 800647a:	4638      	mov	r0, r7
 800647c:	f7fd fe64 	bl	8004148 <_printf_float>
 8006480:	1c42      	adds	r2, r0, #1
 8006482:	4606      	mov	r6, r0
 8006484:	d1d6      	bne.n	8006434 <_svfiprintf_r+0x174>
 8006486:	89ab      	ldrh	r3, [r5, #12]
 8006488:	065b      	lsls	r3, r3, #25
 800648a:	f53f af2d 	bmi.w	80062e8 <_svfiprintf_r+0x28>
 800648e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006490:	b01d      	add	sp, #116	; 0x74
 8006492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006496:	ab03      	add	r3, sp, #12
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	462a      	mov	r2, r5
 800649c:	4b05      	ldr	r3, [pc, #20]	; (80064b4 <_svfiprintf_r+0x1f4>)
 800649e:	a904      	add	r1, sp, #16
 80064a0:	4638      	mov	r0, r7
 80064a2:	f7fe f8f5 	bl	8004690 <_printf_i>
 80064a6:	e7eb      	b.n	8006480 <_svfiprintf_r+0x1c0>
 80064a8:	08006f7c 	.word	0x08006f7c
 80064ac:	08006f86 	.word	0x08006f86
 80064b0:	08004149 	.word	0x08004149
 80064b4:	0800620d 	.word	0x0800620d
 80064b8:	08006f82 	.word	0x08006f82

080064bc <__sflush_r>:
 80064bc:	898a      	ldrh	r2, [r1, #12]
 80064be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064c2:	4605      	mov	r5, r0
 80064c4:	0710      	lsls	r0, r2, #28
 80064c6:	460c      	mov	r4, r1
 80064c8:	d458      	bmi.n	800657c <__sflush_r+0xc0>
 80064ca:	684b      	ldr	r3, [r1, #4]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	dc05      	bgt.n	80064dc <__sflush_r+0x20>
 80064d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	dc02      	bgt.n	80064dc <__sflush_r+0x20>
 80064d6:	2000      	movs	r0, #0
 80064d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80064de:	2e00      	cmp	r6, #0
 80064e0:	d0f9      	beq.n	80064d6 <__sflush_r+0x1a>
 80064e2:	2300      	movs	r3, #0
 80064e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80064e8:	682f      	ldr	r7, [r5, #0]
 80064ea:	6a21      	ldr	r1, [r4, #32]
 80064ec:	602b      	str	r3, [r5, #0]
 80064ee:	d032      	beq.n	8006556 <__sflush_r+0x9a>
 80064f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80064f2:	89a3      	ldrh	r3, [r4, #12]
 80064f4:	075a      	lsls	r2, r3, #29
 80064f6:	d505      	bpl.n	8006504 <__sflush_r+0x48>
 80064f8:	6863      	ldr	r3, [r4, #4]
 80064fa:	1ac0      	subs	r0, r0, r3
 80064fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80064fe:	b10b      	cbz	r3, 8006504 <__sflush_r+0x48>
 8006500:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006502:	1ac0      	subs	r0, r0, r3
 8006504:	2300      	movs	r3, #0
 8006506:	4602      	mov	r2, r0
 8006508:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800650a:	6a21      	ldr	r1, [r4, #32]
 800650c:	4628      	mov	r0, r5
 800650e:	47b0      	blx	r6
 8006510:	1c43      	adds	r3, r0, #1
 8006512:	89a3      	ldrh	r3, [r4, #12]
 8006514:	d106      	bne.n	8006524 <__sflush_r+0x68>
 8006516:	6829      	ldr	r1, [r5, #0]
 8006518:	291d      	cmp	r1, #29
 800651a:	d82b      	bhi.n	8006574 <__sflush_r+0xb8>
 800651c:	4a29      	ldr	r2, [pc, #164]	; (80065c4 <__sflush_r+0x108>)
 800651e:	410a      	asrs	r2, r1
 8006520:	07d6      	lsls	r6, r2, #31
 8006522:	d427      	bmi.n	8006574 <__sflush_r+0xb8>
 8006524:	2200      	movs	r2, #0
 8006526:	6062      	str	r2, [r4, #4]
 8006528:	04d9      	lsls	r1, r3, #19
 800652a:	6922      	ldr	r2, [r4, #16]
 800652c:	6022      	str	r2, [r4, #0]
 800652e:	d504      	bpl.n	800653a <__sflush_r+0x7e>
 8006530:	1c42      	adds	r2, r0, #1
 8006532:	d101      	bne.n	8006538 <__sflush_r+0x7c>
 8006534:	682b      	ldr	r3, [r5, #0]
 8006536:	b903      	cbnz	r3, 800653a <__sflush_r+0x7e>
 8006538:	6560      	str	r0, [r4, #84]	; 0x54
 800653a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800653c:	602f      	str	r7, [r5, #0]
 800653e:	2900      	cmp	r1, #0
 8006540:	d0c9      	beq.n	80064d6 <__sflush_r+0x1a>
 8006542:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006546:	4299      	cmp	r1, r3
 8006548:	d002      	beq.n	8006550 <__sflush_r+0x94>
 800654a:	4628      	mov	r0, r5
 800654c:	f7ff f9e2 	bl	8005914 <_free_r>
 8006550:	2000      	movs	r0, #0
 8006552:	6360      	str	r0, [r4, #52]	; 0x34
 8006554:	e7c0      	b.n	80064d8 <__sflush_r+0x1c>
 8006556:	2301      	movs	r3, #1
 8006558:	4628      	mov	r0, r5
 800655a:	47b0      	blx	r6
 800655c:	1c41      	adds	r1, r0, #1
 800655e:	d1c8      	bne.n	80064f2 <__sflush_r+0x36>
 8006560:	682b      	ldr	r3, [r5, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d0c5      	beq.n	80064f2 <__sflush_r+0x36>
 8006566:	2b1d      	cmp	r3, #29
 8006568:	d001      	beq.n	800656e <__sflush_r+0xb2>
 800656a:	2b16      	cmp	r3, #22
 800656c:	d101      	bne.n	8006572 <__sflush_r+0xb6>
 800656e:	602f      	str	r7, [r5, #0]
 8006570:	e7b1      	b.n	80064d6 <__sflush_r+0x1a>
 8006572:	89a3      	ldrh	r3, [r4, #12]
 8006574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006578:	81a3      	strh	r3, [r4, #12]
 800657a:	e7ad      	b.n	80064d8 <__sflush_r+0x1c>
 800657c:	690f      	ldr	r7, [r1, #16]
 800657e:	2f00      	cmp	r7, #0
 8006580:	d0a9      	beq.n	80064d6 <__sflush_r+0x1a>
 8006582:	0793      	lsls	r3, r2, #30
 8006584:	680e      	ldr	r6, [r1, #0]
 8006586:	bf08      	it	eq
 8006588:	694b      	ldreq	r3, [r1, #20]
 800658a:	600f      	str	r7, [r1, #0]
 800658c:	bf18      	it	ne
 800658e:	2300      	movne	r3, #0
 8006590:	eba6 0807 	sub.w	r8, r6, r7
 8006594:	608b      	str	r3, [r1, #8]
 8006596:	f1b8 0f00 	cmp.w	r8, #0
 800659a:	dd9c      	ble.n	80064d6 <__sflush_r+0x1a>
 800659c:	6a21      	ldr	r1, [r4, #32]
 800659e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80065a0:	4643      	mov	r3, r8
 80065a2:	463a      	mov	r2, r7
 80065a4:	4628      	mov	r0, r5
 80065a6:	47b0      	blx	r6
 80065a8:	2800      	cmp	r0, #0
 80065aa:	dc06      	bgt.n	80065ba <__sflush_r+0xfe>
 80065ac:	89a3      	ldrh	r3, [r4, #12]
 80065ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065b2:	81a3      	strh	r3, [r4, #12]
 80065b4:	f04f 30ff 	mov.w	r0, #4294967295
 80065b8:	e78e      	b.n	80064d8 <__sflush_r+0x1c>
 80065ba:	4407      	add	r7, r0
 80065bc:	eba8 0800 	sub.w	r8, r8, r0
 80065c0:	e7e9      	b.n	8006596 <__sflush_r+0xda>
 80065c2:	bf00      	nop
 80065c4:	dfbffffe 	.word	0xdfbffffe

080065c8 <_fflush_r>:
 80065c8:	b538      	push	{r3, r4, r5, lr}
 80065ca:	690b      	ldr	r3, [r1, #16]
 80065cc:	4605      	mov	r5, r0
 80065ce:	460c      	mov	r4, r1
 80065d0:	b913      	cbnz	r3, 80065d8 <_fflush_r+0x10>
 80065d2:	2500      	movs	r5, #0
 80065d4:	4628      	mov	r0, r5
 80065d6:	bd38      	pop	{r3, r4, r5, pc}
 80065d8:	b118      	cbz	r0, 80065e2 <_fflush_r+0x1a>
 80065da:	6a03      	ldr	r3, [r0, #32]
 80065dc:	b90b      	cbnz	r3, 80065e2 <_fflush_r+0x1a>
 80065de:	f7fe fa05 	bl	80049ec <__sinit>
 80065e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0f3      	beq.n	80065d2 <_fflush_r+0xa>
 80065ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80065ec:	07d0      	lsls	r0, r2, #31
 80065ee:	d404      	bmi.n	80065fa <_fflush_r+0x32>
 80065f0:	0599      	lsls	r1, r3, #22
 80065f2:	d402      	bmi.n	80065fa <_fflush_r+0x32>
 80065f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065f6:	f7fe fb10 	bl	8004c1a <__retarget_lock_acquire_recursive>
 80065fa:	4628      	mov	r0, r5
 80065fc:	4621      	mov	r1, r4
 80065fe:	f7ff ff5d 	bl	80064bc <__sflush_r>
 8006602:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006604:	07da      	lsls	r2, r3, #31
 8006606:	4605      	mov	r5, r0
 8006608:	d4e4      	bmi.n	80065d4 <_fflush_r+0xc>
 800660a:	89a3      	ldrh	r3, [r4, #12]
 800660c:	059b      	lsls	r3, r3, #22
 800660e:	d4e1      	bmi.n	80065d4 <_fflush_r+0xc>
 8006610:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006612:	f7fe fb03 	bl	8004c1c <__retarget_lock_release_recursive>
 8006616:	e7dd      	b.n	80065d4 <_fflush_r+0xc>

08006618 <memmove>:
 8006618:	4288      	cmp	r0, r1
 800661a:	b510      	push	{r4, lr}
 800661c:	eb01 0402 	add.w	r4, r1, r2
 8006620:	d902      	bls.n	8006628 <memmove+0x10>
 8006622:	4284      	cmp	r4, r0
 8006624:	4623      	mov	r3, r4
 8006626:	d807      	bhi.n	8006638 <memmove+0x20>
 8006628:	1e43      	subs	r3, r0, #1
 800662a:	42a1      	cmp	r1, r4
 800662c:	d008      	beq.n	8006640 <memmove+0x28>
 800662e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006632:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006636:	e7f8      	b.n	800662a <memmove+0x12>
 8006638:	4402      	add	r2, r0
 800663a:	4601      	mov	r1, r0
 800663c:	428a      	cmp	r2, r1
 800663e:	d100      	bne.n	8006642 <memmove+0x2a>
 8006640:	bd10      	pop	{r4, pc}
 8006642:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006646:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800664a:	e7f7      	b.n	800663c <memmove+0x24>

0800664c <_sbrk_r>:
 800664c:	b538      	push	{r3, r4, r5, lr}
 800664e:	4d06      	ldr	r5, [pc, #24]	; (8006668 <_sbrk_r+0x1c>)
 8006650:	2300      	movs	r3, #0
 8006652:	4604      	mov	r4, r0
 8006654:	4608      	mov	r0, r1
 8006656:	602b      	str	r3, [r5, #0]
 8006658:	f7fb f82c 	bl	80016b4 <_sbrk>
 800665c:	1c43      	adds	r3, r0, #1
 800665e:	d102      	bne.n	8006666 <_sbrk_r+0x1a>
 8006660:	682b      	ldr	r3, [r5, #0]
 8006662:	b103      	cbz	r3, 8006666 <_sbrk_r+0x1a>
 8006664:	6023      	str	r3, [r4, #0]
 8006666:	bd38      	pop	{r3, r4, r5, pc}
 8006668:	20000434 	.word	0x20000434

0800666c <memcpy>:
 800666c:	440a      	add	r2, r1
 800666e:	4291      	cmp	r1, r2
 8006670:	f100 33ff 	add.w	r3, r0, #4294967295
 8006674:	d100      	bne.n	8006678 <memcpy+0xc>
 8006676:	4770      	bx	lr
 8006678:	b510      	push	{r4, lr}
 800667a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800667e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006682:	4291      	cmp	r1, r2
 8006684:	d1f9      	bne.n	800667a <memcpy+0xe>
 8006686:	bd10      	pop	{r4, pc}

08006688 <__assert_func>:
 8006688:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800668a:	4614      	mov	r4, r2
 800668c:	461a      	mov	r2, r3
 800668e:	4b09      	ldr	r3, [pc, #36]	; (80066b4 <__assert_func+0x2c>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4605      	mov	r5, r0
 8006694:	68d8      	ldr	r0, [r3, #12]
 8006696:	b14c      	cbz	r4, 80066ac <__assert_func+0x24>
 8006698:	4b07      	ldr	r3, [pc, #28]	; (80066b8 <__assert_func+0x30>)
 800669a:	9100      	str	r1, [sp, #0]
 800669c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80066a0:	4906      	ldr	r1, [pc, #24]	; (80066bc <__assert_func+0x34>)
 80066a2:	462b      	mov	r3, r5
 80066a4:	f000 f872 	bl	800678c <fiprintf>
 80066a8:	f000 f882 	bl	80067b0 <abort>
 80066ac:	4b04      	ldr	r3, [pc, #16]	; (80066c0 <__assert_func+0x38>)
 80066ae:	461c      	mov	r4, r3
 80066b0:	e7f3      	b.n	800669a <__assert_func+0x12>
 80066b2:	bf00      	nop
 80066b4:	20000064 	.word	0x20000064
 80066b8:	08006f97 	.word	0x08006f97
 80066bc:	08006fa4 	.word	0x08006fa4
 80066c0:	08006fd2 	.word	0x08006fd2

080066c4 <_calloc_r>:
 80066c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80066c6:	fba1 2402 	umull	r2, r4, r1, r2
 80066ca:	b94c      	cbnz	r4, 80066e0 <_calloc_r+0x1c>
 80066cc:	4611      	mov	r1, r2
 80066ce:	9201      	str	r2, [sp, #4]
 80066d0:	f7ff f994 	bl	80059fc <_malloc_r>
 80066d4:	9a01      	ldr	r2, [sp, #4]
 80066d6:	4605      	mov	r5, r0
 80066d8:	b930      	cbnz	r0, 80066e8 <_calloc_r+0x24>
 80066da:	4628      	mov	r0, r5
 80066dc:	b003      	add	sp, #12
 80066de:	bd30      	pop	{r4, r5, pc}
 80066e0:	220c      	movs	r2, #12
 80066e2:	6002      	str	r2, [r0, #0]
 80066e4:	2500      	movs	r5, #0
 80066e6:	e7f8      	b.n	80066da <_calloc_r+0x16>
 80066e8:	4621      	mov	r1, r4
 80066ea:	f7fe fa18 	bl	8004b1e <memset>
 80066ee:	e7f4      	b.n	80066da <_calloc_r+0x16>

080066f0 <__ascii_mbtowc>:
 80066f0:	b082      	sub	sp, #8
 80066f2:	b901      	cbnz	r1, 80066f6 <__ascii_mbtowc+0x6>
 80066f4:	a901      	add	r1, sp, #4
 80066f6:	b142      	cbz	r2, 800670a <__ascii_mbtowc+0x1a>
 80066f8:	b14b      	cbz	r3, 800670e <__ascii_mbtowc+0x1e>
 80066fa:	7813      	ldrb	r3, [r2, #0]
 80066fc:	600b      	str	r3, [r1, #0]
 80066fe:	7812      	ldrb	r2, [r2, #0]
 8006700:	1e10      	subs	r0, r2, #0
 8006702:	bf18      	it	ne
 8006704:	2001      	movne	r0, #1
 8006706:	b002      	add	sp, #8
 8006708:	4770      	bx	lr
 800670a:	4610      	mov	r0, r2
 800670c:	e7fb      	b.n	8006706 <__ascii_mbtowc+0x16>
 800670e:	f06f 0001 	mvn.w	r0, #1
 8006712:	e7f8      	b.n	8006706 <__ascii_mbtowc+0x16>

08006714 <_realloc_r>:
 8006714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006718:	4680      	mov	r8, r0
 800671a:	4614      	mov	r4, r2
 800671c:	460e      	mov	r6, r1
 800671e:	b921      	cbnz	r1, 800672a <_realloc_r+0x16>
 8006720:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006724:	4611      	mov	r1, r2
 8006726:	f7ff b969 	b.w	80059fc <_malloc_r>
 800672a:	b92a      	cbnz	r2, 8006738 <_realloc_r+0x24>
 800672c:	f7ff f8f2 	bl	8005914 <_free_r>
 8006730:	4625      	mov	r5, r4
 8006732:	4628      	mov	r0, r5
 8006734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006738:	f000 f841 	bl	80067be <_malloc_usable_size_r>
 800673c:	4284      	cmp	r4, r0
 800673e:	4607      	mov	r7, r0
 8006740:	d802      	bhi.n	8006748 <_realloc_r+0x34>
 8006742:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006746:	d812      	bhi.n	800676e <_realloc_r+0x5a>
 8006748:	4621      	mov	r1, r4
 800674a:	4640      	mov	r0, r8
 800674c:	f7ff f956 	bl	80059fc <_malloc_r>
 8006750:	4605      	mov	r5, r0
 8006752:	2800      	cmp	r0, #0
 8006754:	d0ed      	beq.n	8006732 <_realloc_r+0x1e>
 8006756:	42bc      	cmp	r4, r7
 8006758:	4622      	mov	r2, r4
 800675a:	4631      	mov	r1, r6
 800675c:	bf28      	it	cs
 800675e:	463a      	movcs	r2, r7
 8006760:	f7ff ff84 	bl	800666c <memcpy>
 8006764:	4631      	mov	r1, r6
 8006766:	4640      	mov	r0, r8
 8006768:	f7ff f8d4 	bl	8005914 <_free_r>
 800676c:	e7e1      	b.n	8006732 <_realloc_r+0x1e>
 800676e:	4635      	mov	r5, r6
 8006770:	e7df      	b.n	8006732 <_realloc_r+0x1e>

08006772 <__ascii_wctomb>:
 8006772:	b149      	cbz	r1, 8006788 <__ascii_wctomb+0x16>
 8006774:	2aff      	cmp	r2, #255	; 0xff
 8006776:	bf85      	ittet	hi
 8006778:	238a      	movhi	r3, #138	; 0x8a
 800677a:	6003      	strhi	r3, [r0, #0]
 800677c:	700a      	strbls	r2, [r1, #0]
 800677e:	f04f 30ff 	movhi.w	r0, #4294967295
 8006782:	bf98      	it	ls
 8006784:	2001      	movls	r0, #1
 8006786:	4770      	bx	lr
 8006788:	4608      	mov	r0, r1
 800678a:	4770      	bx	lr

0800678c <fiprintf>:
 800678c:	b40e      	push	{r1, r2, r3}
 800678e:	b503      	push	{r0, r1, lr}
 8006790:	4601      	mov	r1, r0
 8006792:	ab03      	add	r3, sp, #12
 8006794:	4805      	ldr	r0, [pc, #20]	; (80067ac <fiprintf+0x20>)
 8006796:	f853 2b04 	ldr.w	r2, [r3], #4
 800679a:	6800      	ldr	r0, [r0, #0]
 800679c:	9301      	str	r3, [sp, #4]
 800679e:	f000 f83f 	bl	8006820 <_vfiprintf_r>
 80067a2:	b002      	add	sp, #8
 80067a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80067a8:	b003      	add	sp, #12
 80067aa:	4770      	bx	lr
 80067ac:	20000064 	.word	0x20000064

080067b0 <abort>:
 80067b0:	b508      	push	{r3, lr}
 80067b2:	2006      	movs	r0, #6
 80067b4:	f000 fa0c 	bl	8006bd0 <raise>
 80067b8:	2001      	movs	r0, #1
 80067ba:	f7fa ff03 	bl	80015c4 <_exit>

080067be <_malloc_usable_size_r>:
 80067be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067c2:	1f18      	subs	r0, r3, #4
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	bfbc      	itt	lt
 80067c8:	580b      	ldrlt	r3, [r1, r0]
 80067ca:	18c0      	addlt	r0, r0, r3
 80067cc:	4770      	bx	lr

080067ce <__sfputc_r>:
 80067ce:	6893      	ldr	r3, [r2, #8]
 80067d0:	3b01      	subs	r3, #1
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	b410      	push	{r4}
 80067d6:	6093      	str	r3, [r2, #8]
 80067d8:	da08      	bge.n	80067ec <__sfputc_r+0x1e>
 80067da:	6994      	ldr	r4, [r2, #24]
 80067dc:	42a3      	cmp	r3, r4
 80067de:	db01      	blt.n	80067e4 <__sfputc_r+0x16>
 80067e0:	290a      	cmp	r1, #10
 80067e2:	d103      	bne.n	80067ec <__sfputc_r+0x1e>
 80067e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067e8:	f000 b934 	b.w	8006a54 <__swbuf_r>
 80067ec:	6813      	ldr	r3, [r2, #0]
 80067ee:	1c58      	adds	r0, r3, #1
 80067f0:	6010      	str	r0, [r2, #0]
 80067f2:	7019      	strb	r1, [r3, #0]
 80067f4:	4608      	mov	r0, r1
 80067f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <__sfputs_r>:
 80067fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067fe:	4606      	mov	r6, r0
 8006800:	460f      	mov	r7, r1
 8006802:	4614      	mov	r4, r2
 8006804:	18d5      	adds	r5, r2, r3
 8006806:	42ac      	cmp	r4, r5
 8006808:	d101      	bne.n	800680e <__sfputs_r+0x12>
 800680a:	2000      	movs	r0, #0
 800680c:	e007      	b.n	800681e <__sfputs_r+0x22>
 800680e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006812:	463a      	mov	r2, r7
 8006814:	4630      	mov	r0, r6
 8006816:	f7ff ffda 	bl	80067ce <__sfputc_r>
 800681a:	1c43      	adds	r3, r0, #1
 800681c:	d1f3      	bne.n	8006806 <__sfputs_r+0xa>
 800681e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006820 <_vfiprintf_r>:
 8006820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006824:	460d      	mov	r5, r1
 8006826:	b09d      	sub	sp, #116	; 0x74
 8006828:	4614      	mov	r4, r2
 800682a:	4698      	mov	r8, r3
 800682c:	4606      	mov	r6, r0
 800682e:	b118      	cbz	r0, 8006838 <_vfiprintf_r+0x18>
 8006830:	6a03      	ldr	r3, [r0, #32]
 8006832:	b90b      	cbnz	r3, 8006838 <_vfiprintf_r+0x18>
 8006834:	f7fe f8da 	bl	80049ec <__sinit>
 8006838:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800683a:	07d9      	lsls	r1, r3, #31
 800683c:	d405      	bmi.n	800684a <_vfiprintf_r+0x2a>
 800683e:	89ab      	ldrh	r3, [r5, #12]
 8006840:	059a      	lsls	r2, r3, #22
 8006842:	d402      	bmi.n	800684a <_vfiprintf_r+0x2a>
 8006844:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006846:	f7fe f9e8 	bl	8004c1a <__retarget_lock_acquire_recursive>
 800684a:	89ab      	ldrh	r3, [r5, #12]
 800684c:	071b      	lsls	r3, r3, #28
 800684e:	d501      	bpl.n	8006854 <_vfiprintf_r+0x34>
 8006850:	692b      	ldr	r3, [r5, #16]
 8006852:	b99b      	cbnz	r3, 800687c <_vfiprintf_r+0x5c>
 8006854:	4629      	mov	r1, r5
 8006856:	4630      	mov	r0, r6
 8006858:	f000 f93a 	bl	8006ad0 <__swsetup_r>
 800685c:	b170      	cbz	r0, 800687c <_vfiprintf_r+0x5c>
 800685e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006860:	07dc      	lsls	r4, r3, #31
 8006862:	d504      	bpl.n	800686e <_vfiprintf_r+0x4e>
 8006864:	f04f 30ff 	mov.w	r0, #4294967295
 8006868:	b01d      	add	sp, #116	; 0x74
 800686a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800686e:	89ab      	ldrh	r3, [r5, #12]
 8006870:	0598      	lsls	r0, r3, #22
 8006872:	d4f7      	bmi.n	8006864 <_vfiprintf_r+0x44>
 8006874:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006876:	f7fe f9d1 	bl	8004c1c <__retarget_lock_release_recursive>
 800687a:	e7f3      	b.n	8006864 <_vfiprintf_r+0x44>
 800687c:	2300      	movs	r3, #0
 800687e:	9309      	str	r3, [sp, #36]	; 0x24
 8006880:	2320      	movs	r3, #32
 8006882:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006886:	f8cd 800c 	str.w	r8, [sp, #12]
 800688a:	2330      	movs	r3, #48	; 0x30
 800688c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006a40 <_vfiprintf_r+0x220>
 8006890:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006894:	f04f 0901 	mov.w	r9, #1
 8006898:	4623      	mov	r3, r4
 800689a:	469a      	mov	sl, r3
 800689c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80068a0:	b10a      	cbz	r2, 80068a6 <_vfiprintf_r+0x86>
 80068a2:	2a25      	cmp	r2, #37	; 0x25
 80068a4:	d1f9      	bne.n	800689a <_vfiprintf_r+0x7a>
 80068a6:	ebba 0b04 	subs.w	fp, sl, r4
 80068aa:	d00b      	beq.n	80068c4 <_vfiprintf_r+0xa4>
 80068ac:	465b      	mov	r3, fp
 80068ae:	4622      	mov	r2, r4
 80068b0:	4629      	mov	r1, r5
 80068b2:	4630      	mov	r0, r6
 80068b4:	f7ff ffa2 	bl	80067fc <__sfputs_r>
 80068b8:	3001      	adds	r0, #1
 80068ba:	f000 80a9 	beq.w	8006a10 <_vfiprintf_r+0x1f0>
 80068be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068c0:	445a      	add	r2, fp
 80068c2:	9209      	str	r2, [sp, #36]	; 0x24
 80068c4:	f89a 3000 	ldrb.w	r3, [sl]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	f000 80a1 	beq.w	8006a10 <_vfiprintf_r+0x1f0>
 80068ce:	2300      	movs	r3, #0
 80068d0:	f04f 32ff 	mov.w	r2, #4294967295
 80068d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068d8:	f10a 0a01 	add.w	sl, sl, #1
 80068dc:	9304      	str	r3, [sp, #16]
 80068de:	9307      	str	r3, [sp, #28]
 80068e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80068e4:	931a      	str	r3, [sp, #104]	; 0x68
 80068e6:	4654      	mov	r4, sl
 80068e8:	2205      	movs	r2, #5
 80068ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068ee:	4854      	ldr	r0, [pc, #336]	; (8006a40 <_vfiprintf_r+0x220>)
 80068f0:	f7f9 fc7e 	bl	80001f0 <memchr>
 80068f4:	9a04      	ldr	r2, [sp, #16]
 80068f6:	b9d8      	cbnz	r0, 8006930 <_vfiprintf_r+0x110>
 80068f8:	06d1      	lsls	r1, r2, #27
 80068fa:	bf44      	itt	mi
 80068fc:	2320      	movmi	r3, #32
 80068fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006902:	0713      	lsls	r3, r2, #28
 8006904:	bf44      	itt	mi
 8006906:	232b      	movmi	r3, #43	; 0x2b
 8006908:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800690c:	f89a 3000 	ldrb.w	r3, [sl]
 8006910:	2b2a      	cmp	r3, #42	; 0x2a
 8006912:	d015      	beq.n	8006940 <_vfiprintf_r+0x120>
 8006914:	9a07      	ldr	r2, [sp, #28]
 8006916:	4654      	mov	r4, sl
 8006918:	2000      	movs	r0, #0
 800691a:	f04f 0c0a 	mov.w	ip, #10
 800691e:	4621      	mov	r1, r4
 8006920:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006924:	3b30      	subs	r3, #48	; 0x30
 8006926:	2b09      	cmp	r3, #9
 8006928:	d94d      	bls.n	80069c6 <_vfiprintf_r+0x1a6>
 800692a:	b1b0      	cbz	r0, 800695a <_vfiprintf_r+0x13a>
 800692c:	9207      	str	r2, [sp, #28]
 800692e:	e014      	b.n	800695a <_vfiprintf_r+0x13a>
 8006930:	eba0 0308 	sub.w	r3, r0, r8
 8006934:	fa09 f303 	lsl.w	r3, r9, r3
 8006938:	4313      	orrs	r3, r2
 800693a:	9304      	str	r3, [sp, #16]
 800693c:	46a2      	mov	sl, r4
 800693e:	e7d2      	b.n	80068e6 <_vfiprintf_r+0xc6>
 8006940:	9b03      	ldr	r3, [sp, #12]
 8006942:	1d19      	adds	r1, r3, #4
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	9103      	str	r1, [sp, #12]
 8006948:	2b00      	cmp	r3, #0
 800694a:	bfbb      	ittet	lt
 800694c:	425b      	neglt	r3, r3
 800694e:	f042 0202 	orrlt.w	r2, r2, #2
 8006952:	9307      	strge	r3, [sp, #28]
 8006954:	9307      	strlt	r3, [sp, #28]
 8006956:	bfb8      	it	lt
 8006958:	9204      	strlt	r2, [sp, #16]
 800695a:	7823      	ldrb	r3, [r4, #0]
 800695c:	2b2e      	cmp	r3, #46	; 0x2e
 800695e:	d10c      	bne.n	800697a <_vfiprintf_r+0x15a>
 8006960:	7863      	ldrb	r3, [r4, #1]
 8006962:	2b2a      	cmp	r3, #42	; 0x2a
 8006964:	d134      	bne.n	80069d0 <_vfiprintf_r+0x1b0>
 8006966:	9b03      	ldr	r3, [sp, #12]
 8006968:	1d1a      	adds	r2, r3, #4
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	9203      	str	r2, [sp, #12]
 800696e:	2b00      	cmp	r3, #0
 8006970:	bfb8      	it	lt
 8006972:	f04f 33ff 	movlt.w	r3, #4294967295
 8006976:	3402      	adds	r4, #2
 8006978:	9305      	str	r3, [sp, #20]
 800697a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006a50 <_vfiprintf_r+0x230>
 800697e:	7821      	ldrb	r1, [r4, #0]
 8006980:	2203      	movs	r2, #3
 8006982:	4650      	mov	r0, sl
 8006984:	f7f9 fc34 	bl	80001f0 <memchr>
 8006988:	b138      	cbz	r0, 800699a <_vfiprintf_r+0x17a>
 800698a:	9b04      	ldr	r3, [sp, #16]
 800698c:	eba0 000a 	sub.w	r0, r0, sl
 8006990:	2240      	movs	r2, #64	; 0x40
 8006992:	4082      	lsls	r2, r0
 8006994:	4313      	orrs	r3, r2
 8006996:	3401      	adds	r4, #1
 8006998:	9304      	str	r3, [sp, #16]
 800699a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800699e:	4829      	ldr	r0, [pc, #164]	; (8006a44 <_vfiprintf_r+0x224>)
 80069a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80069a4:	2206      	movs	r2, #6
 80069a6:	f7f9 fc23 	bl	80001f0 <memchr>
 80069aa:	2800      	cmp	r0, #0
 80069ac:	d03f      	beq.n	8006a2e <_vfiprintf_r+0x20e>
 80069ae:	4b26      	ldr	r3, [pc, #152]	; (8006a48 <_vfiprintf_r+0x228>)
 80069b0:	bb1b      	cbnz	r3, 80069fa <_vfiprintf_r+0x1da>
 80069b2:	9b03      	ldr	r3, [sp, #12]
 80069b4:	3307      	adds	r3, #7
 80069b6:	f023 0307 	bic.w	r3, r3, #7
 80069ba:	3308      	adds	r3, #8
 80069bc:	9303      	str	r3, [sp, #12]
 80069be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069c0:	443b      	add	r3, r7
 80069c2:	9309      	str	r3, [sp, #36]	; 0x24
 80069c4:	e768      	b.n	8006898 <_vfiprintf_r+0x78>
 80069c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80069ca:	460c      	mov	r4, r1
 80069cc:	2001      	movs	r0, #1
 80069ce:	e7a6      	b.n	800691e <_vfiprintf_r+0xfe>
 80069d0:	2300      	movs	r3, #0
 80069d2:	3401      	adds	r4, #1
 80069d4:	9305      	str	r3, [sp, #20]
 80069d6:	4619      	mov	r1, r3
 80069d8:	f04f 0c0a 	mov.w	ip, #10
 80069dc:	4620      	mov	r0, r4
 80069de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069e2:	3a30      	subs	r2, #48	; 0x30
 80069e4:	2a09      	cmp	r2, #9
 80069e6:	d903      	bls.n	80069f0 <_vfiprintf_r+0x1d0>
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d0c6      	beq.n	800697a <_vfiprintf_r+0x15a>
 80069ec:	9105      	str	r1, [sp, #20]
 80069ee:	e7c4      	b.n	800697a <_vfiprintf_r+0x15a>
 80069f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80069f4:	4604      	mov	r4, r0
 80069f6:	2301      	movs	r3, #1
 80069f8:	e7f0      	b.n	80069dc <_vfiprintf_r+0x1bc>
 80069fa:	ab03      	add	r3, sp, #12
 80069fc:	9300      	str	r3, [sp, #0]
 80069fe:	462a      	mov	r2, r5
 8006a00:	4b12      	ldr	r3, [pc, #72]	; (8006a4c <_vfiprintf_r+0x22c>)
 8006a02:	a904      	add	r1, sp, #16
 8006a04:	4630      	mov	r0, r6
 8006a06:	f7fd fb9f 	bl	8004148 <_printf_float>
 8006a0a:	4607      	mov	r7, r0
 8006a0c:	1c78      	adds	r0, r7, #1
 8006a0e:	d1d6      	bne.n	80069be <_vfiprintf_r+0x19e>
 8006a10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a12:	07d9      	lsls	r1, r3, #31
 8006a14:	d405      	bmi.n	8006a22 <_vfiprintf_r+0x202>
 8006a16:	89ab      	ldrh	r3, [r5, #12]
 8006a18:	059a      	lsls	r2, r3, #22
 8006a1a:	d402      	bmi.n	8006a22 <_vfiprintf_r+0x202>
 8006a1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a1e:	f7fe f8fd 	bl	8004c1c <__retarget_lock_release_recursive>
 8006a22:	89ab      	ldrh	r3, [r5, #12]
 8006a24:	065b      	lsls	r3, r3, #25
 8006a26:	f53f af1d 	bmi.w	8006864 <_vfiprintf_r+0x44>
 8006a2a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006a2c:	e71c      	b.n	8006868 <_vfiprintf_r+0x48>
 8006a2e:	ab03      	add	r3, sp, #12
 8006a30:	9300      	str	r3, [sp, #0]
 8006a32:	462a      	mov	r2, r5
 8006a34:	4b05      	ldr	r3, [pc, #20]	; (8006a4c <_vfiprintf_r+0x22c>)
 8006a36:	a904      	add	r1, sp, #16
 8006a38:	4630      	mov	r0, r6
 8006a3a:	f7fd fe29 	bl	8004690 <_printf_i>
 8006a3e:	e7e4      	b.n	8006a0a <_vfiprintf_r+0x1ea>
 8006a40:	08006f7c 	.word	0x08006f7c
 8006a44:	08006f86 	.word	0x08006f86
 8006a48:	08004149 	.word	0x08004149
 8006a4c:	080067fd 	.word	0x080067fd
 8006a50:	08006f82 	.word	0x08006f82

08006a54 <__swbuf_r>:
 8006a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a56:	460e      	mov	r6, r1
 8006a58:	4614      	mov	r4, r2
 8006a5a:	4605      	mov	r5, r0
 8006a5c:	b118      	cbz	r0, 8006a66 <__swbuf_r+0x12>
 8006a5e:	6a03      	ldr	r3, [r0, #32]
 8006a60:	b90b      	cbnz	r3, 8006a66 <__swbuf_r+0x12>
 8006a62:	f7fd ffc3 	bl	80049ec <__sinit>
 8006a66:	69a3      	ldr	r3, [r4, #24]
 8006a68:	60a3      	str	r3, [r4, #8]
 8006a6a:	89a3      	ldrh	r3, [r4, #12]
 8006a6c:	071a      	lsls	r2, r3, #28
 8006a6e:	d525      	bpl.n	8006abc <__swbuf_r+0x68>
 8006a70:	6923      	ldr	r3, [r4, #16]
 8006a72:	b31b      	cbz	r3, 8006abc <__swbuf_r+0x68>
 8006a74:	6823      	ldr	r3, [r4, #0]
 8006a76:	6922      	ldr	r2, [r4, #16]
 8006a78:	1a98      	subs	r0, r3, r2
 8006a7a:	6963      	ldr	r3, [r4, #20]
 8006a7c:	b2f6      	uxtb	r6, r6
 8006a7e:	4283      	cmp	r3, r0
 8006a80:	4637      	mov	r7, r6
 8006a82:	dc04      	bgt.n	8006a8e <__swbuf_r+0x3a>
 8006a84:	4621      	mov	r1, r4
 8006a86:	4628      	mov	r0, r5
 8006a88:	f7ff fd9e 	bl	80065c8 <_fflush_r>
 8006a8c:	b9e0      	cbnz	r0, 8006ac8 <__swbuf_r+0x74>
 8006a8e:	68a3      	ldr	r3, [r4, #8]
 8006a90:	3b01      	subs	r3, #1
 8006a92:	60a3      	str	r3, [r4, #8]
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	1c5a      	adds	r2, r3, #1
 8006a98:	6022      	str	r2, [r4, #0]
 8006a9a:	701e      	strb	r6, [r3, #0]
 8006a9c:	6962      	ldr	r2, [r4, #20]
 8006a9e:	1c43      	adds	r3, r0, #1
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d004      	beq.n	8006aae <__swbuf_r+0x5a>
 8006aa4:	89a3      	ldrh	r3, [r4, #12]
 8006aa6:	07db      	lsls	r3, r3, #31
 8006aa8:	d506      	bpl.n	8006ab8 <__swbuf_r+0x64>
 8006aaa:	2e0a      	cmp	r6, #10
 8006aac:	d104      	bne.n	8006ab8 <__swbuf_r+0x64>
 8006aae:	4621      	mov	r1, r4
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	f7ff fd89 	bl	80065c8 <_fflush_r>
 8006ab6:	b938      	cbnz	r0, 8006ac8 <__swbuf_r+0x74>
 8006ab8:	4638      	mov	r0, r7
 8006aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006abc:	4621      	mov	r1, r4
 8006abe:	4628      	mov	r0, r5
 8006ac0:	f000 f806 	bl	8006ad0 <__swsetup_r>
 8006ac4:	2800      	cmp	r0, #0
 8006ac6:	d0d5      	beq.n	8006a74 <__swbuf_r+0x20>
 8006ac8:	f04f 37ff 	mov.w	r7, #4294967295
 8006acc:	e7f4      	b.n	8006ab8 <__swbuf_r+0x64>
	...

08006ad0 <__swsetup_r>:
 8006ad0:	b538      	push	{r3, r4, r5, lr}
 8006ad2:	4b2a      	ldr	r3, [pc, #168]	; (8006b7c <__swsetup_r+0xac>)
 8006ad4:	4605      	mov	r5, r0
 8006ad6:	6818      	ldr	r0, [r3, #0]
 8006ad8:	460c      	mov	r4, r1
 8006ada:	b118      	cbz	r0, 8006ae4 <__swsetup_r+0x14>
 8006adc:	6a03      	ldr	r3, [r0, #32]
 8006ade:	b90b      	cbnz	r3, 8006ae4 <__swsetup_r+0x14>
 8006ae0:	f7fd ff84 	bl	80049ec <__sinit>
 8006ae4:	89a3      	ldrh	r3, [r4, #12]
 8006ae6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006aea:	0718      	lsls	r0, r3, #28
 8006aec:	d422      	bmi.n	8006b34 <__swsetup_r+0x64>
 8006aee:	06d9      	lsls	r1, r3, #27
 8006af0:	d407      	bmi.n	8006b02 <__swsetup_r+0x32>
 8006af2:	2309      	movs	r3, #9
 8006af4:	602b      	str	r3, [r5, #0]
 8006af6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006afa:	81a3      	strh	r3, [r4, #12]
 8006afc:	f04f 30ff 	mov.w	r0, #4294967295
 8006b00:	e034      	b.n	8006b6c <__swsetup_r+0x9c>
 8006b02:	0758      	lsls	r0, r3, #29
 8006b04:	d512      	bpl.n	8006b2c <__swsetup_r+0x5c>
 8006b06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b08:	b141      	cbz	r1, 8006b1c <__swsetup_r+0x4c>
 8006b0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b0e:	4299      	cmp	r1, r3
 8006b10:	d002      	beq.n	8006b18 <__swsetup_r+0x48>
 8006b12:	4628      	mov	r0, r5
 8006b14:	f7fe fefe 	bl	8005914 <_free_r>
 8006b18:	2300      	movs	r3, #0
 8006b1a:	6363      	str	r3, [r4, #52]	; 0x34
 8006b1c:	89a3      	ldrh	r3, [r4, #12]
 8006b1e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b22:	81a3      	strh	r3, [r4, #12]
 8006b24:	2300      	movs	r3, #0
 8006b26:	6063      	str	r3, [r4, #4]
 8006b28:	6923      	ldr	r3, [r4, #16]
 8006b2a:	6023      	str	r3, [r4, #0]
 8006b2c:	89a3      	ldrh	r3, [r4, #12]
 8006b2e:	f043 0308 	orr.w	r3, r3, #8
 8006b32:	81a3      	strh	r3, [r4, #12]
 8006b34:	6923      	ldr	r3, [r4, #16]
 8006b36:	b94b      	cbnz	r3, 8006b4c <__swsetup_r+0x7c>
 8006b38:	89a3      	ldrh	r3, [r4, #12]
 8006b3a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006b3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b42:	d003      	beq.n	8006b4c <__swsetup_r+0x7c>
 8006b44:	4621      	mov	r1, r4
 8006b46:	4628      	mov	r0, r5
 8006b48:	f000 f884 	bl	8006c54 <__smakebuf_r>
 8006b4c:	89a0      	ldrh	r0, [r4, #12]
 8006b4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b52:	f010 0301 	ands.w	r3, r0, #1
 8006b56:	d00a      	beq.n	8006b6e <__swsetup_r+0x9e>
 8006b58:	2300      	movs	r3, #0
 8006b5a:	60a3      	str	r3, [r4, #8]
 8006b5c:	6963      	ldr	r3, [r4, #20]
 8006b5e:	425b      	negs	r3, r3
 8006b60:	61a3      	str	r3, [r4, #24]
 8006b62:	6923      	ldr	r3, [r4, #16]
 8006b64:	b943      	cbnz	r3, 8006b78 <__swsetup_r+0xa8>
 8006b66:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006b6a:	d1c4      	bne.n	8006af6 <__swsetup_r+0x26>
 8006b6c:	bd38      	pop	{r3, r4, r5, pc}
 8006b6e:	0781      	lsls	r1, r0, #30
 8006b70:	bf58      	it	pl
 8006b72:	6963      	ldrpl	r3, [r4, #20]
 8006b74:	60a3      	str	r3, [r4, #8]
 8006b76:	e7f4      	b.n	8006b62 <__swsetup_r+0x92>
 8006b78:	2000      	movs	r0, #0
 8006b7a:	e7f7      	b.n	8006b6c <__swsetup_r+0x9c>
 8006b7c:	20000064 	.word	0x20000064

08006b80 <_raise_r>:
 8006b80:	291f      	cmp	r1, #31
 8006b82:	b538      	push	{r3, r4, r5, lr}
 8006b84:	4604      	mov	r4, r0
 8006b86:	460d      	mov	r5, r1
 8006b88:	d904      	bls.n	8006b94 <_raise_r+0x14>
 8006b8a:	2316      	movs	r3, #22
 8006b8c:	6003      	str	r3, [r0, #0]
 8006b8e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b92:	bd38      	pop	{r3, r4, r5, pc}
 8006b94:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006b96:	b112      	cbz	r2, 8006b9e <_raise_r+0x1e>
 8006b98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006b9c:	b94b      	cbnz	r3, 8006bb2 <_raise_r+0x32>
 8006b9e:	4620      	mov	r0, r4
 8006ba0:	f000 f830 	bl	8006c04 <_getpid_r>
 8006ba4:	462a      	mov	r2, r5
 8006ba6:	4601      	mov	r1, r0
 8006ba8:	4620      	mov	r0, r4
 8006baa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bae:	f000 b817 	b.w	8006be0 <_kill_r>
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d00a      	beq.n	8006bcc <_raise_r+0x4c>
 8006bb6:	1c59      	adds	r1, r3, #1
 8006bb8:	d103      	bne.n	8006bc2 <_raise_r+0x42>
 8006bba:	2316      	movs	r3, #22
 8006bbc:	6003      	str	r3, [r0, #0]
 8006bbe:	2001      	movs	r0, #1
 8006bc0:	e7e7      	b.n	8006b92 <_raise_r+0x12>
 8006bc2:	2400      	movs	r4, #0
 8006bc4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006bc8:	4628      	mov	r0, r5
 8006bca:	4798      	blx	r3
 8006bcc:	2000      	movs	r0, #0
 8006bce:	e7e0      	b.n	8006b92 <_raise_r+0x12>

08006bd0 <raise>:
 8006bd0:	4b02      	ldr	r3, [pc, #8]	; (8006bdc <raise+0xc>)
 8006bd2:	4601      	mov	r1, r0
 8006bd4:	6818      	ldr	r0, [r3, #0]
 8006bd6:	f7ff bfd3 	b.w	8006b80 <_raise_r>
 8006bda:	bf00      	nop
 8006bdc:	20000064 	.word	0x20000064

08006be0 <_kill_r>:
 8006be0:	b538      	push	{r3, r4, r5, lr}
 8006be2:	4d07      	ldr	r5, [pc, #28]	; (8006c00 <_kill_r+0x20>)
 8006be4:	2300      	movs	r3, #0
 8006be6:	4604      	mov	r4, r0
 8006be8:	4608      	mov	r0, r1
 8006bea:	4611      	mov	r1, r2
 8006bec:	602b      	str	r3, [r5, #0]
 8006bee:	f7fa fcd9 	bl	80015a4 <_kill>
 8006bf2:	1c43      	adds	r3, r0, #1
 8006bf4:	d102      	bne.n	8006bfc <_kill_r+0x1c>
 8006bf6:	682b      	ldr	r3, [r5, #0]
 8006bf8:	b103      	cbz	r3, 8006bfc <_kill_r+0x1c>
 8006bfa:	6023      	str	r3, [r4, #0]
 8006bfc:	bd38      	pop	{r3, r4, r5, pc}
 8006bfe:	bf00      	nop
 8006c00:	20000434 	.word	0x20000434

08006c04 <_getpid_r>:
 8006c04:	f7fa bcc6 	b.w	8001594 <_getpid>

08006c08 <__swhatbuf_r>:
 8006c08:	b570      	push	{r4, r5, r6, lr}
 8006c0a:	460c      	mov	r4, r1
 8006c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c10:	2900      	cmp	r1, #0
 8006c12:	b096      	sub	sp, #88	; 0x58
 8006c14:	4615      	mov	r5, r2
 8006c16:	461e      	mov	r6, r3
 8006c18:	da0d      	bge.n	8006c36 <__swhatbuf_r+0x2e>
 8006c1a:	89a3      	ldrh	r3, [r4, #12]
 8006c1c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006c20:	f04f 0100 	mov.w	r1, #0
 8006c24:	bf0c      	ite	eq
 8006c26:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006c2a:	2340      	movne	r3, #64	; 0x40
 8006c2c:	2000      	movs	r0, #0
 8006c2e:	6031      	str	r1, [r6, #0]
 8006c30:	602b      	str	r3, [r5, #0]
 8006c32:	b016      	add	sp, #88	; 0x58
 8006c34:	bd70      	pop	{r4, r5, r6, pc}
 8006c36:	466a      	mov	r2, sp
 8006c38:	f000 f848 	bl	8006ccc <_fstat_r>
 8006c3c:	2800      	cmp	r0, #0
 8006c3e:	dbec      	blt.n	8006c1a <__swhatbuf_r+0x12>
 8006c40:	9901      	ldr	r1, [sp, #4]
 8006c42:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006c46:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006c4a:	4259      	negs	r1, r3
 8006c4c:	4159      	adcs	r1, r3
 8006c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c52:	e7eb      	b.n	8006c2c <__swhatbuf_r+0x24>

08006c54 <__smakebuf_r>:
 8006c54:	898b      	ldrh	r3, [r1, #12]
 8006c56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006c58:	079d      	lsls	r5, r3, #30
 8006c5a:	4606      	mov	r6, r0
 8006c5c:	460c      	mov	r4, r1
 8006c5e:	d507      	bpl.n	8006c70 <__smakebuf_r+0x1c>
 8006c60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006c64:	6023      	str	r3, [r4, #0]
 8006c66:	6123      	str	r3, [r4, #16]
 8006c68:	2301      	movs	r3, #1
 8006c6a:	6163      	str	r3, [r4, #20]
 8006c6c:	b002      	add	sp, #8
 8006c6e:	bd70      	pop	{r4, r5, r6, pc}
 8006c70:	ab01      	add	r3, sp, #4
 8006c72:	466a      	mov	r2, sp
 8006c74:	f7ff ffc8 	bl	8006c08 <__swhatbuf_r>
 8006c78:	9900      	ldr	r1, [sp, #0]
 8006c7a:	4605      	mov	r5, r0
 8006c7c:	4630      	mov	r0, r6
 8006c7e:	f7fe febd 	bl	80059fc <_malloc_r>
 8006c82:	b948      	cbnz	r0, 8006c98 <__smakebuf_r+0x44>
 8006c84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c88:	059a      	lsls	r2, r3, #22
 8006c8a:	d4ef      	bmi.n	8006c6c <__smakebuf_r+0x18>
 8006c8c:	f023 0303 	bic.w	r3, r3, #3
 8006c90:	f043 0302 	orr.w	r3, r3, #2
 8006c94:	81a3      	strh	r3, [r4, #12]
 8006c96:	e7e3      	b.n	8006c60 <__smakebuf_r+0xc>
 8006c98:	89a3      	ldrh	r3, [r4, #12]
 8006c9a:	6020      	str	r0, [r4, #0]
 8006c9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ca0:	81a3      	strh	r3, [r4, #12]
 8006ca2:	9b00      	ldr	r3, [sp, #0]
 8006ca4:	6163      	str	r3, [r4, #20]
 8006ca6:	9b01      	ldr	r3, [sp, #4]
 8006ca8:	6120      	str	r0, [r4, #16]
 8006caa:	b15b      	cbz	r3, 8006cc4 <__smakebuf_r+0x70>
 8006cac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006cb0:	4630      	mov	r0, r6
 8006cb2:	f000 f81d 	bl	8006cf0 <_isatty_r>
 8006cb6:	b128      	cbz	r0, 8006cc4 <__smakebuf_r+0x70>
 8006cb8:	89a3      	ldrh	r3, [r4, #12]
 8006cba:	f023 0303 	bic.w	r3, r3, #3
 8006cbe:	f043 0301 	orr.w	r3, r3, #1
 8006cc2:	81a3      	strh	r3, [r4, #12]
 8006cc4:	89a3      	ldrh	r3, [r4, #12]
 8006cc6:	431d      	orrs	r5, r3
 8006cc8:	81a5      	strh	r5, [r4, #12]
 8006cca:	e7cf      	b.n	8006c6c <__smakebuf_r+0x18>

08006ccc <_fstat_r>:
 8006ccc:	b538      	push	{r3, r4, r5, lr}
 8006cce:	4d07      	ldr	r5, [pc, #28]	; (8006cec <_fstat_r+0x20>)
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	4604      	mov	r4, r0
 8006cd4:	4608      	mov	r0, r1
 8006cd6:	4611      	mov	r1, r2
 8006cd8:	602b      	str	r3, [r5, #0]
 8006cda:	f7fa fcc2 	bl	8001662 <_fstat>
 8006cde:	1c43      	adds	r3, r0, #1
 8006ce0:	d102      	bne.n	8006ce8 <_fstat_r+0x1c>
 8006ce2:	682b      	ldr	r3, [r5, #0]
 8006ce4:	b103      	cbz	r3, 8006ce8 <_fstat_r+0x1c>
 8006ce6:	6023      	str	r3, [r4, #0]
 8006ce8:	bd38      	pop	{r3, r4, r5, pc}
 8006cea:	bf00      	nop
 8006cec:	20000434 	.word	0x20000434

08006cf0 <_isatty_r>:
 8006cf0:	b538      	push	{r3, r4, r5, lr}
 8006cf2:	4d06      	ldr	r5, [pc, #24]	; (8006d0c <_isatty_r+0x1c>)
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	4604      	mov	r4, r0
 8006cf8:	4608      	mov	r0, r1
 8006cfa:	602b      	str	r3, [r5, #0]
 8006cfc:	f7fa fcc1 	bl	8001682 <_isatty>
 8006d00:	1c43      	adds	r3, r0, #1
 8006d02:	d102      	bne.n	8006d0a <_isatty_r+0x1a>
 8006d04:	682b      	ldr	r3, [r5, #0]
 8006d06:	b103      	cbz	r3, 8006d0a <_isatty_r+0x1a>
 8006d08:	6023      	str	r3, [r4, #0]
 8006d0a:	bd38      	pop	{r3, r4, r5, pc}
 8006d0c:	20000434 	.word	0x20000434

08006d10 <_init>:
 8006d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d12:	bf00      	nop
 8006d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d16:	bc08      	pop	{r3}
 8006d18:	469e      	mov	lr, r3
 8006d1a:	4770      	bx	lr

08006d1c <_fini>:
 8006d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d1e:	bf00      	nop
 8006d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d22:	bc08      	pop	{r3}
 8006d24:	469e      	mov	lr, r3
 8006d26:	4770      	bx	lr
