$date
	Wed Jul 23 15:00:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_pipeline_tb $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 32 " debug [31:0] $end
$var wire 1 # if_id_flush $end
$var wire 1 $ rst $end
$var wire 2 % wb_result_mux [1:0] $end
$var wire 1 & wb_reg_write $end
$var wire 32 ' wb_read_data [31:0] $end
$var wire 5 ( wb_rd_addr [4:0] $end
$var wire 32 ) wb_pc_plus_4 [31:0] $end
$var wire 32 * wb_alu_result [31:0] $end
$var wire 1 + pc_write_en $end
$var wire 32 , pc_plus_4 [31:0] $end
$var wire 32 - pc_next [31:0] $end
$var wire 32 . mem_rs2_data [31:0] $end
$var wire 2 / mem_result_mux [1:0] $end
$var wire 1 0 mem_reg_write $end
$var wire 32 1 mem_read_data [31:0] $end
$var wire 5 2 mem_rd_addr [4:0] $end
$var wire 32 3 mem_pc_plus_4 [31:0] $end
$var wire 1 4 mem_mem_write $end
$var wire 32 5 mem_alu_result [31:0] $end
$var wire 1 6 insert_bubble $end
$var wire 32 7 if_instruction [31:0] $end
$var wire 1 8 if_id_write_en $end
$var wire 32 9 id_rs2_data [31:0] $end
$var wire 5 : id_rs2_addr [4:0] $end
$var wire 32 ; id_rs1_data [31:0] $end
$var wire 5 < id_rs1_addr [4:0] $end
$var wire 2 = id_result_mux [1:0] $end
$var wire 1 > id_reg_write $end
$var wire 5 ? id_rd_addr [4:0] $end
$var wire 32 @ id_pc_plus_4 [31:0] $end
$var wire 32 A id_pc [31:0] $end
$var wire 1 B id_mem_write $end
$var wire 32 C id_instruction [31:0] $end
$var wire 32 D id_immediate [31:0] $end
$var wire 3 E id_branch_op [2:0] $end
$var wire 1 F id_branch $end
$var wire 1 G id_alu_src_b $end
$var wire 1 H id_alu_src_a $end
$var wire 6 I id_alu_op [5:0] $end
$var wire 2 J forward_b [1:0] $end
$var wire 2 K forward_a [1:0] $end
$var wire 1 L ex_take_branch $end
$var wire 32 M ex_rs2_data [31:0] $end
$var wire 5 N ex_rs2_addr [4:0] $end
$var wire 32 O ex_rs1_data [31:0] $end
$var wire 5 P ex_rs1_addr [4:0] $end
$var wire 2 Q ex_result_mux [1:0] $end
$var wire 1 R ex_reg_write $end
$var wire 5 S ex_rd_addr [4:0] $end
$var wire 32 T ex_pc_plus_4 [31:0] $end
$var wire 32 U ex_pc [31:0] $end
$var wire 1 V ex_mem_write $end
$var wire 32 W ex_immediate [31:0] $end
$var wire 3 X ex_branch_op [2:0] $end
$var wire 1 Y ex_branch $end
$var wire 32 Z ex_alu_src_b_mux_out [31:0] $end
$var wire 1 [ ex_alu_src_b $end
$var wire 32 \ ex_alu_src_a_mux_out [31:0] $end
$var wire 1 ] ex_alu_src_a $end
$var wire 32 ^ ex_alu_result [31:0] $end
$var wire 6 _ ex_alu_op [5:0] $end
$var reg 32 ` forwarded_rs1_data [31:0] $end
$var reg 32 a forwarded_rs2_data [31:0] $end
$var reg 32 b pc [31:0] $end
$var reg 32 c wb_result [31:0] $end
$scope module alu $end
$var wire 32 d i_a [31:0] $end
$var wire 32 e i_b [31:0] $end
$var wire 6 f i_alu_op [5:0] $end
$var reg 32 g o_c [31:0] $end
$upscope $end
$scope module branch_logic $end
$var wire 32 h i_a [31:0] $end
$var wire 32 i i_b [31:0] $end
$var wire 3 j i_branch_op [2:0] $end
$var wire 1 Y i_branch $end
$var reg 1 L o_take $end
$upscope $end
$scope module dec $end
$var wire 7 k o_opcode [6:0] $end
$var wire 7 l opcode [6:0] $end
$var wire 5 m o_rs2_addr [4:0] $end
$var wire 5 n o_rs1_addr [4:0] $end
$var wire 5 o o_rd_addr [4:0] $end
$var wire 32 p i_inst [31:0] $end
$var wire 7 q funct_7 [6:0] $end
$var wire 3 r funct_3 [2:0] $end
$var reg 6 s o_alu_op [5:0] $end
$var reg 1 H o_alu_src_a $end
$var reg 1 G o_alu_src_b $end
$var reg 1 F o_branch $end
$var reg 3 t o_branch_op [2:0] $end
$var reg 1 B o_mem_write $end
$var reg 1 > o_reg_write $end
$var reg 2 u o_result_mux [1:0] $end
$upscope $end
$scope module dmem $end
$var wire 10 v i_addr [9:0] $end
$var wire 1 ! i_clk $end
$var wire 32 w o_data [31:0] $end
$var wire 1 4 i_we $end
$var wire 32 x i_data [31:0] $end
$var parameter 32 y MEM_SIZE $end
$var integer 32 z i [31:0] $end
$upscope $end
$scope module ex_mem_reg $end
$var wire 1 ! clk $end
$var wire 32 { ex_alu_result [31:0] $end
$var wire 32 | ex_rs2_data [31:0] $end
$var wire 1 $ rst $end
$var wire 2 } ex_result_mux [1:0] $end
$var wire 1 R ex_reg_write $end
$var wire 5 ~ ex_rd_addr [4:0] $end
$var wire 32 !" ex_pc_plus_4 [31:0] $end
$var wire 1 V ex_mem_write $end
$var reg 32 "" mem_alu_result [31:0] $end
$var reg 1 4 mem_mem_write $end
$var reg 32 #" mem_pc_plus_4 [31:0] $end
$var reg 5 $" mem_rd_addr [4:0] $end
$var reg 1 0 mem_reg_write $end
$var reg 2 %" mem_result_mux [1:0] $end
$var reg 32 &" mem_rs2_data [31:0] $end
$upscope $end
$scope module fwd_unit $end
$var wire 5 '" mem_rd_addr [4:0] $end
$var wire 1 0 mem_reg_write $end
$var wire 1 & wb_reg_write $end
$var wire 5 (" wb_rd_addr [4:0] $end
$var wire 5 )" ex_rs2_addr [4:0] $end
$var wire 5 *" ex_rs1_addr [4:0] $end
$var reg 2 +" forward_a [1:0] $end
$var reg 2 ," forward_b [1:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 5 -" id_rs1_addr [4:0] $end
$var wire 5 ." id_rs2_addr [4:0] $end
$var wire 2 /" ex_result_mux [1:0] $end
$var wire 5 0" ex_rd_addr [4:0] $end
$var reg 1 6 id_ex_bubble_en $end
$var reg 1 8 if_id_write_en $end
$var reg 1 + pc_write_en $end
$upscope $end
$scope module id_ex_reg $end
$var wire 1 ! clk $end
$var wire 6 1" id_alu_op [5:0] $end
$var wire 1 2" id_alu_src_a $end
$var wire 1 3" id_alu_src_b $end
$var wire 1 4" id_branch $end
$var wire 3 5" id_branch_op [2:0] $end
$var wire 1 6" id_mem_write $end
$var wire 5 7" id_rd_addr [4:0] $end
$var wire 1 8" id_reg_write $end
$var wire 2 9" id_result_mux [1:0] $end
$var wire 5 :" id_rs1_addr [4:0] $end
$var wire 5 ;" id_rs2_addr [4:0] $end
$var wire 1 $ rst $end
$var wire 32 <" id_rs2_data [31:0] $end
$var wire 32 =" id_rs1_data [31:0] $end
$var wire 32 >" id_pc_plus_4 [31:0] $end
$var wire 32 ?" id_pc [31:0] $end
$var wire 32 @" id_immediate [31:0] $end
$var reg 6 A" ex_alu_op [5:0] $end
$var reg 1 ] ex_alu_src_a $end
$var reg 1 [ ex_alu_src_b $end
$var reg 1 Y ex_branch $end
$var reg 3 B" ex_branch_op [2:0] $end
$var reg 32 C" ex_immediate [31:0] $end
$var reg 1 V ex_mem_write $end
$var reg 32 D" ex_pc [31:0] $end
$var reg 32 E" ex_pc_plus_4 [31:0] $end
$var reg 5 F" ex_rd_addr [4:0] $end
$var reg 1 R ex_reg_write $end
$var reg 2 G" ex_result_mux [1:0] $end
$var reg 5 H" ex_rs1_addr [4:0] $end
$var reg 32 I" ex_rs1_data [31:0] $end
$var reg 5 J" ex_rs2_addr [4:0] $end
$var reg 32 K" ex_rs2_data [31:0] $end
$upscope $end
$scope module if_id_reg $end
$var wire 1 ! clk $end
$var wire 1 # flush $end
$var wire 1 8 i_write_en $end
$var wire 32 L" if_pc [31:0] $end
$var wire 32 M" if_pc_plus_4 [31:0] $end
$var wire 1 $ rst $end
$var wire 32 N" if_instruction [31:0] $end
$var reg 32 O" id_instruction [31:0] $end
$var reg 32 P" id_pc [31:0] $end
$var reg 32 Q" id_pc_plus_4 [31:0] $end
$upscope $end
$scope module imem $end
$var wire 10 R" addr [9:0] $end
$var parameter 32 S" MEM_SIZE $end
$var reg 32 T" inst [31:0] $end
$upscope $end
$scope module mem_wb_reg $end
$var wire 1 ! clk $end
$var wire 32 U" mem_alu_result [31:0] $end
$var wire 32 V" mem_pc_plus_4 [31:0] $end
$var wire 5 W" mem_rd_addr [4:0] $end
$var wire 32 X" mem_read_data [31:0] $end
$var wire 1 0 mem_reg_write $end
$var wire 2 Y" mem_result_mux [1:0] $end
$var wire 1 $ rst $end
$var reg 32 Z" wb_alu_result [31:0] $end
$var reg 32 [" wb_pc_plus_4 [31:0] $end
$var reg 5 \" wb_rd_addr [4:0] $end
$var reg 32 ]" wb_read_data [31:0] $end
$var reg 1 & wb_reg_write $end
$var reg 2 ^" wb_result_mux [1:0] $end
$upscope $end
$scope module reg_file $end
$var wire 1 ! i_clk $end
$var wire 32 _" i_rd [31:0] $end
$var wire 5 `" i_rd_addr [4:0] $end
$var wire 5 a" i_rs1_addr [4:0] $end
$var wire 5 b" i_rs2_addr [4:0] $end
$var wire 1 $ i_rst $end
$var wire 1 & i_we $end
$var wire 32 c" o_rs1 [31:0] $end
$var wire 32 d" o_rs2 [31:0] $end
$var integer 32 e" i [31:0] $end
$upscope $end
$scope module sign_ext $end
$var wire 32 f" i_inst [31:0] $end
$var wire 7 g" i_opcode [6:0] $end
$var reg 32 h" immediate_extended [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000 S"
b10000000000 y
$end
#0
$dumpvars
b11111111111111111111111111111111 h"
b0 g"
b0 f"
b100000 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b1101100011011000110010101001000 X"
b0 W"
b0 V"
b0 U"
b101000000000000010010011 T"
b0 R"
b0 Q"
b0 P"
b0 O"
b101000000000000010010011 N"
b100 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b11111111111111111111111111111111 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
08"
b0 7"
06"
b0 5"
04"
03"
02"
b11001 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b10000000000 z
b0 x
b1101100011011000110010101001000 w
b0 v
b0 u
b0 t
b11001 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
0]
b0 \
0[
b0 Z
0Y
b0 X
b0 W
0V
b0 U
b0 T
b0 S
0R
b0 Q
b0 P
b0 O
b0 N
b0 M
0L
b0 K
b0 J
b11001 I
0H
0G
0F
b0 E
b11111111111111111111111111111111 D
b0 C
0B
b0 A
b0 @
b0 ?
0>
b0 =
b0 <
b0 ;
b0 :
b0 9
18
b101000000000000010010011 7
06
b0 5
04
b0 3
b0 2
b1101100011011000110010101001000 1
00
b0 /
b0 .
b100 -
b100 ,
1+
b0 *
b0 )
b0 (
b0 '
0&
b0 %
1$
0#
b0 "
0!
$end
#5
b100000 e"
1!
#10
0!
0$
#15
18"
13"
1>
1G
b1010 D
b1010 @"
b1010 h"
b1010000000000000100010011 7
b1010000000000000100010011 N"
b1010000000000000100010011 T"
b1010 m
b1 o
b10011 k
b10011 l
b10011 g"
b1 ?
b1 7"
b1010 :
b1010 ."
b1010 ;"
b1010 b"
b1000 -
b100 R"
b101000000000000010010011 C
b101000000000000010010011 p
b101000000000000010010011 O"
b101000000000000010010011 f"
b100 @
b100 >"
b100 Q"
b11001 _
b11001 f
b11001 A"
b11111111111111111111111111111111 W
b11111111111111111111111111111111 C"
b1101100011011000110010101001000 '
b1101100011011000110010101001000 ]"
b1000 ,
b1000 M"
b100 b
b100 L"
1!
#20
0!
#25
b1000001000000110110011 7
b1000001000000110110011 N"
b1000001000000110110011 T"
b1010 ^
b1010 g
b1010 {
b1100 -
b1000 R"
b1010 Z
b1010 e
b10100 m
b10 o
b10 ?
b10 7"
b10100 :
b10100 ."
b10100 ;"
b10100 b"
1>
1G
b10100 D
b10100 @"
b10100 h"
b1100 ,
b1100 M"
b1000 b
b1000 L"
1R
1[
b1 S
b1 ~
b1 0"
b1 F"
b1010 N
b1010 )"
b1010 J"
b1010 W
b1010 C"
b100 T
b100 !"
b100 E"
b1010000000000000100010011 C
b1010000000000000100010011 p
b1010000000000000100010011 O"
b1010000000000000100010011 f"
b1000 @
b1000 >"
b1000 Q"
b100 A
b100 ?"
b100 P"
1!
#30
0!
#35
03"
b1 n
b10100 ^
b10100 g
b10100 {
b100001011001000110110001110010 1
b100001011001000110110001110010 w
b100001011001000110110001110010 X"
b1000000000100011000001000110011 7
b1000000000100011000001000110011 N"
b1000000000100011000001000110011 T"
b10 m
b11 o
b110011 k
b110011 l
b110011 g"
b11 ?
b11 7"
b10 :
b10 ."
b10 ;"
b10 b"
b1 <
b1 -"
b1 :"
b1 a"
1>
0G
b11111111111111111111111111111111 D
b11111111111111111111111111111111 @"
b11111111111111111111111111111111 h"
b10100 Z
b10100 e
b1010 v
b10000 -
b1100 R"
b1000001000000110110011 C
b1000001000000110110011 p
b1000001000000110110011 O"
b1000001000000110110011 f"
b1100 @
b1100 >"
b1100 Q"
b1000 A
b1000 ?"
b1000 P"
b10 S
b10 ~
b10 0"
b10 F"
b10100 N
b10100 )"
b10100 J"
b10100 W
b10100 C"
b1000 T
b1000 !"
b1000 E"
b100 U
b100 D"
10
b1 2
b1 $"
b1 '"
b1 W"
b1010 5
b1010 ""
b1010 U"
b100 3
b100 #"
b100 V"
b10000 ,
b10000 M"
b1100 b
b1100 L"
1!
#40
0!
#45
b1010 \
b1010 d
b10000000010000000100011 7
b10000000010000000100011 N"
b10000000010000000100011 T"
b1010 `
b1010 h
b1110100011000110110000101110010 1
b1110100011000110110000101110010 w
b1110100011000110110000101110010 X"
b11110 ^
b11110 g
b11110 {
b11 n
b11011 1"
b10100 -
b10000 R"
b1010 "
b1010 c
b1010 _"
b10100 v
b10100 a
b10100 i
b10100 |
b1 K
b1 +"
b10 J
b10 ,"
b10100 Z
b10100 e
b1 m
b100 o
b100000 q
b100 ?
b100 7"
b1 :
b1 ."
b1 ;"
b1 b"
b11 <
b11 -"
b11 :"
b11 a"
b11011 I
b11011 s
1>
b10100 ,
b10100 M"
b10000 b
b10000 L"
1&
b1 (
b1 ("
b1 \"
b1 `"
b100001011001000110110001110010 '
b100001011001000110110001110010 ]"
b1010 *
b1010 Z"
b100 )
b100 ["
b10 2
b10 $"
b10 '"
b10 W"
b10100 5
b10100 ""
b10100 U"
b1000 3
b1000 #"
b1000 V"
0[
b11 S
b11 ~
b11 0"
b11 F"
b10 N
b10 )"
b10 J"
b1 P
b1 *"
b1 H"
b11111111111111111111111111111111 W
b11111111111111111111111111111111 C"
b1100 T
b1100 !"
b1100 E"
b1000 U
b1000 D"
b1000000000100011000001000110011 C
b1000000000100011000001000110011 p
b1000000000100011000001000110011 O"
b1000000000100011000001000110011 f"
b10000 @
b10000 >"
b10000 Q"
b1100 A
b1100 ?"
b1100 P"
1!
#50
0!
#55
13"
16"
08"
b0 n
1G
1B
b0 D
b0 @"
b0 h"
b11001 1"
b1100111011011100110111101101100 1
b1100111011011100110111101101100 w
b1100111011011100110111101101100 X"
b11110 \
b11110 d
b0 Z
b0 e
b10001010000011 7
b10001010000011 N"
b10001010000011 T"
b100 m
b0 o
b10 r
b0 q
b100011 k
b100011 l
b100011 g"
b0 ?
b0 7"
b100 :
b100 ."
b100 ;"
b100 b"
b0 <
b0 -"
b0 :"
b0 a"
0>
b11001 I
b11001 s
b11110 ^
b11110 g
b11110 {
b11110 v
b11110 `
b11110 h
b0 a
b0 i
b0 |
b0 J
b0 ,"
b10 K
b10 +"
b10100 "
b10100 c
b10100 _"
b11000 -
b10100 R"
b10000000010000000100011 C
b10000000010000000100011 p
b10000000010000000100011 O"
b10000000010000000100011 f"
b10100 @
b10100 >"
b10100 Q"
b10000 A
b10000 ?"
b10000 P"
b0 9
b0 <"
b0 d"
b11011 _
b11011 f
b11011 A"
b100 S
b100 ~
b100 0"
b100 F"
b1 N
b1 )"
b1 J"
b11 P
b11 *"
b11 H"
b10000 T
b10000 !"
b10000 E"
b1100 U
b1100 D"
b11 2
b11 $"
b11 '"
b11 W"
b10100 .
b10100 x
b10100 &"
b11110 5
b11110 ""
b11110 U"
b1100 3
b1100 #"
b1100 V"
b10 (
b10 ("
b10 \"
b10 `"
b1110100011000110110000101110010 '
b1110100011000110110000101110010 ]"
b10100 *
b10100 Z"
b1000 )
b1000 ["
b11000 ,
b11000 M"
b10100 b
b10100 L"
1!
#60
0!
#65
b0 ^
b0 g
b0 {
b0 \
b0 d
b10 9"
18"
06"
b10100101000001100010011 7
b10100101000001100010011 N"
b10100101000001100010011 T"
b11110 a
b11110 i
b11110 |
b0 `
b0 h
b10 =
b10 u
1>
b11100 -
b11000 R"
b11110 "
b11110 c
b11110 _"
b10 J
b10 ,"
b0 K
b0 +"
b0 m
b101 o
b11 k
b11 l
b11 g"
b101 ?
b101 7"
b0 :
b0 ."
b0 ;"
b0 b"
1G
0B
b0 D
b0 @"
b0 h"
b11100 ,
b11100 M"
b11000 b
b11000 L"
b11 (
b11 ("
b11 \"
b11 `"
b1100111011011100110111101101100 '
b1100111011011100110111101101100 ]"
b11110 *
b11110 Z"
b1100 )
b1100 ["
b100 2
b100 $"
b100 '"
b100 W"
b0 .
b0 x
b0 &"
b10000 3
b10000 #"
b10000 V"
0R
1V
1[
b11001 _
b11001 f
b11001 A"
b0 S
b0 ~
b0 0"
b0 F"
b100 N
b100 )"
b100 J"
b0 P
b0 *"
b0 H"
b0 W
b0 C"
b10100 T
b10100 !"
b10100 E"
b10000 U
b10000 D"
b10001010000011 C
b10001010000011 p
b10001010000011 O"
b10001010000011 f"
b11000 @
b11000 >"
b11000 Q"
b10100 A
b10100 ?"
b10100 P"
1!
#70
0!
#75
08"
b0 9"
03"
b0 1"
b101 n
16
08
0+
b1101100011011000110010101001000 1
b1101100011011000110010101001000 w
b1101100011011000110010101001000 X"
b10001100011 7
b10001100011 N"
b10001100011 T"
b101 m
b110 o
b0 r
b10011 k
b10011 l
b10011 g"
b110 ?
b110 7"
b101 :
b101 ."
b101 ;"
b101 b"
b101 <
b101 -"
b101 :"
b101 a"
1>
1G
b0 =
b0 u
b101 D
b101 @"
b101 h"
b0 v
b0 a
b0 i
b0 |
b0 J
b0 ,"
b100000 -
b11100 R"
b10100101000001100010011 C
b10100101000001100010011 p
b10100101000001100010011 O"
b10100101000001100010011 f"
b11100 @
b11100 >"
b11100 Q"
b11000 A
b11000 ?"
b11000 P"
1R
b10 Q
b10 }
b10 /"
b10 G"
0V
b101 S
b101 ~
b101 0"
b101 F"
b0 N
b0 )"
b0 J"
b11000 T
b11000 !"
b11000 E"
b10100 U
b10100 D"
00
14
b0 2
b0 $"
b0 '"
b0 W"
b11110 .
b11110 x
b11110 &"
b0 5
b0 ""
b0 U"
b10100 3
b10100 #"
b10100 V"
b100 (
b100 ("
b100 \"
b100 `"
b10000 )
b10000 ["
b100000 ,
b100000 M"
b11100 b
b11100 L"
1!
#80
0!
#85
18"
13"
b11001 1"
b0 "
b0 c
b0 _"
06
18
1+
b10 J
b10 ,"
b10 K
b10 +"
b11110 1
b11110 w
b11110 X"
0&
b0 (
b0 ("
b0 \"
b0 `"
b1101100011011000110010101001000 '
b1101100011011000110010101001000 ]"
b0 *
b0 Z"
b10100 )
b10100 ["
10
b10 /
b10 %"
b10 Y"
04
b101 2
b101 $"
b101 '"
b101 W"
b0 .
b0 x
b0 &"
b11000 3
b11000 #"
b11000 V"
0R
b0 Q
b0 }
b0 /"
b0 G"
0[
b0 _
b0 f
b0 A"
b110 S
b110 ~
b110 0"
b110 F"
b101 N
b101 )"
b101 J"
b101 P
b101 *"
b101 H"
b101 W
b101 C"
b11100 T
b11100 !"
b11100 E"
b11000 U
b11000 D"
1!
#90
0!
#95
12"
14"
08"
b11110 \
b11110 d
b0 n
1H
1F
b100011 ^
b100011 g
b100011 {
b11110 `
b11110 h
b11110 a
b11110 i
b11110 |
b110001100000000001110010011 7
b110001100000000001110010011 N"
b110001100000000001110010011 T"
b0 m
b1000 o
b1100011 k
b1100011 l
b1100011 g"
b1000 ?
b1000 7"
b0 :
b0 ."
b0 ;"
b0 b"
b0 <
b0 -"
b0 :"
b0 a"
0>
1G
b1000 D
b1000 @"
b1000 h"
b101 Z
b101 e
b1 J
b1 ,"
b1 K
b1 +"
b11110 "
b11110 c
b11110 _"
b100100 -
b100000 R"
b10001100011 C
b10001100011 p
b10001100011 O"
b10001100011 f"
b100000 @
b100000 >"
b100000 Q"
b11100 A
b11100 ?"
b11100 P"
1R
1[
b11001 _
b11001 f
b11001 A"
00
b0 /
b0 %"
b0 Y"
b110 2
b110 $"
b110 '"
b110 W"
b11100 3
b11100 #"
b11100 V"
1&
b10 %
b10 ^"
b101 (
b101 ("
b101 \"
b101 `"
b11110 '
b11110 ]"
b11000 )
b11000 ["
b100100 ,
b100100 M"
b100000 b
b100000 L"
1!
#100
0!
#105
18"
02"
04"
b110001100000000010000010011 7
b110001100000000010000010011 N"
b110001100000000010000010011 T"
b101000001101 1
b101000001101 w
b101000001101 X"
b100100 ^
b100100 g
b100100 {
1>
b100100 -
b100100 R"
b0 "
b0 c
b0 _"
b100011 v
b0 `
b0 h
b0 a
b0 i
b0 |
1#
1L
b11100 \
b11100 d
b0 J
b0 ,"
b0 K
b0 +"
b1000 Z
b1000 e
b11 m
b111 o
b11 q
b10011 k
b10011 l
b10011 g"
b111 ?
b111 7"
b11110 9
b11110 <"
b11110 d"
b11 :
b11 ."
b11 ;"
b11 b"
1G
0H
0F
b1100011 D
b1100011 @"
b1100011 h"
b101000 ,
b101000 M"
b100100 b
b100100 L"
0&
b0 %
b0 ^"
b110 (
b110 ("
b110 \"
b110 `"
b11100 )
b11100 ["
10
b11110 .
b11110 x
b11110 &"
b100011 5
b100011 ""
b100011 U"
0R
1Y
1]
b1000 S
b1000 ~
b1000 0"
b1000 F"
b0 N
b0 )"
b0 J"
b0 P
b0 *"
b0 H"
b1000 W
b1000 C"
b100000 T
b100000 !"
b100000 E"
b11100 U
b11100 D"
b110001100000000001110010011 C
b110001100000000001110010011 p
b110001100000000001110010011 O"
b110001100000000001110010011 f"
b100100 @
b100100 >"
b100100 Q"
b100000 A
b100000 ?"
b100000 P"
1!
#110
0!
#115
08"
03"
b101000 -
b1100011 ^
b1100011 g
b1100011 {
b10100 1
b10100 w
b10100 X"
b0 m
b0 o
b0 q
b0 k
b0 l
b0 g"
b0 ?
b0 7"
b0 9
b0 <"
b0 d"
b0 :
b0 ."
b0 ;"
b0 b"
0>
0G
b11111111111111111111111111111111 D
b11111111111111111111111111111111 @"
b11111111111111111111111111111111 h"
0#
0L
b1100011 Z
b1100011 e
b0 \
b0 d
b100100 v
b11110 a
b11110 i
b11110 |
b100011 "
b100011 c
b100011 _"
b0 C
b0 p
b0 O"
b0 f"
b0 @
b0 >"
b0 Q"
b0 A
b0 ?"
b0 P"
1R
0Y
0]
b111 S
b111 ~
b111 0"
b111 F"
b11 N
b11 )"
b11 J"
b1100011 W
b1100011 C"
b11110 M
b11110 K"
b100100 T
b100100 !"
b100100 E"
b100000 U
b100000 D"
00
b1000 2
b1000 $"
b1000 '"
b1000 W"
b0 .
b0 x
b0 &"
b100100 5
b100100 ""
b100100 U"
b100000 3
b100000 #"
b100000 V"
1&
b101000001101 '
b101000001101 ]"
b100011 *
b100011 Z"
1!
#120
0!
#125
18"
13"
b110010000000000010010010011 7
b110010000000000010010010011 N"
b110010000000000010010010011 T"
b0 1
b0 w
b0 X"
b0 ^
b0 g
b0 {
1>
1G
b1100011 D
b1100011 @"
b1100011 h"
b101100 -
b101000 R"
b100100 "
b100100 c
b100100 _"
b1100011 v
b0 Z
b0 e
b0 a
b0 i
b0 |
b11 m
b1000 o
b11 q
b10011 k
b10011 l
b10011 g"
b1000 ?
b1000 7"
b11110 9
b11110 <"
b11110 d"
b11 :
b11 ."
b11 ;"
b11 b"
b101100 ,
b101100 M"
b101000 b
b101000 L"
0&
b1000 (
b1000 ("
b1000 \"
b1000 `"
b10100 '
b10100 ]"
b100100 *
b100100 Z"
b100000 )
b100000 ["
10
b111 2
b111 $"
b111 '"
b111 W"
b11110 .
b11110 x
b11110 &"
b1100011 5
b1100011 ""
b1100011 U"
b100100 3
b100100 #"
b100100 V"
0R
0[
b0 S
b0 ~
b0 0"
b0 F"
b0 N
b0 )"
b0 J"
b11111111111111111111111111111111 W
b11111111111111111111111111111111 C"
b0 M
b0 K"
b0 T
b0 !"
b0 E"
b0 U
b0 D"
b110001100000000010000010011 C
b110001100000000010000010011 p
b110001100000000010000010011 O"
b110001100000000010000010011 f"
b101000 @
b101000 >"
b101000 Q"
b100100 A
b100100 ?"
b100100 P"
1!
#130
0!
#135
b1100011 ^
b1100011 g
b1100011 {
b11110 1
b11110 w
b11110 X"
b1110011 7
b1110011 N"
b1110011 T"
b100 m
b1001 o
b1001 ?
b1001 7"
b100 :
b100 ."
b100 ;"
b100 b"
1>
1G
b1100100 D
b1100100 @"
b1100100 h"
b1100011 Z
b1100011 e
b0 v
b11110 a
b11110 i
b11110 |
b1100011 "
b1100011 c
b1100011 _"
b110000 -
b101100 R"
b110010000000000010010010011 C
b110010000000000010010010011 p
b110010000000000010010010011 O"
b110010000000000010010010011 f"
b101100 @
b101100 >"
b101100 Q"
b101000 A
b101000 ?"
b101000 P"
1R
1[
b1000 S
b1000 ~
b1000 0"
b1000 F"
b11 N
b11 )"
b11 J"
b1100011 W
b1100011 C"
b11110 M
b11110 K"
b101000 T
b101000 !"
b101000 E"
b100100 U
b100100 D"
00
b0 2
b0 $"
b0 '"
b0 W"
b0 .
b0 x
b0 &"
b0 5
b0 ""
b0 U"
b0 3
b0 #"
b0 V"
1&
b111 (
b111 ("
b111 \"
b111 `"
b0 '
b0 ]"
b1100011 *
b1100011 Z"
b100100 )
b100100 ["
b110000 ,
b110000 M"
b101100 b
b101100 L"
1!
#140
0!
#145
08"
03"
bx 7
bx N"
bx T"
b0 1
b0 w
b0 X"
b1100100 ^
b1100100 g
b1100100 {
b110100 -
b110000 R"
b0 "
b0 c
b0 _"
b1100011 v
b1100100 Z
b1100100 e
b0 m
b0 o
b0 q
b1110011 k
b1110011 l
b1110011 g"
b0 ?
b0 7"
b0 9
b0 <"
b0 d"
b0 :
b0 ."
b0 ;"
b0 b"
0>
0G
b11111111111111111111111111111111 D
b11111111111111111111111111111111 @"
b11111111111111111111111111111111 h"
b110100 ,
b110100 M"
b110000 b
b110000 L"
0&
b0 (
b0 ("
b0 \"
b0 `"
b11110 '
b11110 ]"
b0 *
b0 Z"
b0 )
b0 ["
10
b1000 2
b1000 $"
b1000 '"
b1000 W"
b11110 .
b11110 x
b11110 &"
b1100011 5
b1100011 ""
b1100011 U"
b101000 3
b101000 #"
b101000 V"
b1001 S
b1001 ~
b1001 0"
b1001 F"
b100 N
b100 )"
b100 J"
b1100100 W
b1100100 C"
b101100 T
b101100 !"
b101100 E"
b101000 U
b101000 D"
b1110011 C
b1110011 p
b1110011 O"
b1110011 f"
b110000 @
b110000 >"
b110000 Q"
b101100 A
b101100 ?"
b101100 P"
1!
#150
0!
#155
bx n
b0 ^
b0 g
b0 {
bx m
bx o
bx r
bx q
bx k
bx l
bx g"
bx ?
bx 7"
bx 9
bx <"
bx d"
bx :
bx ."
bx ;"
bx b"
bx ;
bx ="
bx c"
bx <
bx -"
bx :"
bx a"
b0 Z
b0 e
b1100100 v
b0 a
b0 i
b0 |
b1100011 "
b1100011 c
b1100011 _"
b111000 -
b110100 R"
bx C
bx p
bx O"
bx f"
b110100 @
b110100 >"
b110100 Q"
b110000 A
b110000 ?"
b110000 P"
0R
0[
b0 S
b0 ~
b0 0"
b0 F"
b0 N
b0 )"
b0 J"
b11111111111111111111111111111111 W
b11111111111111111111111111111111 C"
b0 M
b0 K"
b110000 T
b110000 !"
b110000 E"
b101100 U
b101100 D"
b1001 2
b1001 $"
b1001 '"
b1001 W"
b1100100 5
b1100100 ""
b1100100 U"
b101100 3
b101100 #"
b101100 V"
1&
b1000 (
b1000 ("
b1000 \"
b1000 `"
b0 '
b0 ]"
b1100011 *
b1100011 Z"
b101000 )
b101000 ["
b111000 ,
b111000 M"
b110100 b
b110100 L"
1!
#160
0!
#165
bx ^
bx g
bx {
b11110 1
b11110 w
b11110 X"
bx Z
bx e
bx \
bx d
b111100 -
b111000 R"
b1100100 "
b1100100 c
b1100100 _"
b0 v
bx a
bx i
bx |
bx `
bx h
b111100 ,
b111100 M"
b111000 b
b111000 L"
b1001 (
b1001 ("
b1001 \"
b1001 `"
b1100100 *
b1100100 Z"
b101100 )
b101100 ["
00
b0 2
b0 $"
b0 '"
b0 W"
b0 .
b0 x
b0 &"
b0 5
b0 ""
b0 U"
b110000 3
b110000 #"
b110000 V"
bx S
bx ~
bx 0"
bx F"
bx N
bx )"
bx J"
bx P
bx *"
bx H"
bx M
bx K"
bx O
bx I"
b110100 T
b110100 !"
b110100 E"
b110000 U
b110000 D"
b111000 @
b111000 >"
b111000 Q"
b110100 A
b110100 ?"
b110100 P"
1!
#170
0!
#175
bx 1
bx w
bx X"
bx v
b0 "
b0 c
b0 _"
b1000000 -
b111100 R"
b111100 @
b111100 >"
b111100 Q"
b111000 A
b111000 ?"
b111000 P"
b111000 T
b111000 !"
b111000 E"
b110100 U
b110100 D"
bx 2
bx $"
bx '"
bx W"
bx .
bx x
bx &"
bx 5
bx ""
bx U"
b110100 3
b110100 #"
b110100 V"
0&
b0 (
b0 ("
b0 \"
b0 `"
b11110 '
b11110 ]"
b0 *
b0 Z"
b110000 )
b110000 ["
b1000000 ,
b1000000 M"
b111100 b
b111100 L"
1!
#180
0!
#185
b1000100 -
b1000000 R"
bx "
bx c
bx _"
b1000100 ,
b1000100 M"
b1000000 b
b1000000 L"
bx (
bx ("
bx \"
bx `"
bx '
bx ]"
bx *
bx Z"
b110100 )
b110100 ["
b111000 3
b111000 #"
b111000 V"
b111100 T
b111100 !"
b111100 E"
b111000 U
b111000 D"
b1000000 @
b1000000 >"
b1000000 Q"
b111100 A
b111100 ?"
b111100 P"
1!
#190
0!
#195
b1001000 -
b1000100 R"
b1000100 @
b1000100 >"
b1000100 Q"
b1000000 A
b1000000 ?"
b1000000 P"
b1000000 T
b1000000 !"
b1000000 E"
b111100 U
b111100 D"
b111100 3
b111100 #"
b111100 V"
b111000 )
b111000 ["
b1001000 ,
b1001000 M"
b1000100 b
b1000100 L"
1!
#200
0!
#205
b1001100 -
b1001000 R"
b1001100 ,
b1001100 M"
b1001000 b
b1001000 L"
b111100 )
b111100 ["
b1000000 3
b1000000 #"
b1000000 V"
b1000100 T
b1000100 !"
b1000100 E"
b1000000 U
b1000000 D"
b1001000 @
b1001000 >"
b1001000 Q"
b1000100 A
b1000100 ?"
b1000100 P"
1!
#210
0!
