# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \src "dut.sv:1.1-27.10"
attribute \cells_not_processed 1
module \mem2reg_test2
  wire width 3 $memwr$\mem$addr$1
  wire width 4 $memwr$\mem$data$2
  wire $memwr$\mem$en$3
  attribute \src "dut.sv:1.40-1.44"
  wire width 3 input 4 \addr
  attribute \src "dut.sv:1.22-1.25"
  wire input 1 \clk
  attribute \src "dut.sv:1.46-1.50"
  wire width 4 output 5 \data
  attribute \src "dut.sv:12.9-12.10"
  wire width 32 \i
  wire width 4 \memrd_mem_DATA
  attribute \src "dut.sv:1.34-1.38"
  wire input 3 \mode
  attribute \src "dut.sv:1.27-1.32"
  wire input 2 \reset
  attribute \src "dut.sv:8.11-8.14"
  memory width 4 size 8 \mem
  attribute \src "dut.sv:10.19-10.23"
  cell $memrd \memrd_mem
    parameter \ABITS 3
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR \addr
    connect \CLK 1'x
    connect \DATA \memrd_mem_DATA
    connect \EN 1'1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:14.1-25.4"
  process $proc$dut.sv:14$1
    assign $memwr$\mem$en$3 1'0
    attribute \src "dut.sv:15.2-24.5"
    switch \reset
      attribute \src "dut.sv:15.2-24.5"
      case 1'1
      attribute \src "dut.sv:15.2-24.5"
      case 
        attribute \src "dut.sv:19.2-24.5"
        switch \mode
          attribute \src "dut.sv:19.2-24.5"
          case 1'1
          attribute \src "dut.sv:19.2-24.5"
          case 
            assign $memwr$\mem$addr$1 \addr
            assign $memwr$\mem$data$2 4'0000
            assign $memwr$\mem$en$3 1'1
        end
    end
    sync posedge \clk
      memwr \mem $memwr$\mem$addr$1 $memwr$\mem$data$2 { $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 } 0'x
  end
  connect \data \memrd_mem_DATA
end
