Classic Timing Analyzer report for BidirBus
Wed Mar 25 16:23:28 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. tpd
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                 ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.631 ns    ; io1          ; output$latch ; --         ; ctrl     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.875 ns    ; output$latch ; output       ; ctrl       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.066 ns    ; ctrl         ; io1          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.789 ns   ; io1          ; output$latch ; --         ; ctrl     ; 0            ;
; Total number of failed paths ;       ;               ;             ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C4F324C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; ctrl            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To           ; To Clock ;
+-------+--------------+------------+------+--------------+----------+
; N/A   ; None         ; 5.631 ns   ; io1  ; output$latch ; ctrl     ;
+-------+--------------+------------+------+--------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+--------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To     ; From Clock ;
+-------+--------------+------------+--------------+--------+------------+
; N/A   ; None         ; 5.875 ns   ; output$latch ; output ; ctrl       ;
+-------+--------------+------------+--------------+--------+------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+-------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To  ;
+-------+-------------------+-----------------+-------+-----+
; N/A   ; None              ; 9.066 ns        ; ctrl  ; io1 ;
; N/A   ; None              ; 8.785 ns        ; input ; io1 ;
+-------+-------------------+-----------------+-------+-----+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To           ; To Clock ;
+---------------+-------------+-----------+------+--------------+----------+
; N/A           ; None        ; -4.789 ns ; io1  ; output$latch ; ctrl     ;
+---------------+-------------+-----------+------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Mar 25 16:23:27 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BidirBus -c BidirBus --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "output$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "ctrl" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: tsu for register "output$latch" (data pin = "io1", clock pin = "ctrl") is 5.631 ns
    Info: + Longest pin to register delay is 7.140 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H1; Fanout = 1; PIN Node = 'io1'
        Info: 2: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = IOC_X0_Y13_N0; Fanout = 1; COMB Node = 'io1~1'
        Info: 3: + IC(5.081 ns) + CELL(0.590 ns) = 7.140 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output$latch'
        Info: Total cell delay = 2.059 ns ( 28.84 % )
        Info: Total interconnect delay = 5.081 ns ( 71.16 % )
    Info: + Micro setup delay of destination is 0.842 ns
    Info: - Shortest clock path from clock "ctrl" to destination register is 2.351 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'ctrl'
        Info: 2: + IC(0.768 ns) + CELL(0.114 ns) = 2.351 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output$latch'
        Info: Total cell delay = 1.583 ns ( 67.33 % )
        Info: Total interconnect delay = 0.768 ns ( 32.67 % )
Info: tco from clock "ctrl" to destination pin "output" through register "output$latch" is 5.875 ns
    Info: + Longest clock path from clock "ctrl" to source register is 2.351 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'ctrl'
        Info: 2: + IC(0.768 ns) + CELL(0.114 ns) = 2.351 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output$latch'
        Info: Total cell delay = 1.583 ns ( 67.33 % )
        Info: Total interconnect delay = 0.768 ns ( 32.67 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output$latch'
        Info: 2: + IC(1.416 ns) + CELL(2.108 ns) = 3.524 ns; Loc. = PIN_D5; Fanout = 0; PIN Node = 'output'
        Info: Total cell delay = 2.108 ns ( 59.82 % )
        Info: Total interconnect delay = 1.416 ns ( 40.18 % )
Info: Longest tpd from source pin "ctrl" to destination pin "io1" is 9.066 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'ctrl'
    Info: 2: + IC(5.523 ns) + CELL(2.074 ns) = 9.066 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'io1'
    Info: Total cell delay = 3.543 ns ( 39.08 % )
    Info: Total interconnect delay = 5.523 ns ( 60.92 % )
Info: th for register "output$latch" (data pin = "io1", clock pin = "ctrl") is -4.789 ns
    Info: + Longest clock path from clock "ctrl" to destination register is 2.351 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_G5; Fanout = 2; CLK Node = 'ctrl'
        Info: 2: + IC(0.768 ns) + CELL(0.114 ns) = 2.351 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output$latch'
        Info: Total cell delay = 1.583 ns ( 67.33 % )
        Info: Total interconnect delay = 0.768 ns ( 32.67 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.140 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H1; Fanout = 1; PIN Node = 'io1'
        Info: 2: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = IOC_X0_Y13_N0; Fanout = 1; COMB Node = 'io1~1'
        Info: 3: + IC(5.081 ns) + CELL(0.590 ns) = 7.140 ns; Loc. = LC_X1_Y14_N2; Fanout = 1; REG Node = 'output$latch'
        Info: Total cell delay = 2.059 ns ( 28.84 % )
        Info: Total interconnect delay = 5.081 ns ( 71.16 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 123 megabytes
    Info: Processing ended: Wed Mar 25 16:23:28 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


