whit
carson
washington
edu
john
whitmore
subject
re
minimal
boolean
circuit
article
shelley
inndjh
distribution
usa
organization
university
washington
seattle
lines
nntp
posting
host
carson
washington
edu
article
apr
ringer
cs
utsa
edu
djimenez
ringer
cs
utsa
edu
daniel
jimenez
writes
suppose
boolean
function
minimal
sum
products
derived
map
bc
acd
abc
ab
books
logic
design
consulted
imply
analysis
factoring
term
function
fewer
gates
bc
cd
bc
yields
gates
yes
minimization
gates
timing
considerations
ttl
gate
basic
structure
invert
inversion
sum
product
exactly
gate
delay
reason
minimal
sum
products
matches
hardware
optimization
positive
gate
gate
solution
gate
delays
gate
delay
term
solution
simpler
logic
symbols
expected
optimal
real
world
ecl
similar
ttl
support
gate
minimum
delay
unlike
ttl
true
inverse
outputs
free
using
ecl
pals
basically
programmable
invert
gates
choice
internal
connections
various
sections
latches
minimum
sum
products
shoehorn
logic
design
pals
comparably
easy
design
minimization
logic
gates
software
packages
claim
allow
mess
gates
nodelist
xxx
series
logic
ics
produce
description
logic
cell
array
job
xilinx
xact
software
treating
logic
block
macro
expanding
simplifying
john
whitmore