

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_44_6'
================================================================
* Date:           Sun Feb  5 16:53:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  42.557 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  4.200 us|  4.200 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_6  |       68|       68|        20|         17|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     7|        -|       -|    -|
|Expression           |        -|     -|        0|   14122|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     279|    -|
|Register             |        -|     -|      737|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    18|      737|   15215|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U685  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U686   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|  11|  0|  814|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_10ns_11ns_21_4_1_U689  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    |mul_mul_10ns_11ns_21_4_1_U690  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    |mul_mul_10ns_11ns_21_4_1_U691  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    |mul_mul_10ns_11ns_21_4_1_U692  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    |mul_mul_10ns_11ns_21_4_1_U693  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    |mul_mul_10ns_11ns_21_4_1_U694  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    |mul_mul_10ns_11ns_21_4_1_U695  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln44_fu_281_p2      |         +|   0|  0|    10|           3|           1|
    |add_ln46_1_fu_391_p2    |         +|   0|  0|    13|           6|           6|
    |add_ln46_2_fu_378_p2    |         +|   0|  0|    13|           6|           5|
    |add_ln46_fu_267_p2      |         +|   0|  0|    16|           9|           9|
    |add_ln48_10_fu_640_p2   |         +|   0|  0|    19|           8|           6|
    |add_ln48_11_fu_771_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln48_12_fu_666_p2   |         +|   0|  0|    13|           6|           4|
    |add_ln48_13_fu_831_p2   |         +|   0|  0|    19|           8|           6|
    |add_ln48_14_fu_703_p2   |         +|   0|  0|    17|          10|          10|
    |add_ln48_15_fu_836_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln48_16_fu_765_p2   |         +|   0|  0|    19|           8|           6|
    |add_ln48_17_fu_936_p2   |         +|   0|  0|    15|           8|           8|
    |add_ln48_18_fu_826_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln48_19_fu_841_p2   |         +|   0|  0|    19|           8|           6|
    |add_ln48_1_fu_434_p2    |         +|   0|  0|    19|           8|           7|
    |add_ln48_20_fu_920_p2   |         +|   0|  0|    19|           8|           8|
    |add_ln48_21_fu_926_p2   |         +|   0|  0|    16|           7|           6|
    |add_ln48_2_fu_325_p2    |         +|   0|  0|    17|          10|          10|
    |add_ln48_3_fu_484_p2    |         +|   0|  0|    19|           8|           8|
    |add_ln48_4_fu_583_p2    |         +|   0|  0|    15|           8|           6|
    |add_ln48_5_fu_650_p2    |         +|   0|  0|    16|           9|           9|
    |add_ln48_6_fu_361_p2    |         +|   0|  0|    15|           8|           8|
    |add_ln48_7_fu_697_p2    |         +|   0|  0|    13|           6|           6|
    |add_ln48_8_fu_490_p2    |         +|   0|  0|    17|          10|          10|
    |add_ln48_9_fu_634_p2    |         +|   0|  0|    18|           9|           9|
    |add_ln48_fu_292_p2      |         +|   0|  0|    16|           9|           9|
    |sub_ln48_1_fu_478_p2    |         -|   0|  0|    15|           8|           8|
    |sub_ln48_2_fu_622_p2    |         -|   0|  0|    18|           9|           9|
    |sub_ln48_3_fu_628_p2    |         -|   0|  0|    19|           8|           8|
    |sub_ln48_4_fu_759_p2    |         -|   0|  0|    15|           8|           8|
    |sub_ln48_5_fu_820_p2    |         -|   0|  0|    19|           8|           8|
    |sub_ln48_6_fu_908_p2    |         -|   0|  0|    15|           8|           8|
    |sub_ln48_7_fu_914_p2    |         -|   0|  0|    16|           7|           7|
    |sub_ln48_fu_315_p2      |         -|   0|  0|    14|           7|           7|
    |icmp_ln44_fu_245_p2     |      icmp|   0|  0|     9|           3|           4|
    |lshr_ln46_fu_409_p2     |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln48_1_fu_1018_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln48_2_fu_1094_p2  |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln48_fu_514_p2     |      lshr|   0|  0|  1865|         448|         448|
    |epnp_d1                 |       shl|   0|  0|  1865|         448|         448|
    |shl_ln48_10_fu_780_p2   |       shl|   0|  0|   165|           8|          56|
    |shl_ln48_16_fu_945_p2   |       shl|   0|  0|   165|           8|          56|
    |shl_ln48_17_fu_1140_p2  |       shl|   0|  0|  1865|         448|         448|
    |shl_ln48_3_fu_660_p2    |       shl|   0|  0|   165|           8|          56|
    |shl_ln48_6_fu_986_p2    |       shl|   0|  0|  1865|         448|         448|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 14122|        3431|        3560|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  86|         18|    1|         18|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    3|          6|
    |epnp_address0                     |  31|          6|    8|         48|
    |epnp_address1                     |  31|          6|    8|         48|
    |epnp_d0                           |  14|          3|  448|       1344|
    |epnp_we0                          |  14|          3|   56|        168|
    |epnp_we1                          |   9|          2|   56|        112|
    |grp_fu_214_p0                     |  20|          4|   64|        256|
    |grp_fu_218_p1                     |  20|          4|   64|        256|
    |i_164_fu_130                      |   9|          2|    3|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 279|         58|  715|       2270|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln48_15_reg_1418              |   5|   0|    8|          3|
    |add_ln48_18_reg_1413              |   5|   0|    8|          3|
    |add_ln48_20_reg_1428              |   5|   0|    8|          3|
    |add_ln48_3_reg_1310               |   5|   0|    8|          3|
    |add_ln48_7_reg_1378               |   3|   0|    6|          3|
    |add_ln48_9_reg_1363               |   6|   0|    9|          3|
    |ap_CS_fsm                         |  17|   0|   17|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |div_reg_1403                      |  64|   0|   64|          0|
    |i_164_fu_130                      |   3|   0|    3|          0|
    |icmp_ln44_reg_1215                |   1|   0|    1|          0|
    |icmp_ln44_reg_1215_pp0_iter1_reg  |   1|   0|    1|          0|
    |k_reg_1438                        |  64|   0|   64|          0|
    |or_ln6_reg_1345                   |   2|   0|    8|          6|
    |reg_232                           |  64|   0|   64|          0|
    |shl_ln46_reg_1225                 |   2|   0|    5|          3|
    |shl_ln48_10_reg_1398              |  56|   0|   56|          0|
    |shl_ln48_16_reg_1433              |  56|   0|   56|          0|
    |shl_ln48_3_reg_1368               |  56|   0|   56|          0|
    |sub_ln48_4_reg_1393               |   5|   0|    8|          3|
    |sub_ln48_reg_1247                 |   4|   0|    7|          3|
    |tmp_1272_reg_1325                 |   5|   0|    5|          0|
    |tmp_1273_reg_1373                 |   5|   0|    5|          0|
    |tmp_1274_reg_1388                 |   5|   0|    5|          0|
    |tmp_1275_reg_1408                 |   5|   0|    5|          0|
    |tmp_1276_reg_1423                 |   5|   0|    5|          0|
    |tmp_2162_reg_1330                 |   3|   0|    3|          0|
    |tmp_2163_reg_1335                 |   2|   0|    2|          0|
    |tmp_2164_reg_1340                 |   4|   0|    4|          0|
    |tmp_s_reg_1280                    |   3|   0|    3|          0|
    |trunc_ln46_reg_1219               |   2|   0|    2|          0|
    |trunc_ln48_4_reg_1463             |  64|   0|   64|          0|
    |trunc_ln48_5_reg_1448             |  64|   0|   64|          0|
    |trunc_ln48_reg_1320               |  64|   0|   64|          0|
    |trunc_ln_reg_1300                 |  64|   0|   64|          0|
    |zext_ln46_1_reg_1270              |   2|   0|    8|          6|
    |zext_ln46_2_reg_1232              |   2|   0|    9|          7|
    |zext_ln46_3_reg_1290              |   2|   0|    6|          4|
    |zext_ln48_6_reg_1355              |   4|   0|    8|          4|
    |zext_ln48_reg_1253                |   4|   0|   10|          6|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 737|   0|  797|         60|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|grp_fu_1641_p_din0   |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|grp_fu_1641_p_din1   |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|grp_fu_1641_p_dout0  |   in|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|grp_fu_1641_p_ce     |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|grp_fu_1656_p_din0   |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|grp_fu_1656_p_din1   |  out|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|grp_fu_1656_p_dout0  |   in|   64|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|grp_fu_1656_p_ce     |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_44_6|  return value|
|epnp_address0        |  out|    8|   ap_memory|                                epnp|         array|
|epnp_ce0             |  out|    1|   ap_memory|                                epnp|         array|
|epnp_we0             |  out|   56|   ap_memory|                                epnp|         array|
|epnp_d0              |  out|  448|   ap_memory|                                epnp|         array|
|epnp_q0              |   in|  448|   ap_memory|                                epnp|         array|
|epnp_address1        |  out|    8|   ap_memory|                                epnp|         array|
|epnp_ce1             |  out|    1|   ap_memory|                                epnp|         array|
|epnp_we1             |  out|   56|   ap_memory|                                epnp|         array|
|epnp_d1              |  out|  448|   ap_memory|                                epnp|         array|
|epnp_q1              |   in|  448|   ap_memory|                                epnp|         array|
+---------------------+-----+-----+------------+------------------------------------+--------------+

