0.6
2019.2
Dec  5 2019
04:51:02
/home/shivamtyagi/baselinee_adder/baselinee_adder.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sim_1/imports/new/cla_TB.sv,1588922649,systemVerilog,,,,cla_TB,,,,,,,,
/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Top.v,1585691263,systemVerilog,,/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level1.sv,,CLA_Adder_Top,,,,,,,,
/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level1.sv,1585859554,systemVerilog,,/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level2.v,,CLA_Adder_Wrapper_level1,,,,,,,,
/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Adder_Wrapper_level2.v,1585689923,systemVerilog,,/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Memory_Module.sv,,CLA_Adder_Wrapper_level2,,,,,,,,
/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/BSI_Memory_Module.sv,1588310489,systemVerilog,,/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/bsi_mem_output_side.sv,,CLA_Memory_Module,,,,,,,,
/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/bsi_mem_output_side.sv,1585558030,systemVerilog,,/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/carry_lookahead_adder.v,,bsi_mem_output_side,,,,,,,,
/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/carry_lookahead_adder.v,1588922605,systemVerilog,,/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/input_buffer.sv,,carry_lookahead_adder,,,,,,,,
/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/input_buffer.sv,1585689867,systemVerilog,,/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/output_buffer.sv,,input_buffer,,,,,,,,
/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/output_buffer.sv,1585558056,systemVerilog,,/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/output_mem_to_R0.sv,,output_buffer,,,,,,,,
/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sources_1/imports/new/output_mem_to_R0.sv,1585277625,systemVerilog,,/home/shivamtyagi/baselinee_adder/baselinee_adder.srcs/sim_1/imports/new/cla_TB.sv,,output_mem_to_R0,,,,,,,,
