Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.24-s065_1, built Fri Aug 18 2017
Options: -legacy_ui -files sintese.tcl 
Date:    Tue Mar 01 12:44:54 2022
Host:    energia07 (x86_64 w/Linux 3.10.0-957.el7.x86_64) (4cores*4cpus*Intel(R) Core(TM) i3-8100T CPU @ 3.10GHz 6144KB) (7566124KB)
OS:      CentOS Linux release 7.6.1810 (Core) 

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (8 seconds elapsed).

Sourcing sintese.tcl...
  Setting attribute of root '/': 'script_search_path' = ./
  Setting attribute of root '/': 'init_lib_search_path' = . /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef/ /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom/
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
  Setting attribute of root '/': 'information_level' = 5
  Setting attribute of root '/': 'max_cpus_per_server' = 4
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
    Loading library PnomV180T025_STD_CELL_7RF.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib, Line 35)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 136618 is defined after at least one cell definition. The attribute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 136619 is defined after at least one cell definition. The attribute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 136620 is defined after at least one cell definition. The attribute will be ignored. (File /usr/eda/dk/ibm/cmrf7sf/digital_20111130/synopsys/nom//PnomV180T025_STD_CELL_7RF.lib)

  Message Summary for Library PnomV180T025_STD_CELL_7RF.lib:
  **********************************************************
  Could not find an attribute in the library. [LBR-436]: 388
  An attribute is used before it is defined. [LBR-511]: 3
  An unsupported construct was detected in this library. [LBR-40]: 1
  **********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'PnomV180T025_STD_CELL_7RF.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE_A' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_D' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'TERM_D' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_A' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_B' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
  Setting attribute of root '/': 'library' = PnomV180T025_STD_CELL_7RF.lib
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'contpr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_mar_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_mar_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_mar_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_mar_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_mar_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_mar_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_mar_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_mar_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_mar_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_mar_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_mar_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_mar_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_2x_north' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_2x_south' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_2x_east' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4pr_2x_west' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'viaftpr' has no resistance value.
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TERM_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TERM_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TERM_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TERM_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI2222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI2222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NWSX' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_U' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_O' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_N' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED096' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED048' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED024' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED012' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED006' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'GAUNUSED003' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL2' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL1' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FGTIE_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DECAP_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DECAP_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DECAP_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_Q' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_O' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_Q' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_O' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_O' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_N' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_M' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_L' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_A' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_K' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_J' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_I' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_H' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_B' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_F' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_E' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_D' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_C' has non-zero origin (280, 280).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_B' has non-zero origin (280, 280).

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
        : Check the parameter in technology section.
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M1' [line 85 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M2' [line 107 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M3' [line 128 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M4' [line 149 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'MT' [line 171 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'ML' [line 189 in file /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef]
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.2, 2.4) of 'MINSPACING' for layers 'M1' and 'ML' is too large.
        : Make sure to check the consistency of the parameters.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_E' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_E' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_E'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_E' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_E' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_E'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_H' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_H' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_H'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_H' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'QBAR' in libcell 'SLATSR_H' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_H'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_K' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'SE' and 'Q' in libcell 'SLATSR_K' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'Q' in libcell 'SLATSR_K'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'SE' and 'QBAR' in libcell 'SLATSR_K'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_C'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_D'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_F'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_F'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model 'NONE' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '18.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '17.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '16.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '15.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '14.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '13.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '12.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.8mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '11.0mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '10.2mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '9.4mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '8.6mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '7.7mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.9mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '6.1mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5.3mm_chip_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1910KCELLS_DEFAULT' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1416KCELLS_DEFAULT' is non-monotonic.
  Setting attribute of root '/': 'lef_library' = /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//cmos7rf_6ML_tech.lef /usr/eda/dk/ibm/cmrf7sf/digital_20111130/lef//ibm_cmos7rf_sc_12Track.lef
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'contador' from file '../rtl/contador.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'arq_contador' for entity 'contador'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'contador'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Computing net loads.
Info    : Removed object. [TUI-58]
        : Removed external_delay '/designs/contador/timing/external_delays/create_clock_delay_domain_1_clk_R_0'.
Info    : Removed object. [TUI-58]
        : Removed external_delay '/designs/contador/timing/external_delays/create_clock_delay_domain_1_clk_F_0'.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'mux_EA_30_9'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 7.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         1.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'contador' to generic gates using 'medium' effort.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 7.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         1.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'contador' using 'medium' effort.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'contador'.
      Removing temporary intermediate hierarchies under contador
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 10
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 9
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'contador' to generic gates.
        Computing net loads.
Runtime & Memory after 'syn_generic'
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:00 (Mar01) |  134.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:04) |  00:00:03(00:00:04) | 100.0(100.0) |   12:45:04 (Mar01) |  134.9 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 7.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         1.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'contador' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 323 combo usable cells and 30 sequential usable cells
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 7.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         1.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 323 combo usable cells and 30 sequential usable cells
      Mapping 'contador'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) contador...
          Done structuring (delay-based) contador
Multi-threaded Virtual Mapping    (4 threads, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   597 ps
Target path end-point (Pin: EA_reg[3]/d)

    Pin                 Type          Fanout Load Arrival   
                                             (fF)   (ps)    
------------------------------------------------------------
(clock clk)   <<<  launch                               0 R 
EA_reg[1]/clk                                               
EA_reg[1]/q   (u)  unmapped_d_flop         4 45.4           
g40/in_1                                                    
g40/z         (u)  unmapped_nand2          3 35.7           
g57/in_1                                                    
g57/z         (u)  unmapped_complex2       1 11.9           
g52/in_1                                                    
g52/z         (u)  unmapped_nand2          1 12.2           
EA_reg[3]/d   <<<  unmapped_d_flop                          
EA_reg[3]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)        capture                          20000 R 
------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : EA_reg[1]/clk
End-point    : EA_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 19000ps.
 
          Restructuring (delay-based) contador...
          Done restructuring (delay-based) contador
        Optimizing component contador...
Multi-threaded Virtual Mapping    (4 threads, 4 of 4 CPUs usable)
Multi-threaded Technology Mapping (4 threads, 4 of 4 CPUs usable)
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
     Pin            Type     Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
(clock clk)         launch                                0 R 
EA_reg[0]/CLK                               0             0 R 
EA_reg[0]/QBAR      DFFR_E        4 60.1  208  +256     256 F 
g100/A                                           +0     256   
g100/Z              NOR2_E        2 27.4  167  +110     366 R 
g95/A1                                           +0     366   
g95/Z               AO22_C        1 13.7  146  +135     501 R 
EA_reg[3]/D    <<<  DFFR_E                       +0     501   
EA_reg[3]/CLK       setup                   0  +220     721 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                           20000 R 
--------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   19279ps 
Start-point  : EA_reg[0]/CLK
End-point    : EA_reg[3]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                  598        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               597    19279             20000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   396 ps
Target path end-point (Pin: EA_reg[3]/D (DFFR_E/D))

     Pin            Type     Fanout Load Arrival   
                                    (fF)   (ps)    
---------------------------------------------------
(clock clk)    <<<  launch                     0 R 
EA_reg[0]/CLK                                      
EA_reg[0]/QBAR      DFFR_E        4 60.1           
g100/A                                             
g100/Z              NOR2_E        2 27.4           
g95/A1                                             
g95/Z               AO22_C        1 13.7           
EA_reg[3]/D    <<<  DFFR_E                         
EA_reg[3]/CLK       setup                          
- - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)         capture                20000 R 
---------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : EA_reg[0]/CLK
End-point    : EA_reg[3]/D

The global mapper estimates a slack for this path of 18851ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
     Pin            Type     Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
(clock clk)         launch                                0 R 
EA_reg[0]/CLK                               0             0 R 
EA_reg[0]/QBAR      DFFR_E        4 58.8  206  +254     254 F 
g100/A                                           +0     254   
g100/Z              NOR2_E        2 27.4  166  +110     364 R 
g95/A1                                           +0     364   
g95/Z               AO22_C        1 13.7  146  +135     499 R 
EA_reg[3]/D    <<<  DFFR_E                       +0     499   
EA_reg[3]/CLK       setup                   0  +220     719 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                           20000 R 
--------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   19281ps 
Start-point  : EA_reg[0]/CLK
End-point    : EA_reg[3]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                 598        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               396    19281             20000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

        Computing net loads.
 Doing ConstProp on /designs/contador ... 

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  598        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                    598        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

##>======== Cadence Confidential (Mapping-Logical) ========
##>Main Thread Summary:
##>--------------------------------------------------------
##>STEP               Elapsed     Insts      Area    Memory
##>--------------------------------------------------------
##>M:Initial                0        20       670       134
##>M:Launch ST              0         -         -         -
##>M:Distributed            0         -         -         -
##>M:Cleanup                0        13       421       134
##>M:MBCI                   0        13       421       134
##>M:Misc                   0
##>--------------------------------------------------------
##>Total Elapsed            0
##>========================================================
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 10
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 8
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'contador'.
        Computing net loads.
Runtime & Memory after 'syn_map'
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:00 (Mar01) |  134.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:04) |  00:00:03(00:00:04) | 100.5(100.0) |   12:45:04 (Mar01) |  134.9 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:04) |  00:00:00(00:00:00) |  -0.5(  0.0) |   12:45:04 (Mar01) |  134.9 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 7.28 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         1.00         0.240000    
M2              V         1.00         0.280000    
M3              H         1.00         0.280000    
M4              V         1.00         0.280000    
MT              H         1.00         0.280000    
ML              V         1.00         2.400000 ** 

** = 'ML' is dropped because its width (2.4) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'contador' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                   598        0         0         0        0
 const_prop                  598        0         0         0        0
 hi_fo_buf                   598        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  598        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    598        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    598        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   598        0         0         0        0
 rem_inv_qb                  545        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         3  (        1 /        1 )  0.00
    seq_res_area         1  (        0 /        0 )  0.02
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         3  (        0 /        3 )  0.00
       area_down         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  545        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    545        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    545        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   545        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         3  (        0 /        3 )  0.00
       area_down         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  545        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    545        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'contador'.
        Computing net loads.
Runtime & Memory after syn_opt
stamp 'INCREMENTAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:00 (Mar01) |  134.9 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:04) |  00:00:03(00:00:04) | 100.5(100.0) |   12:45:04 (Mar01) |  134.9 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:04) |  00:00:00(00:00:00) |  -0.5(  0.0) |   12:45:04 (Mar01) |  134.9 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   12:45:04 (Mar01) |  134.9 MB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Exporting design data for 'contador' to layout/contador...
Info    : Generating design database. [PHYS-90]
        : Writing netlist: layout/contador.v
        : The database contains all the files required to restore the design in the specified application.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            10             10                                      write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: layout/contador.metrics.json
Info    : Generating design database. [PHYS-90]
        : Writing write_script: layout/contador.g
No loop breaker instances found (cdn_loop_breaker).
Info    : Design has no library or power domains. [INVS_MSV-301]
        : No power domains will be created for Innovus.
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode timing view file: layout/contador.mmode.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Innovus mode: layout/contador.mode
Info    : Not a Multi-Mode design. [MM_INVS-66]
        : File with default corner and mode will be created.
        : Default corner and mode will be created.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info    : File has been generated. [MM_INVS-53]
        : File name is: 'layout/contador.mmode.tcl'.
Info    : Generating design database. [PHYS-90]
        : Writing Innovus globals file: layout/contador.globals
Info    : Generating design database. [PHYS-90]
        : Writing Innovus setup file: layout/contador.invs_setup.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: layout/contador.genus_setup.tcl
** To load the database source layout/contador.invs_setup.tcl in an Innovus session.
** To load the database source layout/contador.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'contador' (command execution time mm:ss cpu = 00:01, real = 00:00).
.
WARNING: This version of the tool is 1656 days old.
legacy_genus:/> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Mar 01 2022  12:47:51 pm
  Module:                 contador
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cells  Cell Area  Net Area   Total Area 
---------------------------------------------------------
contador            10        388       157          545 
legacy_genus:/> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'contador'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Mar 01 2022  12:47:58 pm
  Module:                 contador
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

    Pin            Type     Fanout Load Slew Delay Arrival   
                                   (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------
(clock clk)        launch                                0 R 
EA_reg[3]/CLK                              0             0 R 
EA_reg[3]/Q        DFFR_E        3 36.3  180  +323     323 R 
g95__7654/B1                                    +0     323   
g95__7654/Z        AO22_C        1 13.7  145  +172     495 R 
EA_reg[3]/D   <<<  DFFR_E                       +0     495   
EA_reg[3]/CLK      setup                   0  +220     715 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)        capture                           20000 R 
-------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   19285ps 
Start-point  : EA_reg[3]/CLK
End-point    : EA_reg[3]/D

legacy_genus:/> report power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Mar 01 2022  12:48:15 pm
  Module:                 contador
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                Leakage   Dynamic    Total   
Instance Cells Power(nW) Power(nW) Power(nW) 
---------------------------------------------
contador    10     4.563 34333.748 34338.311 

Normal exit.
