// Seed: 3573791736
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri id_7,
    output supply0 id_8
);
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    output logic id_0,
    input  tri   _id_1,
    input  wand  id_2,
    output wire  id_3,
    output logic id_4
);
  assign id_4 = 1;
  localparam [id_1 : -1] id_6 = 1;
  initial id_0 = id_6;
  assign id_4 = -1;
  id_7 :
  assert property (@(posedge 1) id_1) id_4 <= id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
  logic id_8;
  assign id_8 = 1'b0 - id_7;
  localparam id_9 = id_6;
endmodule
