# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module fifo --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/hello-world/vvv/lib/python3.12/site-packages/cocotb/libs -L/home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/hello-world/vvv/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --trace-structs /home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/fifo.sv /home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/pulse_gen.sv /home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/serdes.sv /home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/serdes_fifo.sv /home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/serializer.sv /home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/deserializer.sv /home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/hello-world/vvv/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S      1548  4084065  1744557958   771842072  1744448955    45783212 "/home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/deserializer.sv"
S      2194  4082032  1745054575   728705775  1745054575   728705775 "/home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/fifo.sv"
S      1543  4328486  1745130633   938513713  1745130633   938513713 "/home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/pulse_gen.sv"
S      2879  4082800  1745052094   900712742  1745052094   900712742 "/home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/serdes.sv"
S       662  4082031  1745052244   316470924  1745052244   316470924 "/home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/serdes_fifo.sv"
S      1845  4091363  1744699262   365944632  1744699262   365944632 "/home/lawrence/Documents/Projects/SystemVerilog/CoCo-tb/serdes/rtl/serializer.sv"
S  10993608 31334784  1741862947   269832372  1705136080           0 "/usr/bin/verilator_bin"
S      4942 32269035  1741862947   283834189  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      5251  4334831  1748362274   365274803  1748362274   365274803 "sim_build/Vtop.cpp"
T      3506  4334830  1748362274   365274803  1748362274   365274803 "sim_build/Vtop.h"
T      2338  4334843  1748362274   369275822  1748362274   369275822 "sim_build/Vtop.mk"
T       669  4334829  1748362274   365274803  1748362274   365274803 "sim_build/Vtop__Dpi.cpp"
T       520  4334828  1748362274   365274803  1748362274   365274803 "sim_build/Vtop__Dpi.h"
T      5610  4334826  1748362274   364274548  1748362274   364274548 "sim_build/Vtop__Syms.cpp"
T      1614  4334827  1748362274   365274803  1748362274   365274803 "sim_build/Vtop__Syms.h"
T       290  4334840  1748362274   368275568  1748362274   368275568 "sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      4723  4334841  1748362274   368275568  1748362274   368275568 "sim_build/Vtop__Trace__0.cpp"
T     13620  4334839  1748362274   368275568  1748362274   368275568 "sim_build/Vtop__Trace__0__Slow.cpp"
T      2077  4334833  1748362274   366275058  1748362274   366275058 "sim_build/Vtop___024root.h"
T      1571  4334837  1748362274   366275058  1748362274   366275058 "sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T      1226  4334835  1748362274   366275058  1748362274   366275058 "sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     12354  4334838  1748362274   367275313  1748362274   367275313 "sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      7543  4334836  1748362274   366275058  1748362274   366275058 "sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       848  4334834  1748362274   366275058  1748362274   366275058 "sim_build/Vtop___024root__Slow.cpp"
T       711  4334832  1748362274   365274803  1748362274   365274803 "sim_build/Vtop__pch.h"
T      1170  4334844  1748362274   369275822  1748362274   369275822 "sim_build/Vtop__ver.d"
T         0        0  1748362274   369275822  1748362274   369275822 "sim_build/Vtop__verFiles.dat"
T      1758  4334842  1748362274   368275568  1748362274   368275568 "sim_build/Vtop_classes.mk"
