Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.152 sec.
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.324 sec.
INFO-FLOW: Workspace C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls opened at Wed Apr 09 18:20:12 +0200 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.36 sec.
Execute   apply_ini C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit.hpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit.hpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(7)
Execute     add_files C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit.hpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit_lib.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit_lib.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(8)
Execute     add_files C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit_lib.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_lib.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=posit_fft_test.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=posit_fft_test.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(12)
Execute     add_files -tb C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_fft_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_fft_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=dIFFT' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.top=dIFFT' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(10)
Execute     set_top dIFFT 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xazu7ev-fbvb900-1-i' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xazu7ev-fbvb900-1-i' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(1)
Execute     set_part xazu7ev-fbvb900-1-i 
Execute       create_platform xazu7ev-fbvb900-1-i -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xazu7ev-fbvb900-1-i'
Command       create_platform done; 2.669 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.148 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.196 sec.
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.905 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(11)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(9)
Execute     config_csim -code_analyzer=0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.967 sec.
Execute   apply_ini C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.779 seconds; current allocated memory: 162.590 MB.
Execute       set_directive_top dIFFT -name=dIFFT 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'posit_lib.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling posit_lib.cpp as C++
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang posit_lib.cpp -foptimization-record-file=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xazu7ev-fbvb900-1-i > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.cpp.clang.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xazu7ev-fbvb900-1-i > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/clang.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (posit_lib.cpp:751:34)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 7.191 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.89 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 6.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 13.678 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xazu7ev-fbvb900-1-i > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'size' (./posit.hpp:160:23)
WARNING: [HLS 207-5292] unused parameter 'size' (./posit.hpp:172:23)
WARNING: [HLS 207-5292] unused parameter 'size' (./posit.hpp:184:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 52.179 seconds; current allocated memory: 169.797 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.g.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.118 sec.
Execute       run_link_or_opt -opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.122 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 4.086 sec.
Execute       run_link_or_opt -opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dIFFT -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dIFFT -reflow-float-conversion -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 2.382 sec.
Execute       run_link_or_opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.109 sec.
Execute       run_link_or_opt -opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dIFFT 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dIFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.169 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dIFFT -mllvm -hls-db-dir -mllvm C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xazu7ev-fbvb900-1-i 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 13,965 Compile/Link C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,965 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 881 Unroll/Inline (step 1) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 881 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 655 Unroll/Inline (step 2) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 655 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 617 Unroll/Inline (step 3) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 617 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 267 Unroll/Inline (step 4) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 266 Array/Struct (step 1) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 266 Array/Struct (step 2) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 266 Array/Struct (step 3) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 266 Array/Struct (step 4) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 270 Array/Struct (step 5) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 270 Performance (step 1) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 270 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 267 Performance (step 2) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 266 Performance (step 3) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 266 Performance (step 4) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 274 HW Transforms (step 1) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 274 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 278 HW Transforms (step 2) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 278 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.569 sec.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.10.20.30.59)' into 'fp_struct<double>::to_double() const (.7.17.27.56)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.7.17.27.56)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double fmdrmd::generic_fmod<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:226:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double fmdrmd::generic_fmod<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:226:0)
INFO: [HLS 214-178] Inlining function 'fmod' into 'dReduceAngle(double, bool&)' (posit_lib.cpp:874:0)
INFO: [HLS 214-178] Inlining function 'dReduceAngle(double, bool&)' into 'dTailorCos(double)' (posit_lib.cpp:898:0)
INFO: [HLS 214-178] Inlining function 'fmod' into 'dNAngle(double)' (posit_lib.cpp:1103:0)
INFO: [HLS 214-178] Inlining function 'dNAngle(double)' into 'dTailorSin(double)' (posit_lib.cpp:1120:0)
INFO: [HLS 214-178] Inlining function 'dTailorCos(double)' into 'dEuler(double, double*, double*)' (posit_lib.cpp:1291:0)
INFO: [HLS 214-178] Inlining function 'dTailorSin(double)' into 'dEuler(double, double*, double*)' (posit_lib.cpp:1291:0)
INFO: [HLS 214-178] Inlining function 'dEuler(double, double*, double*)' into 'dAccumulateFC_IFFT(int, double const*, double const*, double&, double&, int)' (posit_lib.cpp:1496:0)
WARNING: [HLS 214-450] Ignore address on register port 'real' (posit_lib.cpp:1503:33)
WARNING: [HLS 214-450] Ignore address on register port 'imag' (posit_lib.cpp:1504:33)
WARNING: [HLS 214-450] Ignore address on register port 'signal' (posit_lib.cpp:1523:19)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308:2 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.937 seconds; current allocated memory: 170.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 170.762 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dIFFT -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.0.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 178.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.1.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:279: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 183.906 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.1.bc to C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.1.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:276:6) to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308:2) in function 'fmdrmd::generic_fmod<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:324:17) to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:335:2) in function 'fmdrmd::generic_fmod<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:1502:24) to (posit_lib.cpp:1502:24) in function 'dAccumulateFC_IFFT'... converting 14 basic blocks.
INFO: [XFORM 203-602] Inlining function 'dAccumulateFC_IFFT' into 'dIFFT' (posit_lib.cpp:1521) automatically.
Command         transform done; 0.966 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.066 seconds; current allocated memory: 207.957 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.2.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.125 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.3.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 223.438 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.476 sec.
Command     elaborate done; 67.618 sec.
Execute     ap_eval exec zip -j C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dIFFT' ...
Execute       ap_set_top_model dIFFT 
WARNING: [SYN 201-103] Legalizing function name 'generic_fmod<double>_Pipeline_1' to 'generic_fmod_double_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'generic_fmod<double>' to 'generic_fmod_double_s'.
Execute       get_model_list dIFFT -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dIFFT 
Execute       preproc_iomode -model generic_fmod<double> 
Execute       preproc_iomode -model generic_fmod<double>_Pipeline_1 
Execute       get_model_list dIFFT -filter all-wo-channel 
INFO-FLOW: Model list for configure: generic_fmod<double>_Pipeline_1 generic_fmod<double> dIFFT
INFO-FLOW: Configuring Module : generic_fmod<double>_Pipeline_1 ...
Execute       set_default_model generic_fmod<double>_Pipeline_1 
Execute       apply_spec_resource_limit generic_fmod<double>_Pipeline_1 
INFO-FLOW: Configuring Module : generic_fmod<double> ...
Execute       set_default_model generic_fmod<double> 
Execute       apply_spec_resource_limit generic_fmod<double> 
INFO-FLOW: Configuring Module : dIFFT ...
Execute       set_default_model dIFFT 
Execute       apply_spec_resource_limit dIFFT 
INFO-FLOW: Model list for preprocess: generic_fmod<double>_Pipeline_1 generic_fmod<double> dIFFT
INFO-FLOW: Preprocessing Module: generic_fmod<double>_Pipeline_1 ...
Execute       set_default_model generic_fmod<double>_Pipeline_1 
Execute       cdfg_preprocess -model generic_fmod<double>_Pipeline_1 
Execute       rtl_gen_preprocess generic_fmod<double>_Pipeline_1 
INFO-FLOW: Preprocessing Module: generic_fmod<double> ...
Execute       set_default_model generic_fmod<double> 
Execute       cdfg_preprocess -model generic_fmod<double> 
Execute       rtl_gen_preprocess generic_fmod<double> 
INFO-FLOW: Preprocessing Module: dIFFT ...
Execute       set_default_model dIFFT 
Execute       cdfg_preprocess -model dIFFT 
Execute       rtl_gen_preprocess dIFFT 
INFO-FLOW: Model list for synthesis: generic_fmod<double>_Pipeline_1 generic_fmod<double> dIFFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmod_double_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_fmod<double>_Pipeline_1 
Execute       schedule -model generic_fmod<double>_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 226.824 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling generic_fmod<double>_Pipeline_1.
Execute       set_default_model generic_fmod<double>_Pipeline_1 
Execute       bind -model generic_fmod<double>_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 227.879 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding generic_fmod<double>_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_fmod_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_fmod<double> 
Execute       schedule -model generic_fmod<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 227.973 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_s.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_fmod<double>.
Execute       set_default_model generic_fmod<double> 
Execute       bind -model generic_fmod<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 227.996 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_s.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_s.bind.adb -f 
INFO-FLOW: Finish binding generic_fmod<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dIFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dIFFT 
Execute       schedule -model dIFFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 228.301 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.sched.adb -f 
INFO-FLOW: Finish scheduling dIFFT.
Execute       set_default_model dIFFT 
Execute       bind -model dIFFT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 228.906 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.bind.adb -f 
Command       db_write done; 0.101 sec.
INFO-FLOW: Finish binding dIFFT.
Execute       get_model_list dIFFT -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess generic_fmod<double>_Pipeline_1 
Execute       rtl_gen_preprocess generic_fmod<double> 
Execute       rtl_gen_preprocess dIFFT 
INFO-FLOW: Model list for RTL generation: generic_fmod<double>_Pipeline_1 generic_fmod<double> dIFFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmod_double_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_fmod<double>_Pipeline_1 -top_prefix dIFFT_ -sub_prefix dIFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_fmod_double_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmod_double_Pipeline_1'.
Command       create_rtl_model done; 0.523 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 230.699 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_fmod<double>_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/dIFFT_generic_fmod_double_Pipeline_1 
Execute       gen_rtl generic_fmod<double>_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/dIFFT_generic_fmod_double_Pipeline_1 
Execute       syn_report -csynth -model generic_fmod<double>_Pipeline_1 -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/generic_fmod_double_Pipeline_1_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model generic_fmod<double>_Pipeline_1 -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/generic_fmod_double_Pipeline_1_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model generic_fmod<double>_Pipeline_1 -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_Pipeline_1.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -model generic_fmod<double>_Pipeline_1 -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_Pipeline_1.adb 
Execute       db_write -model generic_fmod<double>_Pipeline_1 -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_fmod<double>_Pipeline_1 -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_fmod_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model generic_fmod<double> -top_prefix dIFFT_ -sub_prefix dIFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ctlz_54_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_fmod_double_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 232.930 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_fmod<double> -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/dIFFT_generic_fmod_double_s 
Execute       gen_rtl generic_fmod<double> -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/dIFFT_generic_fmod_double_s 
Execute       syn_report -csynth -model generic_fmod<double> -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/generic_fmod_double_s_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model generic_fmod<double> -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/generic_fmod_double_s_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model generic_fmod<double> -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_s.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -model generic_fmod<double> -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_s.adb 
Execute       db_write -model generic_fmod<double> -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info generic_fmod<double> -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dIFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dIFFT -top_prefix  -sub_prefix dIFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dIFFT/real_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dIFFT/imag' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dIFFT/signal_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dIFFT/sampleCount' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dIFFT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dIFFT'.
Command       create_rtl_model done; 0.618 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.136 seconds; current allocated memory: 236.930 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl dIFFT -istop -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/dIFFT 
Execute       gen_rtl dIFFT -istop -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/dIFFT 
Execute       syn_report -csynth -model dIFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/dIFFT_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model dIFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/dIFFT_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model dIFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -model dIFFT -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.adb 
Execute       db_write -model dIFFT -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dIFFT -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT 
Execute       export_constraint_db -f -tool general -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.constraint.tcl 
Execute       syn_report -designview -model dIFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.design.xml 
Execute       syn_report -csynthDesign -model dIFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth.rpt -MHOut C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -wcfg -model dIFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dIFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.protoinst 
Execute       sc_get_clocks dIFFT 
Execute       sc_get_portdomain dIFFT 
INFO-FLOW: Model list for RTL component generation: generic_fmod<double>_Pipeline_1 generic_fmod<double> dIFFT
INFO-FLOW: Handling components in module [generic_fmod_double_Pipeline_1] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component dIFFT_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dIFFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [generic_fmod_double_s] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_s.compgen.tcl 
INFO-FLOW: Found component dIFFT_ctlz_54_54_1_1.
INFO-FLOW: Append model dIFFT_ctlz_54_54_1_1
INFO-FLOW: Handling components in module [dIFFT] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.compgen.tcl 
INFO-FLOW: Found component dIFFT_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model dIFFT_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component dIFFT_dmul_64ns_64ns_64_6_max_dsp_1.
INFO-FLOW: Append model dIFFT_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: Found component dIFFT_ddiv_64ns_64ns_64_22_no_dsp_1.
INFO-FLOW: Append model dIFFT_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: Found component dIFFT_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model dIFFT_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component dIFFT_sitodp_32ns_64_4_no_dsp_1.
INFO-FLOW: Append model dIFFT_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: Found component dIFFT_sparsemux_7_2_64_1_1.
INFO-FLOW: Append model dIFFT_sparsemux_7_2_64_1_1
INFO-FLOW: Append model generic_fmod_double_Pipeline_1
INFO-FLOW: Append model generic_fmod_double_s
INFO-FLOW: Append model dIFFT
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dIFFT_flow_control_loop_pipe_sequential_init dIFFT_ctlz_54_54_1_1 dIFFT_dadddsub_64ns_64ns_64_5_full_dsp_1 dIFFT_dmul_64ns_64ns_64_6_max_dsp_1 dIFFT_ddiv_64ns_64ns_64_22_no_dsp_1 dIFFT_dcmp_64ns_64ns_1_2_no_dsp_1 dIFFT_sitodp_32ns_64_4_no_dsp_1 dIFFT_sparsemux_7_2_64_1_1 generic_fmod_double_Pipeline_1 generic_fmod_double_s dIFFT
INFO-FLOW: Generating C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dIFFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dIFFT_ctlz_54_54_1_1
INFO-FLOW: To file: write model dIFFT_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model dIFFT_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: To file: write model dIFFT_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: To file: write model dIFFT_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model dIFFT_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: To file: write model dIFFT_sparsemux_7_2_64_1_1
INFO-FLOW: To file: write model generic_fmod_double_Pipeline_1
INFO-FLOW: To file: write model generic_fmod_double_s
INFO-FLOW: To file: write model dIFFT
INFO-FLOW: Generating C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.115 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/vlog' tclDir='C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db' modelList='dIFFT_flow_control_loop_pipe_sequential_init
dIFFT_ctlz_54_54_1_1
dIFFT_dadddsub_64ns_64ns_64_5_full_dsp_1
dIFFT_dmul_64ns_64ns_64_6_max_dsp_1
dIFFT_ddiv_64ns_64ns_64_22_no_dsp_1
dIFFT_dcmp_64ns_64ns_1_2_no_dsp_1
dIFFT_sitodp_32ns_64_4_no_dsp_1
dIFFT_sparsemux_7_2_64_1_1
generic_fmod_double_Pipeline_1
generic_fmod_double_s
dIFFT
' expOnly='0'
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data names -quiet 
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data info -quiet 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_Pipeline_1.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_s.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.326 seconds; current allocated memory: 242.258 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dIFFT_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dIFFT_flow_control_loop_pipe_sequential_init
dIFFT_ctlz_54_54_1_1
dIFFT_dadddsub_64ns_64ns_64_5_full_dsp_1
dIFFT_dmul_64ns_64ns_64_6_max_dsp_1
dIFFT_ddiv_64ns_64ns_64_22_no_dsp_1
dIFFT_dcmp_64ns_64ns_1_2_no_dsp_1
dIFFT_sitodp_32ns_64_4_no_dsp_1
dIFFT_sparsemux_7_2_64_1_1
generic_fmod_double_Pipeline_1
generic_fmod_double_s
dIFFT
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.compgen.dataonly.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/generic_fmod_double_s.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data names -quiet 
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data info -quiet 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dIFFT.constraint.tcl 
Execute       sc_get_clocks dIFFT 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/impl/misc/dIFFT_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/impl/misc/dIFFT_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/impl/misc/dIFFT_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/impl/misc/dIFFT_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/impl/misc/dIFFT_sitodp_32ns_64_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST dIFFT MODULE2INSTS {dIFFT dIFFT generic_fmod_double_s grp_generic_fmod_double_s_fu_174 generic_fmod_double_Pipeline_1 grp_generic_fmod_double_Pipeline_1_fu_87} INST2MODULE {dIFFT dIFFT grp_generic_fmod_double_s_fu_174 generic_fmod_double_s grp_generic_fmod_double_Pipeline_1_fu_87 generic_fmod_double_Pipeline_1} INSTDATA {dIFFT {DEPTH 1 CHILDREN grp_generic_fmod_double_s_fu_174} grp_generic_fmod_double_s_fu_174 {DEPTH 2 CHILDREN grp_generic_fmod_double_Pipeline_1_fu_87} grp_generic_fmod_double_Pipeline_1_fu_87 {DEPTH 3 CHILDREN {}}} MODULEDATA {generic_fmod_double_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln308_fu_99_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308} VARIABLE icmp_ln308 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME loop_2_fu_105_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:308} VARIABLE loop_2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln309_fu_117_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:309} VARIABLE icmp_ln309 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln310_fu_123_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:310} VARIABLE add_ln310 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_sh_1_fu_129_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:309} VARIABLE r_sh_1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln311_fu_137_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:311} VARIABLE icmp_ln311 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_1_fu_149_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:313} VARIABLE i_1 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_sh_3_fu_155_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:311} VARIABLE r_sh_3 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_2_fu_163_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:311} VARIABLE i_2 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} generic_fmod_double_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME isF_e_x_fu_117_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:239} VARIABLE isF_e_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME isyBx_e_fu_123_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:249} VARIABLE isyBx_e LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln267_fu_129_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:267} VARIABLE icmp_ln267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln267_1_fu_135_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:267} VARIABLE icmp_ln267_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln267_fu_141_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:267} VARIABLE or_ln267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln271_fu_147_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:271} VARIABLE icmp_ln271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln271_fu_153_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:271} VARIABLE or_ln271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_fu_178_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:296} VARIABLE n LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln319_fu_205_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:319} VARIABLE icmp_ln319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_54_54_1_1_U4 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:324} VARIABLE tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_fu_227_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325} VARIABLE add_ln325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln325_fu_233_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325} VARIABLE icmp_ln325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln325_fu_257_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325} VARIABLE shl_ln325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ap_mx_2_fu_267_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:325} VARIABLE ap_mx_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln327_fu_275_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:327} VARIABLE sub_ln327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fz_exp_1_fu_285_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmod_rem_quo.h:327} VARIABLE fz_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dIFFT {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_4_no_dsp_1_U14 SOURCE posit_lib.cpp:1515 VARIABLE conv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln1516_fu_273_p2 SOURCE posit_lib.cpp:1516 VARIABLE icmp_ln1516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1516_1_fu_294_p2 SOURCE posit_lib.cpp:1516 VARIABLE icmp_ln1516_1 LOOP VITIS_LOOP_1516_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1516_fu_299_p2 SOURCE posit_lib.cpp:1516 VARIABLE add_ln1516 LOOP VITIS_LOOP_1516_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_4_no_dsp_1_U14 SOURCE posit_lib.cpp:1500 VARIABLE conv_i LOOP VITIS_LOOP_1516_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:1500 VARIABLE mul_i LOOP VITIS_LOOP_1516_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U11 SOURCE posit_lib.cpp:1500 VARIABLE deltaTheta LOOP VITIS_LOOP_1516_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1502_fu_313_p2 SOURCE posit_lib.cpp:1502 VARIABLE icmp_ln1502 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1502_fu_318_p2 SOURCE posit_lib.cpp:1502 VARIABLE add_ln1502 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln877_fu_345_p2 SOURCE posit_lib.cpp:877 VARIABLE icmp_ln877 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln877_1_fu_351_p2 SOURCE posit_lib.cpp:877 VARIABLE icmp_ln877_1 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln877_fu_357_p2 SOURCE posit_lib.cpp:877 VARIABLE or_ln877 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_2_no_dsp_1_U12 SOURCE posit_lib.cpp:877 VARIABLE tmp_1 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln877_fu_363_p2 SOURCE posit_lib.cpp:877 VARIABLE and_ln877 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE posit_lib.cpp:878 VARIABLE angle_assign_1 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_2_no_dsp_1_U13 SOURCE posit_lib.cpp:879 VARIABLE tmp_3 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln879_fu_369_p2 SOURCE posit_lib.cpp:879 VARIABLE and_ln879 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE posit_lib.cpp:880 VARIABLE angle_assign_2 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln879_fu_375_p3 SOURCE posit_lib.cpp:879 VARIABLE select_ln879 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME angle_assign_4_fu_382_p3 SOURCE posit_lib.cpp:877 VARIABLE angle_assign_4 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln884_fu_407_p2 SOURCE posit_lib.cpp:884 VARIABLE icmp_ln884 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln884_1_fu_413_p2 SOURCE posit_lib.cpp:884 VARIABLE icmp_ln884_1 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln884_fu_419_p2 SOURCE posit_lib.cpp:884 VARIABLE or_ln884 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_2_no_dsp_1_U12 SOURCE posit_lib.cpp:884 VARIABLE tmp_5 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln884_fu_425_p2 SOURCE posit_lib.cpp:884 VARIABLE and_ln884 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE posit_lib.cpp:885 VARIABLE angle_assign_5 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_2_no_dsp_1_U13 SOURCE posit_lib.cpp:887 VARIABLE tmp_7 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln887_fu_431_p2 SOURCE posit_lib.cpp:887 VARIABLE and_ln887 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE posit_lib.cpp:888 VARIABLE angle_assign_6 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME negate_fu_491_p2 SOURCE posit_lib.cpp:884 VARIABLE negate LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln884_fu_437_p2 SOURCE posit_lib.cpp:884 VARIABLE xor_ln884 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln887_1_fu_443_p2 SOURCE posit_lib.cpp:887 VARIABLE and_ln887_1 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_64_1_1_U15 SOURCE posit_lib.cpp:885 VARIABLE angle_assign_s LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:903 VARIABLE x2 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:905 VARIABLE term2 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:911 VARIABLE mul1_i_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:911 VARIABLE term3 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:919 VARIABLE mul3_i_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:919 VARIABLE term4 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE posit_lib.cpp:928 VARIABLE sub_i_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE posit_lib.cpp:928 VARIABLE add_i_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE posit_lib.cpp:928 VARIABLE sub5_i_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln928_fu_507_p2 SOURCE posit_lib.cpp:928 VARIABLE xor_ln928 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME realPart_fu_529_p3 SOURCE posit_lib.cpp:928 VARIABLE realPart LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln1114_fu_476_p3 SOURCE posit_lib.cpp:1114 VARIABLE select_ln1114 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME term1_fu_482_p3 SOURCE posit_lib.cpp:884 VARIABLE term1 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE posit_lib.cpp:1128 VARIABLE mul_i18_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE posit_lib.cpp:1128 VARIABLE mul1_i19_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE posit_lib.cpp:1128 VARIABLE term2_1 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE posit_lib.cpp:1134 VARIABLE mul2_i_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U10 SOURCE posit_lib.cpp:1134 VARIABLE mul3_i21_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:1134 VARIABLE term3_1 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:1141 VARIABLE mul5_i_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:1141 VARIABLE mul6_i_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:1141 VARIABLE term4_1 LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE posit_lib.cpp:1150 VARIABLE sub_i23_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE posit_lib.cpp:1150 VARIABLE add_i24_i_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE posit_lib.cpp:1150 VARIABLE imagPart LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:1508 VARIABLE mul4_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U9 SOURCE posit_lib.cpp:1508 VARIABLE mul5_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE posit_lib.cpp:1508 VARIABLE sub_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE posit_lib.cpp:1508 VARIABLE add_i LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE posit_lib.cpp:1510 VARIABLE angle LOOP VITIS_LOOP_1502_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U11 SOURCE posit_lib.cpp:1523 VARIABLE div LOOP VITIS_LOOP_1516_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true}} AREA {DSP 28 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.4 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.469 seconds; current allocated memory: 245.777 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dIFFT.
INFO: [VLOG 209-307] Generating Verilog RTL for dIFFT.
Execute       syn_report -model dIFFT -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.35 MHz
Command     autosyn done; 7.098 sec.
Command   csynth_design done; 74.995 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
