# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_axi_smc_0/bd_0/ip/ip_1/sim/bd_cc91_psr_aclk_0.vhd" \
"../../../../lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/ip/lab20_axi_3_bd_rst_mig_7series_0_81M_0/sim/lab20_axi_3_bd_rst_mig_7series_0_81M_0.vhd" \
"../../../../lab20_axi_3.ip_user_files/bd/lab20_axi_3_bd/sim/lab20_axi_3_bd.vhd" \
"../../../../lab20_axi_3.gen/sources_1/bd/lab20_axi_3_bd/hdl/lab20_axi_3_bd_wrapper.vhd" \

# Do not sort compile order
nosort
