2022-04-13T20:13:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-13T20:13:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-13T20:13:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-13T20:13:04 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-13T20:21:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-13T20:21:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-13T20:21:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-13T20:21:24 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-13T20:26:38 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-13T20:26:38 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-13T20:26:38 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-13T20:26:38 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
2022-04-13T20:30:58 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstchip.dat"
2022-04-13T20:30:58 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxnet.dat"
2022-04-13T20:30:58 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstxprt.dat"
2022-04-13T20:30:58 ===> "C:/Users/student/OrCAD_PCB/WCSA_OrCAD/WCSA_SystemSchem/allegro/pstdmlmodels.dat"
