#include "driver/spi/SPI_CFEX_public.h"
#include "type/common_type.h"
#include "driver/dma/DMA_HAL_public.h"
#include "driver/spi/SPI_REG_common.h"
#include "driver/spi/SPI_HAL_public.h"

 void SPI_DMA_WRITE_CMD_DATA_HOLD(CMN_IOSP_ID_t         const p_spi_conf_id,                                  CMN_SYSTEM_ADDR_t     const p_buff_addr,                                  CMN_SYSTEM_SIZE_t     const p_buff_size,                                  CMN_SYSTEM_SIZE_t *   const p_written_size) {    ts_SPI_REG volatile *  pt_spi_reg_descr;    CMN_IOSP_ID_t          v_spi_dma_conf_id;    uint32_t               v_spi_buff_data_nb;    uint32_t               v_spi_buff_data_size;    ts_DMA_STATUS          v_spi_dma_status;    ts_DMA_PROG            v_spi_dma_prog;    uint32_t *             pt_spi_write;    uint32_t               v_spi_dest_addr;    *p_written_size = 0ul;    pt_spi_reg_descr = (ts_SPI_REG volatile *)SPI_CFEX_descriptor_tab[p_spi_conf_id].s_address;    v_spi_dma_conf_id = SPI_CFEX_descriptor_tab[p_spi_conf_id].s_dma_conf_tx_nb;    v_spi_buff_data_nb = ( p_buff_size / SPI_CFEX_CMD_DATA_SIZE );    v_spi_buff_data_size = (uint32_t)( v_spi_buff_data_nb * SPI_CFEX_CMD_DATA_SIZE );    if ( v_spi_buff_data_nb > 0ul )    {       FDX_DMA_STATUS ( v_spi_dma_conf_id, &v_spi_dma_status );       if ( v_spi_dma_status.s_cycle_count == v_spi_dma_status.s_cycle_nb )       {          pt_spi_write = (uint32_t *)p_buff_addr;          v_spi_dest_addr = SPI_CFEX_descriptor_tab[p_spi_conf_id].s_address + SPI_REG_TX_OFFSET;          v_spi_dma_prog.s_nb_byte_req    = e_DMA_REQUEST_32_BIT;          v_spi_dma_prog.s_src_addr       = (uint32_t)pt_spi_write;          v_spi_dma_prog.s_src_last_addr  = (uint32_t)pt_spi_write + (uint32_t)v_spi_buff_data_size;          v_spi_dma_prog.s_src_off        = (uint16_t)SPI_CFEX_CMD_DATA_SIZE;          v_spi_dma_prog.s_dest_addr      = v_spi_dest_addr;          v_spi_dma_prog.s_dest_last_addr = v_spi_dest_addr;          v_spi_dma_prog.s_dest_off       = (uint16_t)0ul;          v_spi_dma_prog.s_nb_cycle       = ( (uint16_t)p_buff_size / (uint16_t)SPI_CFEX_CMD_DATA_SIZE);          v_spi_dma_prog.s_buff_type      = e_DMA_BUFFER_ONE_SHOT;           FDX_DMA_CFG ( v_spi_dma_conf_id, &v_spi_dma_prog);          pt_spi_reg_descr->s_SR.u_R = (reg32_t)0x10000000ul;           *p_written_size = v_spi_buff_data_size;       }    } }
