# Reading pref.tcl
# do ALU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/study material/IITB/project 224/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:23 on Dec 04,2020
# vcom -reportprogress 300 -93 -work work D:/study material/IITB/project 224/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture ALU_Logic of ALU
# End time: 00:15:24 on Dec 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/study material/IITB/project 224/XOR_2input.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:24 on Dec 04,2020
# vcom -reportprogress 300 -93 -work work D:/study material/IITB/project 224/XOR_2input.vhd 
# -- Loading package STANDARD
# -- Compiling entity XOR_2input
# -- Compiling architecture XOR_Logic of XOR_2input
# End time: 00:15:24 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/study material/IITB/project 224/and_2input.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:24 on Dec 04,2020
# vcom -reportprogress 300 -93 -work work D:/study material/IITB/project 224/and_2input.vhd 
# -- Loading package STANDARD
# -- Compiling entity and_2input
# -- Compiling architecture and_Logic of and_2input
# End time: 00:15:24 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/study material/IITB/project 224/gpgen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:24 on Dec 04,2020
# vcom -reportprogress 300 -93 -work work D:/study material/IITB/project 224/gpgen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gpgen
# -- Compiling architecture Arch of gpgen
# End time: 00:15:24 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/study material/IITB/project 224/node_operation.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:24 on Dec 04,2020
# vcom -reportprogress 300 -93 -work work D:/study material/IITB/project 224/node_operation.vhd 
# -- Loading package STANDARD
# -- Compiling entity node_operation
# -- Compiling architecture Arch of node_operation
# End time: 00:15:24 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/study material/IITB/project 224/KoggeStoneAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:24 on Dec 04,2020
# vcom -reportprogress 300 -93 -work work D:/study material/IITB/project 224/KoggeStoneAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity KoggeStoneAdder
# -- Compiling architecture KoggeStoneAdderLogic of KoggeStoneAdder
# End time: 00:15:24 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/study material/IITB/project 224/Get1Complement.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:24 on Dec 04,2020
# vcom -reportprogress 300 -93 -work work D:/study material/IITB/project 224/Get1Complement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Get1Complement
# -- Compiling architecture Get1ComplementLogic of Get1Complement
# End time: 00:15:24 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/study material/IITB/project 224/ZeroBitCalculator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:24 on Dec 04,2020
# vcom -reportprogress 300 -93 -work work D:/study material/IITB/project 224/ZeroBitCalculator.vhd 
# -- Loading package STANDARD
# -- Compiling entity ZeroBitCalculator
# -- Compiling architecture ZeroBitLogic of ZeroBitCalculator
# End time: 00:15:24 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/study material/IITB/project 224/SelectHandler.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:24 on Dec 04,2020
# vcom -reportprogress 300 -93 -work work D:/study material/IITB/project 224/SelectHandler.vhd 
# -- Loading package STANDARD
# -- Compiling entity SelectHandler
# -- Compiling architecture SelectLogic of SelectHandler
# End time: 00:15:24 on Dec 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/study material/IITB/project 224/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:24 on Dec 04,2020
# vcom -reportprogress 300 -93 -work work D:/study material/IITB/project 224/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture tb of testbench
# End time: 00:15:25 on Dec 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 00:15:25 on Dec 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(tb)
# Loading work.alu(alu_logic)
# Loading work.selecthandler(selectlogic)
# Loading work.get1complement(get1complementlogic)
# Loading work.xor_2input(xor_logic)
# Loading work.koggestoneadder(koggestoneadderlogic)
# Loading work.gpgen(arch)
# Loading work.and_2input(and_logic)
# Loading work.node_operation(arch)
# Loading work.zerobitcalculator(zerobitlogic)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process line__27 at D:/study material/IITB/project 224/Testbench.vhd line 36
# End time: 00:21:06 on Dec 04,2020, Elapsed time: 0:05:41
# Errors: 0, Warnings: 0
