;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* A0_Pin */
A0_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
A0_Pin__0__MASK EQU 0x08
A0_Pin__0__PC EQU CYREG_PRT2_PC3
A0_Pin__0__PORT EQU 2
A0_Pin__0__SHIFT EQU 3
A0_Pin__AG EQU CYREG_PRT2_AG
A0_Pin__AMUX EQU CYREG_PRT2_AMUX
A0_Pin__BIE EQU CYREG_PRT2_BIE
A0_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
A0_Pin__BYP EQU CYREG_PRT2_BYP
A0_Pin__CTL EQU CYREG_PRT2_CTL
A0_Pin__DM0 EQU CYREG_PRT2_DM0
A0_Pin__DM1 EQU CYREG_PRT2_DM1
A0_Pin__DM2 EQU CYREG_PRT2_DM2
A0_Pin__DR EQU CYREG_PRT2_DR
A0_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
A0_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
A0_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
A0_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
A0_Pin__MASK EQU 0x08
A0_Pin__PORT EQU 2
A0_Pin__PRT EQU CYREG_PRT2_PRT
A0_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
A0_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
A0_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
A0_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
A0_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
A0_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
A0_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
A0_Pin__PS EQU CYREG_PRT2_PS
A0_Pin__SHIFT EQU 3
A0_Pin__SLW EQU CYREG_PRT2_SLW

/* A1_Pin */
A1_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
A1_Pin__0__MASK EQU 0x10
A1_Pin__0__PC EQU CYREG_PRT2_PC4
A1_Pin__0__PORT EQU 2
A1_Pin__0__SHIFT EQU 4
A1_Pin__AG EQU CYREG_PRT2_AG
A1_Pin__AMUX EQU CYREG_PRT2_AMUX
A1_Pin__BIE EQU CYREG_PRT2_BIE
A1_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
A1_Pin__BYP EQU CYREG_PRT2_BYP
A1_Pin__CTL EQU CYREG_PRT2_CTL
A1_Pin__DM0 EQU CYREG_PRT2_DM0
A1_Pin__DM1 EQU CYREG_PRT2_DM1
A1_Pin__DM2 EQU CYREG_PRT2_DM2
A1_Pin__DR EQU CYREG_PRT2_DR
A1_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
A1_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
A1_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
A1_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
A1_Pin__MASK EQU 0x10
A1_Pin__PORT EQU 2
A1_Pin__PRT EQU CYREG_PRT2_PRT
A1_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
A1_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
A1_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
A1_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
A1_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
A1_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
A1_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
A1_Pin__PS EQU CYREG_PRT2_PS
A1_Pin__SHIFT EQU 4
A1_Pin__SLW EQU CYREG_PRT2_SLW

/* A2_Pin */
A2_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
A2_Pin__0__MASK EQU 0x20
A2_Pin__0__PC EQU CYREG_PRT2_PC5
A2_Pin__0__PORT EQU 2
A2_Pin__0__SHIFT EQU 5
A2_Pin__AG EQU CYREG_PRT2_AG
A2_Pin__AMUX EQU CYREG_PRT2_AMUX
A2_Pin__BIE EQU CYREG_PRT2_BIE
A2_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
A2_Pin__BYP EQU CYREG_PRT2_BYP
A2_Pin__CTL EQU CYREG_PRT2_CTL
A2_Pin__DM0 EQU CYREG_PRT2_DM0
A2_Pin__DM1 EQU CYREG_PRT2_DM1
A2_Pin__DM2 EQU CYREG_PRT2_DM2
A2_Pin__DR EQU CYREG_PRT2_DR
A2_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
A2_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
A2_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
A2_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
A2_Pin__MASK EQU 0x20
A2_Pin__PORT EQU 2
A2_Pin__PRT EQU CYREG_PRT2_PRT
A2_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
A2_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
A2_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
A2_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
A2_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
A2_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
A2_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
A2_Pin__PS EQU CYREG_PRT2_PS
A2_Pin__SHIFT EQU 5
A2_Pin__SLW EQU CYREG_PRT2_SLW

/* RS_Pin_4 */
RS_Pin_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
RS_Pin_4__0__MASK EQU 0x04
RS_Pin_4__0__PC EQU CYREG_PRT0_PC2
RS_Pin_4__0__PORT EQU 0
RS_Pin_4__0__SHIFT EQU 2
RS_Pin_4__AG EQU CYREG_PRT0_AG
RS_Pin_4__AMUX EQU CYREG_PRT0_AMUX
RS_Pin_4__BIE EQU CYREG_PRT0_BIE
RS_Pin_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RS_Pin_4__BYP EQU CYREG_PRT0_BYP
RS_Pin_4__CTL EQU CYREG_PRT0_CTL
RS_Pin_4__DM0 EQU CYREG_PRT0_DM0
RS_Pin_4__DM1 EQU CYREG_PRT0_DM1
RS_Pin_4__DM2 EQU CYREG_PRT0_DM2
RS_Pin_4__DR EQU CYREG_PRT0_DR
RS_Pin_4__INP_DIS EQU CYREG_PRT0_INP_DIS
RS_Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RS_Pin_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RS_Pin_4__LCD_EN EQU CYREG_PRT0_LCD_EN
RS_Pin_4__MASK EQU 0x04
RS_Pin_4__PORT EQU 0
RS_Pin_4__PRT EQU CYREG_PRT0_PRT
RS_Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RS_Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RS_Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RS_Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RS_Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RS_Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RS_Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RS_Pin_4__PS EQU CYREG_PRT0_PS
RS_Pin_4__SHIFT EQU 2
RS_Pin_4__SLW EQU CYREG_PRT0_SLW

/* D4_Pin_11 */
D4_Pin_11__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
D4_Pin_11__0__MASK EQU 0x08
D4_Pin_11__0__PC EQU CYREG_PRT0_PC3
D4_Pin_11__0__PORT EQU 0
D4_Pin_11__0__SHIFT EQU 3
D4_Pin_11__AG EQU CYREG_PRT0_AG
D4_Pin_11__AMUX EQU CYREG_PRT0_AMUX
D4_Pin_11__BIE EQU CYREG_PRT0_BIE
D4_Pin_11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D4_Pin_11__BYP EQU CYREG_PRT0_BYP
D4_Pin_11__CTL EQU CYREG_PRT0_CTL
D4_Pin_11__DM0 EQU CYREG_PRT0_DM0
D4_Pin_11__DM1 EQU CYREG_PRT0_DM1
D4_Pin_11__DM2 EQU CYREG_PRT0_DM2
D4_Pin_11__DR EQU CYREG_PRT0_DR
D4_Pin_11__INP_DIS EQU CYREG_PRT0_INP_DIS
D4_Pin_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D4_Pin_11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D4_Pin_11__LCD_EN EQU CYREG_PRT0_LCD_EN
D4_Pin_11__MASK EQU 0x08
D4_Pin_11__PORT EQU 0
D4_Pin_11__PRT EQU CYREG_PRT0_PRT
D4_Pin_11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D4_Pin_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D4_Pin_11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D4_Pin_11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D4_Pin_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D4_Pin_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D4_Pin_11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D4_Pin_11__PS EQU CYREG_PRT0_PS
D4_Pin_11__SHIFT EQU 3
D4_Pin_11__SLW EQU CYREG_PRT0_SLW

/* D5_Pin_12 */
D5_Pin_12__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
D5_Pin_12__0__MASK EQU 0x10
D5_Pin_12__0__PC EQU CYREG_PRT0_PC4
D5_Pin_12__0__PORT EQU 0
D5_Pin_12__0__SHIFT EQU 4
D5_Pin_12__AG EQU CYREG_PRT0_AG
D5_Pin_12__AMUX EQU CYREG_PRT0_AMUX
D5_Pin_12__BIE EQU CYREG_PRT0_BIE
D5_Pin_12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D5_Pin_12__BYP EQU CYREG_PRT0_BYP
D5_Pin_12__CTL EQU CYREG_PRT0_CTL
D5_Pin_12__DM0 EQU CYREG_PRT0_DM0
D5_Pin_12__DM1 EQU CYREG_PRT0_DM1
D5_Pin_12__DM2 EQU CYREG_PRT0_DM2
D5_Pin_12__DR EQU CYREG_PRT0_DR
D5_Pin_12__INP_DIS EQU CYREG_PRT0_INP_DIS
D5_Pin_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D5_Pin_12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D5_Pin_12__LCD_EN EQU CYREG_PRT0_LCD_EN
D5_Pin_12__MASK EQU 0x10
D5_Pin_12__PORT EQU 0
D5_Pin_12__PRT EQU CYREG_PRT0_PRT
D5_Pin_12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D5_Pin_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D5_Pin_12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D5_Pin_12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D5_Pin_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D5_Pin_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D5_Pin_12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D5_Pin_12__PS EQU CYREG_PRT0_PS
D5_Pin_12__SHIFT EQU 4
D5_Pin_12__SLW EQU CYREG_PRT0_SLW

/* D6_Pin_13 */
D6_Pin_13__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
D6_Pin_13__0__MASK EQU 0x20
D6_Pin_13__0__PC EQU CYREG_PRT0_PC5
D6_Pin_13__0__PORT EQU 0
D6_Pin_13__0__SHIFT EQU 5
D6_Pin_13__AG EQU CYREG_PRT0_AG
D6_Pin_13__AMUX EQU CYREG_PRT0_AMUX
D6_Pin_13__BIE EQU CYREG_PRT0_BIE
D6_Pin_13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D6_Pin_13__BYP EQU CYREG_PRT0_BYP
D6_Pin_13__CTL EQU CYREG_PRT0_CTL
D6_Pin_13__DM0 EQU CYREG_PRT0_DM0
D6_Pin_13__DM1 EQU CYREG_PRT0_DM1
D6_Pin_13__DM2 EQU CYREG_PRT0_DM2
D6_Pin_13__DR EQU CYREG_PRT0_DR
D6_Pin_13__INP_DIS EQU CYREG_PRT0_INP_DIS
D6_Pin_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D6_Pin_13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D6_Pin_13__LCD_EN EQU CYREG_PRT0_LCD_EN
D6_Pin_13__MASK EQU 0x20
D6_Pin_13__PORT EQU 0
D6_Pin_13__PRT EQU CYREG_PRT0_PRT
D6_Pin_13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D6_Pin_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D6_Pin_13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D6_Pin_13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D6_Pin_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D6_Pin_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D6_Pin_13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D6_Pin_13__PS EQU CYREG_PRT0_PS
D6_Pin_13__SHIFT EQU 5
D6_Pin_13__SLW EQU CYREG_PRT0_SLW

/* D7_Pin_14 */
D7_Pin_14__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
D7_Pin_14__0__MASK EQU 0x40
D7_Pin_14__0__PC EQU CYREG_PRT0_PC6
D7_Pin_14__0__PORT EQU 0
D7_Pin_14__0__SHIFT EQU 6
D7_Pin_14__AG EQU CYREG_PRT0_AG
D7_Pin_14__AMUX EQU CYREG_PRT0_AMUX
D7_Pin_14__BIE EQU CYREG_PRT0_BIE
D7_Pin_14__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D7_Pin_14__BYP EQU CYREG_PRT0_BYP
D7_Pin_14__CTL EQU CYREG_PRT0_CTL
D7_Pin_14__DM0 EQU CYREG_PRT0_DM0
D7_Pin_14__DM1 EQU CYREG_PRT0_DM1
D7_Pin_14__DM2 EQU CYREG_PRT0_DM2
D7_Pin_14__DR EQU CYREG_PRT0_DR
D7_Pin_14__INP_DIS EQU CYREG_PRT0_INP_DIS
D7_Pin_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D7_Pin_14__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D7_Pin_14__LCD_EN EQU CYREG_PRT0_LCD_EN
D7_Pin_14__MASK EQU 0x40
D7_Pin_14__PORT EQU 0
D7_Pin_14__PRT EQU CYREG_PRT0_PRT
D7_Pin_14__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D7_Pin_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D7_Pin_14__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D7_Pin_14__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D7_Pin_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D7_Pin_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D7_Pin_14__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D7_Pin_14__PS EQU CYREG_PRT0_PS
D7_Pin_14__SHIFT EQU 6
D7_Pin_14__SLW EQU CYREG_PRT0_SLW

/* R_W_Pin_5 */
R_W_Pin_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
R_W_Pin_5__0__MASK EQU 0x02
R_W_Pin_5__0__PC EQU CYREG_PRT0_PC1
R_W_Pin_5__0__PORT EQU 0
R_W_Pin_5__0__SHIFT EQU 1
R_W_Pin_5__AG EQU CYREG_PRT0_AG
R_W_Pin_5__AMUX EQU CYREG_PRT0_AMUX
R_W_Pin_5__BIE EQU CYREG_PRT0_BIE
R_W_Pin_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
R_W_Pin_5__BYP EQU CYREG_PRT0_BYP
R_W_Pin_5__CTL EQU CYREG_PRT0_CTL
R_W_Pin_5__DM0 EQU CYREG_PRT0_DM0
R_W_Pin_5__DM1 EQU CYREG_PRT0_DM1
R_W_Pin_5__DM2 EQU CYREG_PRT0_DM2
R_W_Pin_5__DR EQU CYREG_PRT0_DR
R_W_Pin_5__INP_DIS EQU CYREG_PRT0_INP_DIS
R_W_Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
R_W_Pin_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
R_W_Pin_5__LCD_EN EQU CYREG_PRT0_LCD_EN
R_W_Pin_5__MASK EQU 0x02
R_W_Pin_5__PORT EQU 0
R_W_Pin_5__PRT EQU CYREG_PRT0_PRT
R_W_Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
R_W_Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
R_W_Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
R_W_Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
R_W_Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
R_W_Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
R_W_Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
R_W_Pin_5__PS EQU CYREG_PRT0_PS
R_W_Pin_5__SHIFT EQU 1
R_W_Pin_5__SLW EQU CYREG_PRT0_SLW

/* LCD_Char_1 */
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT3_PC0
LCD_Char_1_LCDPort__0__PORT EQU 3
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT3_PC1
LCD_Char_1_LCDPort__1__PORT EQU 3
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT3_PC2
LCD_Char_1_LCDPort__2__PORT EQU 3
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT3_PC3
LCD_Char_1_LCDPort__3__PORT EQU 3
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT3_PC4
LCD_Char_1_LCDPort__4__PORT EQU 3
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT3_PC5
LCD_Char_1_LCDPort__5__PORT EQU 3
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT3_PC6
LCD_Char_1_LCDPort__6__PORT EQU 3
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT3_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT3_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT3_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT3_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT3_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT3_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT3_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT3_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT3_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 3
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT3_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT3_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT3_SLW

/* ADC_DelSig_1 */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* Enable_Pin_6 */
Enable_Pin_6__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Enable_Pin_6__0__MASK EQU 0x01
Enable_Pin_6__0__PC EQU CYREG_PRT0_PC0
Enable_Pin_6__0__PORT EQU 0
Enable_Pin_6__0__SHIFT EQU 0
Enable_Pin_6__AG EQU CYREG_PRT0_AG
Enable_Pin_6__AMUX EQU CYREG_PRT0_AMUX
Enable_Pin_6__BIE EQU CYREG_PRT0_BIE
Enable_Pin_6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Enable_Pin_6__BYP EQU CYREG_PRT0_BYP
Enable_Pin_6__CTL EQU CYREG_PRT0_CTL
Enable_Pin_6__DM0 EQU CYREG_PRT0_DM0
Enable_Pin_6__DM1 EQU CYREG_PRT0_DM1
Enable_Pin_6__DM2 EQU CYREG_PRT0_DM2
Enable_Pin_6__DR EQU CYREG_PRT0_DR
Enable_Pin_6__INP_DIS EQU CYREG_PRT0_INP_DIS
Enable_Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Enable_Pin_6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Enable_Pin_6__LCD_EN EQU CYREG_PRT0_LCD_EN
Enable_Pin_6__MASK EQU 0x01
Enable_Pin_6__PORT EQU 0
Enable_Pin_6__PRT EQU CYREG_PRT0_PRT
Enable_Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Enable_Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Enable_Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Enable_Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Enable_Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Enable_Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Enable_Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Enable_Pin_6__PS EQU CYREG_PRT0_PS
Enable_Pin_6__SHIFT EQU 0
Enable_Pin_6__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
