Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b0b8cedad794787890afa77f7c79bec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_procesador_behav xil_defaultlib.tb_procesador xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'A' [C:/Users/Rey Messon/Desktop/procesador_mips/project_27/project_27.srcs/sim_1/new/tb_procesador.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Sel' [C:/Users/Rey Messon/Desktop/procesador_mips/project_27/project_27.srcs/sources_1/new/procesador.v:30]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'A' [C:/Users/Rey Messon/Desktop/procesador_mips/project_27/project_27.srcs/sim_1/new/tb_procesador.v:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Rey Messon/Desktop/procesador_mips/project_27/project_27.srcs/sources_1/new/Memory.v" Line 1. Module Memory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/tb_procesador_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
