// Seed: 1873500712
module module_0 (
    output wand id_0,
    output wire id_1,
    input supply1 id_2,
    input tri id_3,
    output supply1 id_4,
    output wor id_5,
    output wire id_6,
    output wire id_7
);
endmodule
module module_1 #(
    parameter id_3 = 32'd22,
    parameter id_8 = 32'd99
) (
    input tri1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input wire _id_3,
    input uwire id_4,
    output tri0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri0 _id_8,
    output tri0 id_9
);
  wand [-1 'b0 : id_8] id_11;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_4,
      id_0,
      id_5,
      id_5,
      id_6,
      id_1
  );
  assign id_11 = -1;
  logic [id_3 : -1] id_12;
endmodule
