5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (implicit2.1.vcd) 2 -o (implicit2.1.cdd) 2 -v (implicit2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 implicit2.1.v 1 20 1 
1 r 1 3 110009 1 0 63 0 64 53 0 30.000000
1 rt 2 4 110009 1 0 63 0 64 53 0 40.000000
3 1 main.u$0 "main.u$0" 0 implicit2.1.v 6 18 1 
