<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library/University Program,Library,Library/University Program/Generic IO" />
 <window width="974" height="1047" x="-7" y="0" />
 <generation
   path="C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Homework-7/accel/"
   synthesis="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
