#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55f837e9a600 .scope module, "test" "test" 2 3;
 .timescale -9 -12;
v0x55f837f10550_0 .var "clk", 0 0;
v0x55f837f10610_0 .var "reset", 0 0;
S_0x55f837ee0b10 .scope module, "dut" "mips" 2 11, 3 4 0, S_0x55f837e9a600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCOut";
    .port_info 3 /OUTPUT 32 "ALUResultOut";
    .port_info 4 /OUTPUT 32 "MemOut";
L_0x55f837f106d0 .functor BUFZ 32, v0x55f837f09f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f837f22810 .functor BUFZ 32, L_0x55f837f226d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f837f22bd0 .functor AND 1, L_0x55f837f22f90, L_0x55f837f231b0, C4<1>, C4<1>;
L_0x55f837f22920 .functor AND 1, L_0x55f837f234d0, L_0x55f837f22310, C4<1>, C4<1>;
L_0x55f837f23a20 .functor NOT 1, L_0x55f837f22310, C4<0>, C4<0>, C4<0>;
L_0x55f837f23a90 .functor AND 1, L_0x55f837f23820, L_0x55f837f23a20, C4<1>, C4<1>;
L_0x55f837f23b90 .functor OR 1, L_0x55f837f22920, L_0x55f837f23a90, C4<0>, C4<0>;
L_0x55f837f23ca0 .functor AND 1, v0x55f837f07510_0, L_0x55f837f23b90, C4<1>, C4<1>;
v0x55f837f0c600_0 .net "ALUOp", 1 0, v0x55f837ede530_0;  1 drivers
v0x55f837f0c710_0 .net "ALUResultOut", 31 0, v0x55f837ed5f90_0;  1 drivers
v0x55f837f0c820_0 .net "ALUSrc", 0 0, v0x55f837f07450_0;  1 drivers
v0x55f837f0c8c0_0 .net "Branch", 0 0, v0x55f837f07510_0;  1 drivers
v0x55f837f0c990_0 .net "ExtOp", 0 0, v0x55f837f075b0_0;  1 drivers
v0x55f837f0cad0_0 .net "JalEn", 0 0, v0x55f837f07670_0;  1 drivers
v0x55f837f0cb70_0 .net "Jr", 0 0, v0x55f837f07780_0;  1 drivers
v0x55f837f0cc10_0 .net "Jump", 0 0, v0x55f837f07840_0;  1 drivers
v0x55f837f0cce0_0 .net "LuiEn", 0 0, v0x55f837f07900_0;  1 drivers
v0x55f837f0cdb0_0 .net "MemOut", 31 0, L_0x55f837f22810;  1 drivers
v0x55f837f0ce50_0 .net "MemRead", 0 0, v0x55f837f079c0_0;  1 drivers
v0x55f837f0cef0_0 .net "MemWrite", 0 0, v0x55f837f07a80_0;  1 drivers
v0x55f837f0cfe0_0 .net "MemtoReg", 0 0, v0x55f837f07b40_0;  1 drivers
v0x55f837f0d080_0 .net "PC", 31 0, v0x55f837f09f40_0;  1 drivers
v0x55f837f0d170_0 .net "PCOut", 31 0, L_0x55f837f106d0;  1 drivers
v0x55f837f0d210_0 .net "RegDst", 0 0, v0x55f837f07c00_0;  1 drivers
v0x55f837f0d2b0_0 .net "RegWrite", 0 0, v0x55f837f07cc0_0;  1 drivers
L_0x7f6bb804f060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55f837f0d3a0_0 .net/2u *"_ivl_2", 4 0, L_0x7f6bb804f060;  1 drivers
L_0x7f6bb804f378 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f837f0d440_0 .net/2u *"_ivl_24", 31 0, L_0x7f6bb804f378;  1 drivers
v0x55f837f0d4e0_0 .net *"_ivl_29", 29 0, L_0x55f837f22a40;  1 drivers
L_0x7f6bb804f3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f837f0d5c0_0 .net/2u *"_ivl_30", 1 0, L_0x7f6bb804f3c0;  1 drivers
v0x55f837f0d6a0_0 .net *"_ivl_37", 5 0, L_0x55f837f22d80;  1 drivers
v0x55f837f0d780_0 .net *"_ivl_39", 0 0, L_0x55f837f22ea0;  1 drivers
v0x55f837f0d840_0 .net *"_ivl_41", 0 0, L_0x55f837f22f90;  1 drivers
v0x55f837f0d900_0 .net *"_ivl_43", 5 0, L_0x55f837f23110;  1 drivers
L_0x7f6bb804f408 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55f837f0d9e0_0 .net/2u *"_ivl_44", 5 0, L_0x7f6bb804f408;  1 drivers
v0x55f837f0dac0_0 .net *"_ivl_46", 0 0, L_0x55f837f231b0;  1 drivers
v0x55f837f0db80_0 .net *"_ivl_5", 4 0, L_0x55f837f10bc0;  1 drivers
v0x55f837f0dc60_0 .net *"_ivl_51", 5 0, L_0x55f837f23430;  1 drivers
L_0x7f6bb804f450 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x55f837f0dd40_0 .net/2u *"_ivl_52", 5 0, L_0x7f6bb804f450;  1 drivers
v0x55f837f0de20_0 .net *"_ivl_54", 0 0, L_0x55f837f234d0;  1 drivers
v0x55f837f0dee0_0 .net *"_ivl_56", 0 0, L_0x55f837f22920;  1 drivers
v0x55f837f0dfc0_0 .net *"_ivl_59", 5 0, L_0x55f837f232f0;  1 drivers
L_0x7f6bb804f498 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x55f837f0e2b0_0 .net/2u *"_ivl_60", 5 0, L_0x7f6bb804f498;  1 drivers
v0x55f837f0e390_0 .net *"_ivl_62", 0 0, L_0x55f837f23820;  1 drivers
v0x55f837f0e450_0 .net *"_ivl_64", 0 0, L_0x55f837f23a20;  1 drivers
v0x55f837f0e530_0 .net *"_ivl_66", 0 0, L_0x55f837f23a90;  1 drivers
v0x55f837f0e610_0 .net *"_ivl_68", 0 0, L_0x55f837f23b90;  1 drivers
v0x55f837f0e6f0_0 .net *"_ivl_7", 4 0, L_0x55f837f10c60;  1 drivers
v0x55f837f0e7d0_0 .net *"_ivl_73", 3 0, L_0x55f837f23e00;  1 drivers
v0x55f837f0e8b0_0 .net *"_ivl_75", 25 0, L_0x55f837f23ea0;  1 drivers
L_0x7f6bb804f4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f837f0e990_0 .net/2u *"_ivl_76", 1 0, L_0x7f6bb804f4e0;  1 drivers
v0x55f837f0ea70_0 .net *"_ivl_78", 31 0, L_0x55f837f24010;  1 drivers
v0x55f837f0eb50_0 .net *"_ivl_8", 4 0, L_0x55f837f10d90;  1 drivers
v0x55f837f0ec30_0 .net *"_ivl_80", 31 0, L_0x55f837f241a0;  1 drivers
v0x55f837f0ed10_0 .net *"_ivl_82", 31 0, L_0x55f837f24370;  1 drivers
v0x55f837f0edf0_0 .net *"_ivl_87", 15 0, L_0x55f837f24810;  1 drivers
L_0x7f6bb804f528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f837f0eed0_0 .net/2u *"_ivl_88", 15 0, L_0x7f6bb804f528;  1 drivers
v0x55f837f0efb0_0 .net *"_ivl_90", 31 0, L_0x55f837f248b0;  1 drivers
v0x55f837f0f090_0 .net *"_ivl_92", 31 0, L_0x55f837f24aa0;  1 drivers
v0x55f837f0f170_0 .net *"_ivl_94", 31 0, L_0x55f837f24c20;  1 drivers
v0x55f837f0f250_0 .net "alu_control", 3 0, v0x55f837f0c3e0_0;  1 drivers
v0x55f837f0f360_0 .net "alu_in2", 31 0, L_0x55f837f22050;  1 drivers
v0x55f837f0f420_0 .net "branch_offset", 31 0, L_0x55f837f22ae0;  1 drivers
v0x55f837f0f4e0_0 .net "branch_taken", 0 0, L_0x55f837f23ca0;  1 drivers
v0x55f837f0f5a0_0 .net "branch_target", 31 0, L_0x55f837f22c40;  1 drivers
v0x55f837f0f680_0 .net "clock", 0 0, v0x55f837f10550_0;  1 drivers
v0x55f837f0f720_0 .net "dmem_out", 31 0, L_0x55f837f226d0;  1 drivers
v0x55f837f0f7e0_0 .net "instruction", 31 0, L_0x55f837f10ab0;  1 drivers
v0x55f837f0f880_0 .net "is_jr", 0 0, L_0x55f837f22bd0;  1 drivers
v0x55f837f0f920_0 .net "nextPC", 31 0, L_0x55f837f24500;  1 drivers
v0x55f837f0fa10_0 .net "pc_plus4", 31 0, L_0x55f837f22880;  1 drivers
v0x55f837f0fad0_0 .net "read_data1", 31 0, L_0x55f837f215d0;  1 drivers
v0x55f837f0fbe0_0 .net "read_data2", 31 0, L_0x55f837f21c90;  1 drivers
v0x55f837f0fcf0_0 .net "reset", 0 0, v0x55f837f10610_0;  1 drivers
v0x55f837f101f0_0 .net "sign_ext_out", 31 0, v0x55f837f09120_0;  1 drivers
v0x55f837f102b0_0 .net "write_data", 31 0, L_0x55f837f24e70;  1 drivers
v0x55f837f10350_0 .net "write_reg", 4 0, L_0x55f837f10ed0;  1 drivers
v0x55f837f103f0_0 .net "zero_flag", 0 0, L_0x55f837f22310;  1 drivers
L_0x55f837f10bc0 .part L_0x55f837f10ab0, 11, 5;
L_0x55f837f10c60 .part L_0x55f837f10ab0, 16, 5;
L_0x55f837f10d90 .functor MUXZ 5, L_0x55f837f10c60, L_0x55f837f10bc0, v0x55f837f07c00_0, C4<>;
L_0x55f837f10ed0 .functor MUXZ 5, L_0x55f837f10d90, L_0x7f6bb804f060, v0x55f837f07670_0, C4<>;
L_0x55f837f21e30 .part L_0x55f837f10ab0, 21, 5;
L_0x55f837f21ed0 .part L_0x55f837f10ab0, 16, 5;
L_0x55f837f21fb0 .part L_0x55f837f10ab0, 0, 16;
L_0x55f837f22050 .functor MUXZ 32, L_0x55f837f21c90, v0x55f837f09120_0, v0x55f837f07450_0, C4<>;
L_0x55f837f22270 .part L_0x55f837f10ab0, 0, 6;
L_0x55f837f22880 .arith/sum 32, v0x55f837f09f40_0, L_0x7f6bb804f378;
L_0x55f837f22a40 .part v0x55f837f09120_0, 0, 30;
L_0x55f837f22ae0 .concat [ 2 30 0 0], L_0x7f6bb804f3c0, L_0x55f837f22a40;
L_0x55f837f22c40 .arith/sum 32, L_0x55f837f22880, L_0x55f837f22ae0;
L_0x55f837f22d80 .part L_0x55f837f10ab0, 26, 6;
L_0x55f837f22ea0 .reduce/or L_0x55f837f22d80;
L_0x55f837f22f90 .reduce/nor L_0x55f837f22ea0;
L_0x55f837f23110 .part L_0x55f837f10ab0, 0, 6;
L_0x55f837f231b0 .cmp/eq 6, L_0x55f837f23110, L_0x7f6bb804f408;
L_0x55f837f23430 .part L_0x55f837f10ab0, 26, 6;
L_0x55f837f234d0 .cmp/eq 6, L_0x55f837f23430, L_0x7f6bb804f450;
L_0x55f837f232f0 .part L_0x55f837f10ab0, 26, 6;
L_0x55f837f23820 .cmp/eq 6, L_0x55f837f232f0, L_0x7f6bb804f498;
L_0x55f837f23e00 .part L_0x55f837f22880, 28, 4;
L_0x55f837f23ea0 .part L_0x55f837f10ab0, 0, 26;
L_0x55f837f24010 .concat [ 2 26 4 0], L_0x7f6bb804f4e0, L_0x55f837f23ea0, L_0x55f837f23e00;
L_0x55f837f241a0 .functor MUXZ 32, L_0x55f837f22880, L_0x55f837f22c40, L_0x55f837f23ca0, C4<>;
L_0x55f837f24370 .functor MUXZ 32, L_0x55f837f241a0, L_0x55f837f24010, v0x55f837f07840_0, C4<>;
L_0x55f837f24500 .functor MUXZ 32, L_0x55f837f24370, L_0x55f837f215d0, L_0x55f837f22bd0, C4<>;
L_0x55f837f24810 .part L_0x55f837f10ab0, 0, 16;
L_0x55f837f248b0 .concat [ 16 16 0 0], L_0x7f6bb804f528, L_0x55f837f24810;
L_0x55f837f24aa0 .functor MUXZ 32, v0x55f837ed5f90_0, L_0x55f837f226d0, v0x55f837f07b40_0, C4<>;
L_0x55f837f24c20 .functor MUXZ 32, L_0x55f837f24aa0, L_0x55f837f248b0, v0x55f837f07900_0, C4<>;
L_0x55f837f24e70 .functor MUXZ 32, L_0x55f837f24c20, L_0x55f837f22880, v0x55f837f07670_0, C4<>;
L_0x55f837f24fb0 .part L_0x55f837f10ab0, 26, 6;
S_0x55f837ee8590 .scope module, "alu" "ula" 3 64, 4 3 0, S_0x55f837ee0b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 4 "OP";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "Zero_Flag";
v0x55f837ea6350_0 .net "In1", 31 0, L_0x55f837f215d0;  alias, 1 drivers
v0x55f837ec2510_0 .net "In2", 31 0, L_0x55f837f22050;  alias, 1 drivers
v0x55f837ec3740_0 .net "OP", 3 0, v0x55f837f0c3e0_0;  alias, 1 drivers
v0x55f837ec32c0_0 .net "Zero_Flag", 0 0, L_0x55f837f22310;  alias, 1 drivers
L_0x7f6bb804f2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f837ed5ef0_0 .net/2u *"_ivl_0", 31 0, L_0x7f6bb804f2e8;  1 drivers
v0x55f837ed5f90_0 .var "result", 31 0;
E_0x55f837ea4c70 .event edge, v0x55f837ec3740_0, v0x55f837ea6350_0, v0x55f837ec2510_0;
L_0x55f837f22310 .cmp/eq 32, v0x55f837ed5f90_0, L_0x7f6bb804f2e8;
S_0x55f837f071d0 .scope module, "ctrl" "control" 3 109, 5 3 0, S_0x55f837ee0b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "Jr";
    .port_info 12 /OUTPUT 1 "ExtOp";
    .port_info 13 /OUTPUT 1 "JalEn";
    .port_info 14 /OUTPUT 1 "LuiEn";
v0x55f837ede530_0 .var "ALUOp", 1 0;
v0x55f837f07450_0 .var "ALUSrc", 0 0;
v0x55f837f07510_0 .var "Branch", 0 0;
v0x55f837f075b0_0 .var "ExtOp", 0 0;
v0x55f837f07670_0 .var "JalEn", 0 0;
v0x55f837f07780_0 .var "Jr", 0 0;
v0x55f837f07840_0 .var "Jump", 0 0;
v0x55f837f07900_0 .var "LuiEn", 0 0;
v0x55f837f079c0_0 .var "MemRead", 0 0;
v0x55f837f07a80_0 .var "MemWrite", 0 0;
v0x55f837f07b40_0 .var "MemtoReg", 0 0;
v0x55f837f07c00_0 .var "RegDst", 0 0;
v0x55f837f07cc0_0 .var "RegWrite", 0 0;
o0x7f6bb8098498 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55f837f07d80_0 .net "funct", 5 0, o0x7f6bb8098498;  0 drivers
v0x55f837f07e60_0 .net "opcode", 5 0, L_0x55f837f24fb0;  1 drivers
E_0x55f837ea4830 .event edge, v0x55f837f07e60_0, v0x55f837f07d80_0;
S_0x55f837f08120 .scope module, "dmem" "d_mem" 3 73, 6 1 0, S_0x55f837ee0b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ReadData";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 1 "MemRead";
v0x55f837f08370_0 .net "MemRead", 0 0, v0x55f837f079c0_0;  alias, 1 drivers
v0x55f837f08430_0 .net "MemWrite", 0 0, v0x55f837f07a80_0;  alias, 1 drivers
v0x55f837f084d0_0 .net "ReadData", 31 0, L_0x55f837f226d0;  alias, 1 drivers
v0x55f837f085a0_0 .net "WriteData", 31 0, L_0x55f837f21c90;  alias, 1 drivers
v0x55f837f08660_0 .net *"_ivl_0", 31 0, L_0x55f837f22450;  1 drivers
v0x55f837f08790_0 .net *"_ivl_3", 9 0, L_0x55f837f224f0;  1 drivers
v0x55f837f08870_0 .net *"_ivl_4", 11 0, L_0x55f837f22590;  1 drivers
L_0x7f6bb804f330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f837f08950_0 .net *"_ivl_7", 1 0, L_0x7f6bb804f330;  1 drivers
o0x7f6bb80988e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55f837f08a30_0 name=_ivl_8
v0x55f837f08b10_0 .net "address", 31 0, v0x55f837ed5f90_0;  alias, 1 drivers
v0x55f837f08bd0_0 .net "clock", 0 0, v0x55f837f10550_0;  alias, 1 drivers
v0x55f837f08c70 .array "mem", 1023 0, 31 0;
E_0x55f837eed5f0 .event posedge, v0x55f837f08bd0_0;
L_0x55f837f22450 .array/port v0x55f837f08c70, L_0x55f837f22590;
L_0x55f837f224f0 .part v0x55f837ed5f90_0, 2, 10;
L_0x55f837f22590 .concat [ 10 2 0 0], L_0x55f837f224f0, L_0x7f6bb804f330;
L_0x55f837f226d0 .functor MUXZ 32, o0x7f6bb80988e8, L_0x55f837f22450, v0x55f837f079c0_0, C4<>;
S_0x55f837f08df0 .scope module, "ext" "sign_extend" 3 45, 7 1 0, S_0x55f837ee0b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "imm";
    .port_info 1 /INPUT 1 "ExtOp";
    .port_info 2 /OUTPUT 32 "ext_out";
v0x55f837f09030_0 .net "ExtOp", 0 0, v0x55f837f075b0_0;  alias, 1 drivers
v0x55f837f09120_0 .var "ext_out", 31 0;
v0x55f837f091e0_0 .net "imm", 15 0, L_0x55f837f21fb0;  1 drivers
E_0x55f837e8ac50 .event edge, v0x55f837f075b0_0, v0x55f837f091e0_0;
S_0x55f837f09350 .scope module, "imem" "i_mem" 3 24, 8 1 0, S_0x55f837ee0b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "i_out";
P_0x55f837f09580 .param/l "MEM_SIZE" 0 8 2, +C4<00000000000000000000010000000000>;
L_0x55f837f10ab0 .functor BUFZ 32, L_0x55f837f10740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f837f09620_0 .net *"_ivl_0", 31 0, L_0x55f837f10740;  1 drivers
v0x55f837f09720_0 .net *"_ivl_3", 9 0, L_0x55f837f10860;  1 drivers
v0x55f837f09800_0 .net *"_ivl_4", 11 0, L_0x55f837f109c0;  1 drivers
L_0x7f6bb804f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f837f098f0_0 .net *"_ivl_7", 1 0, L_0x7f6bb804f018;  1 drivers
v0x55f837f099d0_0 .net "address", 31 0, v0x55f837f09f40_0;  alias, 1 drivers
v0x55f837f09b00_0 .net "i_out", 31 0, L_0x55f837f10ab0;  alias, 1 drivers
v0x55f837f09be0 .array "mem", 1023 0, 31 0;
L_0x55f837f10740 .array/port v0x55f837f09be0, L_0x55f837f109c0;
L_0x55f837f10860 .part v0x55f837f09f40_0, 2, 10;
L_0x55f837f109c0 .concat [ 10 2 0 0], L_0x55f837f10860, L_0x7f6bb804f018;
S_0x55f837f09d00 .scope module, "pc" "PC" 3 21, 9 1 0, S_0x55f837ee0b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "nextPC";
    .port_info 3 /OUTPUT 32 "PC";
v0x55f837f09f40_0 .var "PC", 31 0;
v0x55f837f0a050_0 .net "clock", 0 0, v0x55f837f10550_0;  alias, 1 drivers
v0x55f837f0a120_0 .net "nextPC", 31 0, L_0x55f837f24500;  alias, 1 drivers
v0x55f837f0a1f0_0 .net "reset", 0 0, v0x55f837f10610_0;  alias, 1 drivers
E_0x55f837f09ee0 .event posedge, v0x55f837f0a1f0_0, v0x55f837f08bd0_0;
S_0x55f837f0a340 .scope module, "regs" "regfile" 3 32, 10 1 0, S_0x55f837ee0b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "ReadAddr1";
    .port_info 4 /INPUT 5 "ReadAddr2";
    .port_info 5 /INPUT 5 "WriteAddr";
    .port_info 6 /INPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v0x55f837f0a950_0 .net "ReadAddr1", 4 0, L_0x55f837f21e30;  1 drivers
v0x55f837f0aa50_0 .net "ReadAddr2", 4 0, L_0x55f837f21ed0;  1 drivers
v0x55f837f0ab30_0 .net "ReadData1", 31 0, L_0x55f837f215d0;  alias, 1 drivers
v0x55f837f0ac00_0 .net "ReadData2", 31 0, L_0x55f837f21c90;  alias, 1 drivers
v0x55f837f0acd0_0 .net "RegWrite", 0 0, v0x55f837f07cc0_0;  alias, 1 drivers
v0x55f837f0adc0_0 .net "WriteAddr", 4 0, L_0x55f837f10ed0;  alias, 1 drivers
v0x55f837f0ae60_0 .net "WriteData", 31 0, L_0x55f837f24e70;  alias, 1 drivers
v0x55f837f0af40_0 .net *"_ivl_0", 31 0, L_0x55f837f110e0;  1 drivers
v0x55f837f0b020_0 .net *"_ivl_10", 31 0, L_0x55f837f21370;  1 drivers
v0x55f837f0b100_0 .net *"_ivl_12", 6 0, L_0x55f837f21410;  1 drivers
L_0x7f6bb804f180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f837f0b1e0_0 .net *"_ivl_15", 1 0, L_0x7f6bb804f180;  1 drivers
v0x55f837f0b2c0_0 .net *"_ivl_18", 31 0, L_0x55f837f21760;  1 drivers
L_0x7f6bb804f1c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f837f0b3a0_0 .net *"_ivl_21", 26 0, L_0x7f6bb804f1c8;  1 drivers
L_0x7f6bb804f210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f837f0b480_0 .net/2u *"_ivl_22", 31 0, L_0x7f6bb804f210;  1 drivers
v0x55f837f0b560_0 .net *"_ivl_24", 0 0, L_0x55f837f21890;  1 drivers
L_0x7f6bb804f258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f837f0b620_0 .net/2u *"_ivl_26", 31 0, L_0x7f6bb804f258;  1 drivers
v0x55f837f0b700_0 .net *"_ivl_28", 31 0, L_0x55f837f21a60;  1 drivers
L_0x7f6bb804f0a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f837f0b7e0_0 .net *"_ivl_3", 26 0, L_0x7f6bb804f0a8;  1 drivers
v0x55f837f0b8c0_0 .net *"_ivl_30", 6 0, L_0x55f837f21b50;  1 drivers
L_0x7f6bb804f2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f837f0b9a0_0 .net *"_ivl_33", 1 0, L_0x7f6bb804f2a0;  1 drivers
L_0x7f6bb804f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f837f0ba80_0 .net/2u *"_ivl_4", 31 0, L_0x7f6bb804f0f0;  1 drivers
v0x55f837f0bb60_0 .net *"_ivl_6", 0 0, L_0x55f837f211e0;  1 drivers
L_0x7f6bb804f138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f837f0bc20_0 .net/2u *"_ivl_8", 31 0, L_0x7f6bb804f138;  1 drivers
v0x55f837f0bd00_0 .net "clock", 0 0, v0x55f837f10550_0;  alias, 1 drivers
v0x55f837f0bda0 .array "registers", 31 0, 31 0;
v0x55f837f0be60_0 .net "reset", 0 0, v0x55f837f10610_0;  alias, 1 drivers
L_0x55f837f110e0 .concat [ 5 27 0 0], L_0x55f837f21e30, L_0x7f6bb804f0a8;
L_0x55f837f211e0 .cmp/eq 32, L_0x55f837f110e0, L_0x7f6bb804f0f0;
L_0x55f837f21370 .array/port v0x55f837f0bda0, L_0x55f837f21410;
L_0x55f837f21410 .concat [ 5 2 0 0], L_0x55f837f21e30, L_0x7f6bb804f180;
L_0x55f837f215d0 .functor MUXZ 32, L_0x55f837f21370, L_0x7f6bb804f138, L_0x55f837f211e0, C4<>;
L_0x55f837f21760 .concat [ 5 27 0 0], L_0x55f837f21ed0, L_0x7f6bb804f1c8;
L_0x55f837f21890 .cmp/eq 32, L_0x55f837f21760, L_0x7f6bb804f210;
L_0x55f837f21a60 .array/port v0x55f837f0bda0, L_0x55f837f21b50;
L_0x55f837f21b50 .concat [ 5 2 0 0], L_0x55f837f21ed0, L_0x7f6bb804f2a0;
L_0x55f837f21c90 .functor MUXZ 32, L_0x55f837f21a60, L_0x7f6bb804f258, L_0x55f837f21890, C4<>;
S_0x55f837f0a650 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 21, 10 21 0, S_0x55f837f0a340;
 .timescale -9 -12;
v0x55f837f0a850_0 .var/i "i", 31 0;
S_0x55f837f0c050 .scope module, "uctrl" "ula_ctrl" 3 56, 11 3 0, S_0x55f837ee0b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "OP_ula";
v0x55f837f0c2d0_0 .net "ALUOp", 1 0, v0x55f837ede530_0;  alias, 1 drivers
v0x55f837f0c3e0_0 .var "OP_ula", 3 0;
v0x55f837f0c4b0_0 .net "funct", 5 0, L_0x55f837f22270;  1 drivers
E_0x55f837f0c250 .event edge, v0x55f837ede530_0, v0x55f837f0c4b0_0;
    .scope S_0x55f837f09d00;
T_0 ;
    %wait E_0x55f837f09ee0;
    %load/vec4 v0x55f837f0a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f837f09f40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f837f0a120_0;
    %assign/vec4 v0x55f837f09f40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f837f09350;
T_1 ;
    %vpi_call 8 10 "$readmemb", "sim/mem.list", v0x55f837f09be0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55f837f0a340;
T_2 ;
    %wait E_0x55f837f09ee0;
    %load/vec4 v0x55f837f0be60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_0x55f837f0a650;
    %jmp t_0;
    .scope S_0x55f837f0a650;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f837f0a850_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55f837f0a850_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55f837f0a850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f837f0bda0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f837f0a850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55f837f0a850_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x55f837f0a340;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f837f0acd0_0;
    %load/vec4 v0x55f837f0adc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55f837f0ae60_0;
    %load/vec4 v0x55f837f0adc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f837f0bda0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f837f08df0;
T_3 ;
    %wait E_0x55f837e8ac50;
    %load/vec4 v0x55f837f09030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55f837f091e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55f837f091e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f837f09120_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55f837f091e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f837f09120_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f837f0c050;
T_4 ;
    %wait E_0x55f837f0c250;
    %load/vec4 v0x55f837f0c2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55f837f0c4b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.15 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.16 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.18 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55f837f0c3e0_0, 0, 4;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f837ee8590;
T_5 ;
    %wait E_0x55f837ea4c70;
    %load/vec4 v0x55f837ec3740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.0 ;
    %load/vec4 v0x55f837ea6350_0;
    %load/vec4 v0x55f837ec2510_0;
    %add;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.1 ;
    %load/vec4 v0x55f837ea6350_0;
    %load/vec4 v0x55f837ec2510_0;
    %sub;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.2 ;
    %load/vec4 v0x55f837ea6350_0;
    %load/vec4 v0x55f837ec2510_0;
    %and;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.3 ;
    %load/vec4 v0x55f837ea6350_0;
    %load/vec4 v0x55f837ec2510_0;
    %or;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.4 ;
    %load/vec4 v0x55f837ea6350_0;
    %load/vec4 v0x55f837ec2510_0;
    %xor;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.5 ;
    %load/vec4 v0x55f837ea6350_0;
    %load/vec4 v0x55f837ec2510_0;
    %or;
    %inv;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.6 ;
    %load/vec4 v0x55f837ea6350_0;
    %load/vec4 v0x55f837ec2510_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.7 ;
    %load/vec4 v0x55f837ea6350_0;
    %load/vec4 v0x55f837ec2510_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.8 ;
    %load/vec4 v0x55f837ec2510_0;
    %load/vec4 v0x55f837ea6350_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.9 ;
    %load/vec4 v0x55f837ec2510_0;
    %load/vec4 v0x55f837ea6350_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.10 ;
    %load/vec4 v0x55f837ec2510_0;
    %load/vec4 v0x55f837ea6350_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.11 ;
    %load/vec4 v0x55f837ec2510_0;
    %load/vec4 v0x55f837ea6350_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0x55f837ec2510_0;
    %load/vec4 v0x55f837ea6350_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v0x55f837ec2510_0;
    %load/vec4 v0x55f837ea6350_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v0x55f837ea6350_0;
    %store/vec4 v0x55f837ed5f90_0, 0, 32;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f837f08120;
T_6 ;
    %wait E_0x55f837eed5f0;
    %load/vec4 v0x55f837f08430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55f837f085a0_0;
    %load/vec4 v0x55f837f08b10_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f837f08c70, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f837f071d0;
T_7 ;
    %wait E_0x55f837ea4830;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f07c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f07840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f07510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f079c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f07b40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f837ede530_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f07a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f07450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f07cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f07780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f075b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f07670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f07900_0, 0, 1;
    %load/vec4 v0x55f837f07e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %jmp T_7.13;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07cc0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f837ede530_0, 0, 2;
    %load/vec4 v0x55f837f07d80_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %pad/s 1;
    %store/vec4 v0x55f837f07780_0, 0, 1;
    %jmp T_7.13;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f079c0_0, 0, 1;
    %jmp T_7.13;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07a80_0, 0, 1;
    %jmp T_7.13;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07510_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f837ede530_0, 0, 2;
    %jmp T_7.13;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07510_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f837ede530_0, 0, 2;
    %jmp T_7.13;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07cc0_0, 0, 1;
    %jmp T_7.13;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f075b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f837ede530_0, 0, 2;
    %jmp T_7.13;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f075b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f837ede530_0, 0, 2;
    %jmp T_7.13;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f075b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55f837ede530_0, 0, 2;
    %jmp T_7.13;
T_7.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07840_0, 0, 1;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07670_0, 0, 1;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f07900_0, 0, 1;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f837e9a600;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x55f837f10550_0;
    %inv;
    %store/vec4 v0x55f837f10550_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f837e9a600;
T_9 ;
    %vpi_call 2 17 "$dumpfile", "sim/wav.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f837e9a600 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f10550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f837f10610_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f837f10610_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "sim/test.v";
    "src/mips.v";
    "src/ula.v";
    "src/control.v";
    "src/d_mem.v";
    "src/sign_extend.v";
    "src/i_mem.v";
    "src/pc.v";
    "src/regfile.v";
    "src/ula_ctrl.v";
