
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034950                       # Number of seconds simulated
sim_ticks                                 34949646951                       # Number of ticks simulated
final_tick                               562998107622                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135170                       # Simulator instruction rate (inst/s)
host_op_rate                                   170703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2147875                       # Simulator tick rate (ticks/s)
host_mem_usage                               16900840                       # Number of bytes of host memory used
host_seconds                                 16271.73                       # Real time elapsed on the host
sim_insts                                  2199457719                       # Number of instructions simulated
sim_ops                                    2777640679                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       239104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       419328                       # Number of bytes read from this memory
system.physmem.bytes_read::total               661888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       569984                       # Number of bytes written to this memory
system.physmem.bytes_written::total            569984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1868                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3276                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5171                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4453                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4453                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6841385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11998061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                18938332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51274                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              98885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16308720                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16308720                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16308720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6841385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11998061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               35247051                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83812104                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31095297                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25348480                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075645                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13097872                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12153544                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3352462                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92225                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31116778                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170880938                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31095297                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15506006                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37956501                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11037715                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5049939                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15357955                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1003546                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83059724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.549571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45103223     54.30%     54.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2513089      3.03%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4700685      5.66%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4661153      5.61%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2904674      3.50%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2305071      2.78%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1443983      1.74%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361996      1.64%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18065850     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83059724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.371012                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.038858                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32443073                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4991906                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36464667                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223853                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8936217                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5263341                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205036984                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8936217                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34796396                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         974230                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       791105                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34290244                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3271524                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197736349                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1360665                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1001416                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277612766                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922567621                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922567621                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105908197                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35171                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16908                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9100095                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18292336                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9352191                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116903                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3242718                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186395334                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148484101                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292836                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63032066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192803286                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83059724                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787679                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897604                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28249995     34.01%     34.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18113519     21.81%     55.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11981042     14.42%     70.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7846476      9.45%     79.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8267484      9.95%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3994349      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3155207      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717069      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734583      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83059724                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925629     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176090     13.80%     86.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174632     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124201015     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994688      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363268      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7908224      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148484101                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.771631                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276351                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381597113                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249461542                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145079692                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149760452                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       462694                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7098901                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1912                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2261149                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8936217                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         496745                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88301                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186429153                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18292336                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9352191                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16908                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1298279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153085                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2451364                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146505897                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13702224                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1978204                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21422601                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20773294                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7720377                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.748028                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145121048                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145079692                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92470136                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265384832                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.731011                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348438                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63300256                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2100769                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74123507                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.661139                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     27914116     37.66%     37.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20858551     28.14%     65.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8665466     11.69%     77.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4325320      5.84%     83.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4313410      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1742985      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1748650      2.36%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       936564      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3618445      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74123507                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3618445                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256934734                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381801339                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 752380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.838121                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.838121                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.193145                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.193145                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658134337                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201524395                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188336408                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83812104                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30797748                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25045109                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2055891                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13145772                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12154425                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3166315                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90786                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34058156                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168170413                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30797748                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15320740                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35334787                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10551810                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4988588                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16641312                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       813728                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82842292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.501222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47507505     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1885144      2.28%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2476691      2.99%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3748847      4.53%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3643972      4.40%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2776326      3.35%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1646165      1.99%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2473741      2.99%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16683901     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82842292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367462                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006517                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35189372                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4873480                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34053786                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       265162                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8460491                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5230608                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          274                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201198434                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1294                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8460491                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37038779                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         971216                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1193986                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32426014                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2751800                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195372861                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          696                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1185656                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       866643                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           16                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272107413                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    909944987                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    909944987                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169382965                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102724444                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41569                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23422                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7759892                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18107163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9616706                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       186398                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3274575                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         181616316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39404                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146353603                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       263120                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58999143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179381147                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82842292                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766653                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897524                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28471020     34.37%     34.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18308055     22.10%     56.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11864310     14.32%     70.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8043631      9.71%     80.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7541404      9.10%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4028956      4.86%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2957058      3.57%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       889573      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       738285      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82842292                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         712723     69.06%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        148358     14.37%     83.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171012     16.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121792025     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2066813      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16535      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14436589      9.86%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8041641      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146353603                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746211                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1032102                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007052                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    376844720                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    240655703                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142237348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147385705                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       497017                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6929457                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2145                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          880                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2452072                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          361                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8460491                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         555848                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96059                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181655723                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1177770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18107163                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9616706                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22868                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          880                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1257372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1159495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2416867                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143538286                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13592940                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2815317                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21452508                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20107841                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7859568                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.712620                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142274699                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142237348                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91379410                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256636241                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697098                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356066                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99199946                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121920931                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59735061                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33072                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2089877                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74381801                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.639123                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.154613                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28382285     38.16%     38.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21516671     28.93%     67.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7913047     10.64%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4536960      6.10%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3789660      5.09%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1886869      2.54%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1840610      2.47%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       794951      1.07%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3720748      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74381801                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99199946                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121920931                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18342340                       # Number of memory references committed
system.switch_cpus1.commit.loads             11177706                       # Number of loads committed
system.switch_cpus1.commit.membars              16536                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17486140                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109895360                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2487712                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3720748                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252317045                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          371776755                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 969812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99199946                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121920931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99199946                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844881                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844881                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183599                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183599                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       645919581                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196429935                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185833748                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33072                       # number of misc regfile writes
system.l20.replacements                          1882                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          467572                       # Total number of references to valid blocks.
system.l20.sampled_refs                         34650                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.494141                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         7117.659642                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.996353                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   961.812322                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           107.928372                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         24566.603311                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.217214                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000427                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.029352                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.003294                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.749713                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        36982                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  36982                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11220                       # number of Writeback hits
system.l20.Writeback_hits::total                11220                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        36982                       # number of demand (read+write) hits
system.l20.demand_hits::total                   36982                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        36982                       # number of overall hits
system.l20.overall_hits::total                  36982                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1868                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1882                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1868                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1882                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1868                       # number of overall misses
system.l20.overall_misses::total                 1882                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1283865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    181651181                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      182935046                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1283865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    181651181                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       182935046                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1283865                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    181651181                       # number of overall miss cycles
system.l20.overall_miss_latency::total      182935046                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38850                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38864                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11220                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11220                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38850                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38864                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38850                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38864                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.048082                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.048425                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.048082                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.048425                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.048082                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.048425                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 97243.672912                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 97202.468650                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 97243.672912                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 97202.468650                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 97243.672912                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 97202.468650                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                1776                       # number of writebacks
system.l20.writebacks::total                     1776                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1868                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1882                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1868                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1882                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1868                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1882                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    167709178                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    168887413                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    167709178                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    168887413                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    167709178                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    168887413                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.048082                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.048425                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.048082                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.048425                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.048082                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.048425                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89780.073876                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 89738.264081                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 89780.073876                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 89738.264081                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 89780.073876                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 89738.264081                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3289                       # number of replacements
system.l21.tagsinuse                     32767.979534                       # Cycle average of tags in use
system.l21.total_refs                          742612                       # Total number of references to valid blocks.
system.l21.sampled_refs                         36057                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.595502                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        13042.309768                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.996421                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1648.800776                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             5.633211                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         18058.239358                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.398020                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000397                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.050317                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000172                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.551094                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        48500                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48500                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           27649                       # number of Writeback hits
system.l21.Writeback_hits::total                27649                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        48500                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48500                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        48500                       # number of overall hits
system.l21.overall_hits::total                  48500                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3272                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3285                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3276                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3289                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3276                       # number of overall misses
system.l21.overall_misses::total                 3289                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1115322                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    299518770                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      300634092                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       295865                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       295865                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1115322                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    299814635                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       300929957                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1115322                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    299814635                       # number of overall miss cycles
system.l21.overall_miss_latency::total      300929957                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51772                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51785                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        27649                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            27649                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        51776                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               51789                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        51776                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              51789                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.063200                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.063435                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.063273                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.063508                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.063273                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.063508                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst        85794                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91539.966381                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91517.227397                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 73966.250000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 73966.250000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst        85794                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91518.508852                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91495.882335                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst        85794                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91518.508852                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91495.882335                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2677                       # number of writebacks
system.l21.writebacks::total                     2677                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3272                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3285                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3276                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3289                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3276                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3289                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1016469                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    274142524                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    275158993                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       264827                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       264827                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1016469                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    274407351                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    275423820                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1016469                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    274407351                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    275423820                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.063200                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.063435                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.063273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.063508                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.063273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.063508                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78189.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83784.389976                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83762.250533                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 66206.750000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 66206.750000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 78189.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83762.927656                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 83740.899970                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 78189.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83762.927656                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 83740.899970                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996350                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015365588                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193014.228942                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996350                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15357939                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15357939                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15357939                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15357939                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15357939                       # number of overall hits
system.cpu0.icache.overall_hits::total       15357939                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1609701                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1609701                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1609701                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1609701                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1609701                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1609701                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15357955                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15357955                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15357955                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15357955                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15357955                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15357955                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 100606.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 100606.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 100606.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1297865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1297865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1297865                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92704.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38850                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169197802                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39106                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.645579                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.596274                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.403726                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904673                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095327                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10455924                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10455924                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16908                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16908                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17513701                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17513701                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17513701                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17513701                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100421                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100421                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100421                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100421                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100421                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100421                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2988770184                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2988770184                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2988770184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2988770184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2988770184                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2988770184                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10556345                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10556345                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17614122                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17614122                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17614122                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17614122                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009513                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009513                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005701                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005701                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005701                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005701                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29762.402127                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29762.402127                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29762.402127                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29762.402127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29762.402127                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29762.402127                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11220                       # number of writebacks
system.cpu0.dcache.writebacks::total            11220                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61571                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61571                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61571                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61571                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61571                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61571                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38850                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38850                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38850                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38850                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    433865579                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    433865579                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    433865579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    433865579                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    433865579                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    433865579                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11167.711171                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11167.711171                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11167.711171                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11167.711171                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11167.711171                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11167.711171                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996418                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016906679                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050215.078629                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996418                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16641292                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16641292                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16641292                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16641292                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16641292                       # number of overall hits
system.cpu1.icache.overall_hits::total       16641292                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1726766                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1726766                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1726766                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1726766                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1726766                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1726766                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16641312                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16641312                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16641312                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16641312                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16641312                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16641312                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 86338.300000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 86338.300000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 86338.300000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 86338.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 86338.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 86338.300000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1128322                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1128322                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1128322                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1128322                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1128322                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1128322                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        86794                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        86794                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        86794                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        86794                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        86794                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        86794                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51776                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               173512871                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52032                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3334.733837                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.299635                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.700365                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911327                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088673                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10339604                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10339604                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7126359                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7126359                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17483                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17483                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16536                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17465963                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17465963                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17465963                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17465963                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       130755                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130755                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4202                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4202                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       134957                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        134957                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       134957                       # number of overall misses
system.cpu1.dcache.overall_misses::total       134957                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3612026513                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3612026513                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    352850912                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    352850912                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3964877425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3964877425                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3964877425                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3964877425                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10470359                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10470359                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7130561                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7130561                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16536                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17600920                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17600920                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17600920                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17600920                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012488                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000589                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000589                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007668                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007668                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007668                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007668                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27624.385400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27624.385400                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83972.135174                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83972.135174                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29378.820106                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29378.820106                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29378.820106                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29378.820106                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1577846                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 71720.272727                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27649                       # number of writebacks
system.cpu1.dcache.writebacks::total            27649                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78983                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78983                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         4198                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         4198                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83181                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83181                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51772                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51772                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51776                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51776                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51776                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    702503714                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    702503714                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       299865                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       299865                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    702803579                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    702803579                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    702803579                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    702803579                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002942                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002942                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13569.182454                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13569.182454                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 74966.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 74966.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13573.925738                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13573.925738                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13573.925738                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13573.925738                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
