<root><simulation><result_generated_time />2023-05-12 15:48:50<layer><layer_spec />{'B': 1, 'K': 128, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 30, 'IX': 30, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 147456, 'I': 115200, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 1003.52, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/95</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [441, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[('FY', 3)], [('FX', 3)]], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('FX', 3), ('OX', 7)]], [], []]<O />[[[('FY', 3)], [('FX', 3)]], [[('OY', 7)], [('OX', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('OY', 2), ('OX', 2)], [('C', 128), ('OX', 2), ('OY', 2), ('K', 8)], []]<I />[[('K', 16), ('OY', 2), ('OX', 2)], [('C', 128), ('OX', 2), ('OY', 2), ('K', 8)], []]<O />[[('K', 16), ('OY', 2), ('OX', 2), ('C', 128)], [('OX', 2), ('OY', 2), ('K', 8)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [49.0, 4, 4, 1], 'I': [5.44, 20.25, 9.1, 1.0], 'O': [9.0, 128, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [128, 1179648, 1179648], 'I': [32, 921600, 921600], 'O': [512, 802816, 802816], 'O_partial': [512, 0, 0], 'O_final': [0, 802816, 802816]}<actual_mem_utilization_individual />{'W': [0.25, 0.04, 0.0], 'I': [0.06, 0.03, 0.0], 'O': [1.0, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.09, 0.0], 'I': [0.06, 0.09, 0.0], 'O': [1.0, 0.09, 0.0]}<effective_mem_size_bit />{'W': [128, 147456, 1179648], 'I': [32, 921600, 921600], 'O': [512, 401408, 802816], 'O_partial': [512, 0, 0], 'O_final': [0, 401408, 802816]}<total_unit_count />{'W': [441, 9, 1, 1], 'I': [441, 441, 1, 1], 'O': [441, 49, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [81, 81, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [5.444444444444445, 5.444444444444445, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2359296, 589824], [589824, 147456], [147456, 0]]<I />[[7225344, 5708913], [1048576, 115200], [115200, 0]]<O />[[(12744704, 12845056), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(12744704, 12845056), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[294912, 73728], [9216, 2304], [576, 0]]<I />[[903168, 713614], [16384, 1800], [450, 0]]<O />[[(1593088, 1605632), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([1593088, 1605632], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />152829952</mac_count></basic_info><energy><total_energy />260362219.6<mem_energy_breakdown><W />[126.0, 1184.3, 767.1]<I />[563.6, 1892.1, 599.3]<O />[1124.9, 310.8, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />7641497.6<total />260355129.29999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.424<utilization_without_data_loading />0.4307<utilization_spatial />0.4307<utilization_temporal_with_data_loading />0.9846<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />266251<latency_cycle_without_data_loading />262144<ideal_computing_cycle />262144<data_loading><load_cycle_total />4107<load_cycle_individual />{'W': [3, 2304, 0], 'I': [6, 1800, 0]}<load_cycle_combined />{'W': 2304, 'I': 1800}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-262143], [-253890, -253890], [-262144, -262144]], 'I': [[-262143], [-262080, -241605], [-262144, -262144]], 'O': [[-262144], [-1792, -480], [-260576, -261752]]}<mem_stall_cycle_shared />{'W': [[-262143], [-253890, 0], [0, 0]], 'I': [[-262143], [-262080, 0], [0, 0]], 'O': [[-262144], [-1792, -480], [-260576, -261752]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 1179648, 1179648], 'I': [32, 921600, 921600], 'O': [512, 802816, 802816], 'O_partial': [512, 0, 0], 'O_final': [0, 802816, 802816]}<data_size_each_level_total />{'W': [1152, 1179648, 1179648], 'I': [2592, 921600, 921600], 'O': [25088, 802816, 802816]}<loop_cycles_each_level />{'W': [64, 262144, 262144], 'I': [64, 262144, 262144], 'O': [8192, 262144, 262144]}<top_ir_loop_size />{'W': [4, 1, 1], 'I': [1, 8, 1], 'O': [128, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [18.0, 4.5], [4.5, 4.5]], 'I': [[8.0, 0.5], [40.5, 3.5], [3.5, 3.5]], 'O': [[8.0, 0.1], [3.1, 3.1], [3.1, 3.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 4.5], [4.5, 4.5]], 'I': [[8.0, 0.5], [40.5, 28.1], [28.1, 3.5]], 'O': [[8.0, 8.0], [392.0, 3.1], [3.1, 3.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [18.0, 4.5], [4.5, 0]], 'I': [[8.0, 0.5], [40.5, 3.5], [3.5, 0]], 'O': [[8.0, 8.0], [392.0, 3.1], [3.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [61.6, 400.0], [8.0, 3.1]], 'I': [[8.0, 0.5], [61.6, 400.0], [8.0, 3.1]], 'O': [[8.0, 8.0], [61.6, 400.0], [8.0, 3.1]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 262144], [64, 64, 4096], [262144, 262144, 1]], 'I': [[1, 1, 262144], [64, 64, 4096], [262144, 262144, 1]], 'O': [[1, 1, 262144], [64, 8192, 32], [262144, 262144, 1]]}<trans_time_real />{'W': [[0, 1, 262144], [[2, 64, 4096], [2, 64, 4096]], [[2304, 262144, 1], [576, 262144, 1]]], 'I': [[0, 1, 262144], [[0, 64, 4096], [5, 64, 4096]], [[1800, 262144, 1], [450, 262144, 1]]], 'O': [[0, 1, 262144], [[8, 8192, 32], [49, 8192, 32]], [[1568, 262144, 1], [392, 262144, 1]]]}<single_stall_cycle />{'W': [[-1], [-62, -62], [-259840, -261568]], 'I': [[-1], [-64, -59], [-260344, -261694]], 'O': [[-1], [-56, -15], [-260576, -261752]]}<single_stall_count />{'W': [262143, 4095, 0], 'I': [262143, 4095, 0], 'O': [262144, 32, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [8190, 0], 'I': [20475, 0], 'O': [1568, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-233479, -262144], [-260576, -260576]], 1: [[-262144, -262144], [-260576, -262144]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />1</simulation></root>