// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module model_evaluate_2_Pipeline_VITIS_LOOP_122_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inputs_address0,
        inputs_ce0,
        inputs_q0,
        conv4_i_6372_out,
        conv4_i_6372_out_ap_vld,
        conv4_i_6271_out,
        conv4_i_6271_out_ap_vld,
        conv4_i_6170_out,
        conv4_i_6170_out_ap_vld,
        conv4_i_6069_out,
        conv4_i_6069_out_ap_vld,
        conv4_i_5968_out,
        conv4_i_5968_out_ap_vld,
        conv4_i_5867_out,
        conv4_i_5867_out_ap_vld,
        conv4_i_5766_out,
        conv4_i_5766_out_ap_vld,
        conv4_i_5665_out,
        conv4_i_5665_out_ap_vld,
        conv4_i_5564_out,
        conv4_i_5564_out_ap_vld,
        conv4_i_5463_out,
        conv4_i_5463_out_ap_vld,
        conv4_i_5362_out,
        conv4_i_5362_out_ap_vld,
        conv4_i_5261_out,
        conv4_i_5261_out_ap_vld,
        conv4_i_5160_out,
        conv4_i_5160_out_ap_vld,
        conv4_i_5059_out,
        conv4_i_5059_out_ap_vld,
        conv4_i_4958_out,
        conv4_i_4958_out_ap_vld,
        conv4_i_4857_out,
        conv4_i_4857_out_ap_vld,
        conv4_i_4756_out,
        conv4_i_4756_out_ap_vld,
        conv4_i_4655_out,
        conv4_i_4655_out_ap_vld,
        conv4_i_4554_out,
        conv4_i_4554_out_ap_vld,
        conv4_i_4453_out,
        conv4_i_4453_out_ap_vld,
        conv4_i_4352_out,
        conv4_i_4352_out_ap_vld,
        conv4_i_4251_out,
        conv4_i_4251_out_ap_vld,
        conv4_i_4150_out,
        conv4_i_4150_out_ap_vld,
        conv4_i_4049_out,
        conv4_i_4049_out_ap_vld,
        conv4_i_3948_out,
        conv4_i_3948_out_ap_vld,
        conv4_i_3847_out,
        conv4_i_3847_out_ap_vld,
        conv4_i_3746_out,
        conv4_i_3746_out_ap_vld,
        conv4_i_3645_out,
        conv4_i_3645_out_ap_vld,
        conv4_i_3544_out,
        conv4_i_3544_out_ap_vld,
        conv4_i_3443_out,
        conv4_i_3443_out_ap_vld,
        conv4_i_3342_out,
        conv4_i_3342_out_ap_vld,
        conv4_i_3241_out,
        conv4_i_3241_out_ap_vld,
        conv4_i_3140_out,
        conv4_i_3140_out_ap_vld,
        conv4_i_3039_out,
        conv4_i_3039_out_ap_vld,
        conv4_i_2938_out,
        conv4_i_2938_out_ap_vld,
        conv4_i_2837_out,
        conv4_i_2837_out_ap_vld,
        conv4_i_2736_out,
        conv4_i_2736_out_ap_vld,
        conv4_i_2635_out,
        conv4_i_2635_out_ap_vld,
        conv4_i_2534_out,
        conv4_i_2534_out_ap_vld,
        conv4_i_2433_out,
        conv4_i_2433_out_ap_vld,
        conv4_i_2332_out,
        conv4_i_2332_out_ap_vld,
        conv4_i_2231_out,
        conv4_i_2231_out_ap_vld,
        conv4_i_2130_out,
        conv4_i_2130_out_ap_vld,
        conv4_i_2029_out,
        conv4_i_2029_out_ap_vld,
        conv4_i_1928_out,
        conv4_i_1928_out_ap_vld,
        conv4_i_1827_out,
        conv4_i_1827_out_ap_vld,
        conv4_i_1726_out,
        conv4_i_1726_out_ap_vld,
        conv4_i_1625_out,
        conv4_i_1625_out_ap_vld,
        conv4_i_1524_out,
        conv4_i_1524_out_ap_vld,
        conv4_i_1423_out,
        conv4_i_1423_out_ap_vld,
        conv4_i_1322_out,
        conv4_i_1322_out_ap_vld,
        conv4_i_1221_out,
        conv4_i_1221_out_ap_vld,
        conv4_i_1120_out,
        conv4_i_1120_out_ap_vld,
        conv4_i_1019_out,
        conv4_i_1019_out_ap_vld,
        conv4_i_918_out,
        conv4_i_918_out_ap_vld,
        conv4_i_817_out,
        conv4_i_817_out_ap_vld,
        conv4_i_716_out,
        conv4_i_716_out_ap_vld,
        conv4_i_615_out,
        conv4_i_615_out_ap_vld,
        conv4_i_514_out,
        conv4_i_514_out_ap_vld,
        conv4_i_413_out,
        conv4_i_413_out_ap_vld,
        conv4_i_312_out,
        conv4_i_312_out_ap_vld,
        conv4_i_211_out,
        conv4_i_211_out_ap_vld,
        conv4_i_110_out,
        conv4_i_110_out_ap_vld,
        conv4_i8_out,
        conv4_i8_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 10'd1;
parameter    ap_ST_fsm_pp0_stage1 = 10'd2;
parameter    ap_ST_fsm_pp0_stage2 = 10'd4;
parameter    ap_ST_fsm_pp0_stage3 = 10'd8;
parameter    ap_ST_fsm_pp0_stage4 = 10'd16;
parameter    ap_ST_fsm_pp0_stage5 = 10'd32;
parameter    ap_ST_fsm_pp0_stage6 = 10'd64;
parameter    ap_ST_fsm_pp0_stage7 = 10'd128;
parameter    ap_ST_fsm_pp0_stage8 = 10'd256;
parameter    ap_ST_fsm_pp0_stage9 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] inputs_address0;
output   inputs_ce0;
input  [6:0] inputs_q0;
output  [22:0] conv4_i_6372_out;
output   conv4_i_6372_out_ap_vld;
output  [22:0] conv4_i_6271_out;
output   conv4_i_6271_out_ap_vld;
output  [22:0] conv4_i_6170_out;
output   conv4_i_6170_out_ap_vld;
output  [22:0] conv4_i_6069_out;
output   conv4_i_6069_out_ap_vld;
output  [22:0] conv4_i_5968_out;
output   conv4_i_5968_out_ap_vld;
output  [22:0] conv4_i_5867_out;
output   conv4_i_5867_out_ap_vld;
output  [22:0] conv4_i_5766_out;
output   conv4_i_5766_out_ap_vld;
output  [22:0] conv4_i_5665_out;
output   conv4_i_5665_out_ap_vld;
output  [22:0] conv4_i_5564_out;
output   conv4_i_5564_out_ap_vld;
output  [22:0] conv4_i_5463_out;
output   conv4_i_5463_out_ap_vld;
output  [22:0] conv4_i_5362_out;
output   conv4_i_5362_out_ap_vld;
output  [22:0] conv4_i_5261_out;
output   conv4_i_5261_out_ap_vld;
output  [22:0] conv4_i_5160_out;
output   conv4_i_5160_out_ap_vld;
output  [22:0] conv4_i_5059_out;
output   conv4_i_5059_out_ap_vld;
output  [22:0] conv4_i_4958_out;
output   conv4_i_4958_out_ap_vld;
output  [22:0] conv4_i_4857_out;
output   conv4_i_4857_out_ap_vld;
output  [22:0] conv4_i_4756_out;
output   conv4_i_4756_out_ap_vld;
output  [22:0] conv4_i_4655_out;
output   conv4_i_4655_out_ap_vld;
output  [22:0] conv4_i_4554_out;
output   conv4_i_4554_out_ap_vld;
output  [22:0] conv4_i_4453_out;
output   conv4_i_4453_out_ap_vld;
output  [22:0] conv4_i_4352_out;
output   conv4_i_4352_out_ap_vld;
output  [22:0] conv4_i_4251_out;
output   conv4_i_4251_out_ap_vld;
output  [22:0] conv4_i_4150_out;
output   conv4_i_4150_out_ap_vld;
output  [22:0] conv4_i_4049_out;
output   conv4_i_4049_out_ap_vld;
output  [22:0] conv4_i_3948_out;
output   conv4_i_3948_out_ap_vld;
output  [22:0] conv4_i_3847_out;
output   conv4_i_3847_out_ap_vld;
output  [22:0] conv4_i_3746_out;
output   conv4_i_3746_out_ap_vld;
output  [22:0] conv4_i_3645_out;
output   conv4_i_3645_out_ap_vld;
output  [22:0] conv4_i_3544_out;
output   conv4_i_3544_out_ap_vld;
output  [22:0] conv4_i_3443_out;
output   conv4_i_3443_out_ap_vld;
output  [22:0] conv4_i_3342_out;
output   conv4_i_3342_out_ap_vld;
output  [22:0] conv4_i_3241_out;
output   conv4_i_3241_out_ap_vld;
output  [22:0] conv4_i_3140_out;
output   conv4_i_3140_out_ap_vld;
output  [22:0] conv4_i_3039_out;
output   conv4_i_3039_out_ap_vld;
output  [22:0] conv4_i_2938_out;
output   conv4_i_2938_out_ap_vld;
output  [22:0] conv4_i_2837_out;
output   conv4_i_2837_out_ap_vld;
output  [22:0] conv4_i_2736_out;
output   conv4_i_2736_out_ap_vld;
output  [22:0] conv4_i_2635_out;
output   conv4_i_2635_out_ap_vld;
output  [22:0] conv4_i_2534_out;
output   conv4_i_2534_out_ap_vld;
output  [22:0] conv4_i_2433_out;
output   conv4_i_2433_out_ap_vld;
output  [22:0] conv4_i_2332_out;
output   conv4_i_2332_out_ap_vld;
output  [22:0] conv4_i_2231_out;
output   conv4_i_2231_out_ap_vld;
output  [22:0] conv4_i_2130_out;
output   conv4_i_2130_out_ap_vld;
output  [22:0] conv4_i_2029_out;
output   conv4_i_2029_out_ap_vld;
output  [22:0] conv4_i_1928_out;
output   conv4_i_1928_out_ap_vld;
output  [22:0] conv4_i_1827_out;
output   conv4_i_1827_out_ap_vld;
output  [22:0] conv4_i_1726_out;
output   conv4_i_1726_out_ap_vld;
output  [22:0] conv4_i_1625_out;
output   conv4_i_1625_out_ap_vld;
output  [22:0] conv4_i_1524_out;
output   conv4_i_1524_out_ap_vld;
output  [22:0] conv4_i_1423_out;
output   conv4_i_1423_out_ap_vld;
output  [22:0] conv4_i_1322_out;
output   conv4_i_1322_out_ap_vld;
output  [22:0] conv4_i_1221_out;
output   conv4_i_1221_out_ap_vld;
output  [22:0] conv4_i_1120_out;
output   conv4_i_1120_out_ap_vld;
output  [22:0] conv4_i_1019_out;
output   conv4_i_1019_out_ap_vld;
output  [22:0] conv4_i_918_out;
output   conv4_i_918_out_ap_vld;
output  [22:0] conv4_i_817_out;
output   conv4_i_817_out_ap_vld;
output  [22:0] conv4_i_716_out;
output   conv4_i_716_out_ap_vld;
output  [22:0] conv4_i_615_out;
output   conv4_i_615_out_ap_vld;
output  [22:0] conv4_i_514_out;
output   conv4_i_514_out_ap_vld;
output  [22:0] conv4_i_413_out;
output   conv4_i_413_out_ap_vld;
output  [22:0] conv4_i_312_out;
output   conv4_i_312_out_ap_vld;
output  [22:0] conv4_i_211_out;
output   conv4_i_211_out_ap_vld;
output  [22:0] conv4_i_110_out;
output   conv4_i_110_out_ap_vld;
output  [22:0] conv4_i8_out;
output   conv4_i8_out_ap_vld;

reg ap_idle;
reg inputs_ce0;
reg conv4_i_6372_out_ap_vld;
reg conv4_i_6271_out_ap_vld;
reg conv4_i_6170_out_ap_vld;
reg conv4_i_6069_out_ap_vld;
reg conv4_i_5968_out_ap_vld;
reg conv4_i_5867_out_ap_vld;
reg conv4_i_5766_out_ap_vld;
reg conv4_i_5665_out_ap_vld;
reg conv4_i_5564_out_ap_vld;
reg conv4_i_5463_out_ap_vld;
reg conv4_i_5362_out_ap_vld;
reg conv4_i_5261_out_ap_vld;
reg conv4_i_5160_out_ap_vld;
reg conv4_i_5059_out_ap_vld;
reg conv4_i_4958_out_ap_vld;
reg conv4_i_4857_out_ap_vld;
reg conv4_i_4756_out_ap_vld;
reg conv4_i_4655_out_ap_vld;
reg conv4_i_4554_out_ap_vld;
reg conv4_i_4453_out_ap_vld;
reg conv4_i_4352_out_ap_vld;
reg conv4_i_4251_out_ap_vld;
reg conv4_i_4150_out_ap_vld;
reg conv4_i_4049_out_ap_vld;
reg conv4_i_3948_out_ap_vld;
reg conv4_i_3847_out_ap_vld;
reg conv4_i_3746_out_ap_vld;
reg conv4_i_3645_out_ap_vld;
reg conv4_i_3544_out_ap_vld;
reg conv4_i_3443_out_ap_vld;
reg conv4_i_3342_out_ap_vld;
reg conv4_i_3241_out_ap_vld;
reg conv4_i_3140_out_ap_vld;
reg conv4_i_3039_out_ap_vld;
reg conv4_i_2938_out_ap_vld;
reg conv4_i_2837_out_ap_vld;
reg conv4_i_2736_out_ap_vld;
reg conv4_i_2635_out_ap_vld;
reg conv4_i_2534_out_ap_vld;
reg conv4_i_2433_out_ap_vld;
reg conv4_i_2332_out_ap_vld;
reg conv4_i_2231_out_ap_vld;
reg conv4_i_2130_out_ap_vld;
reg conv4_i_2029_out_ap_vld;
reg conv4_i_1928_out_ap_vld;
reg conv4_i_1827_out_ap_vld;
reg conv4_i_1726_out_ap_vld;
reg conv4_i_1625_out_ap_vld;
reg conv4_i_1524_out_ap_vld;
reg conv4_i_1423_out_ap_vld;
reg conv4_i_1322_out_ap_vld;
reg conv4_i_1221_out_ap_vld;
reg conv4_i_1120_out_ap_vld;
reg conv4_i_1019_out_ap_vld;
reg conv4_i_918_out_ap_vld;
reg conv4_i_817_out_ap_vld;
reg conv4_i_716_out_ap_vld;
reg conv4_i_615_out_ap_vld;
reg conv4_i_514_out_ap_vld;
reg conv4_i_413_out_ap_vld;
reg conv4_i_312_out_ap_vld;
reg conv4_i_211_out_ap_vld;
reg conv4_i_110_out_ap_vld;
reg conv4_i8_out_ap_vld;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state14_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] icmp_ln122_reg_4494;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_subdone;
reg   [13:0] LTC_TA_WEIGHTS_V_address0;
reg    LTC_TA_WEIGHTS_V_ce0;
wire  signed [7:0] LTC_TA_WEIGHTS_V_q0;
reg   [13:0] LTC_TA_WEIGHTS_V_address1;
reg    LTC_TA_WEIGHTS_V_ce1;
wire  signed [7:0] LTC_TA_WEIGHTS_V_q1;
reg   [13:0] LTC_TA_WEIGHTS_V_address2;
reg    LTC_TA_WEIGHTS_V_ce2;
wire  signed [7:0] LTC_TA_WEIGHTS_V_q2;
reg   [13:0] LTC_TA_WEIGHTS_V_address3;
reg    LTC_TA_WEIGHTS_V_ce3;
wire  signed [7:0] LTC_TA_WEIGHTS_V_q3;
reg   [13:0] LTC_TA_WEIGHTS_V_address4;
reg    LTC_TA_WEIGHTS_V_ce4;
wire  signed [7:0] LTC_TA_WEIGHTS_V_q4;
reg   [13:0] LTC_TA_WEIGHTS_V_address5;
reg    LTC_TA_WEIGHTS_V_ce5;
wire  signed [7:0] LTC_TA_WEIGHTS_V_q5;
reg   [13:0] LTC_TA_WEIGHTS_V_address6;
reg    LTC_TA_WEIGHTS_V_ce6;
wire  signed [7:0] LTC_TA_WEIGHTS_V_q6;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [8:0] feature_11_reg_4473;
wire   [0:0] icmp_ln122_fu_1824_p2;
wire  signed [8:0] xor_ln130_fu_1846_p2;
reg  signed [8:0] xor_ln130_reg_4508;
wire  signed [9:0] zext_ln130_63_cast_fu_1857_p3;
reg  signed [9:0] zext_ln130_63_cast_reg_4521;
wire  signed [10:0] zext_ln130_65_cast_fu_1879_p3;
reg  signed [10:0] zext_ln130_65_cast_reg_4538;
wire  signed [10:0] add_ln130_fu_1892_p2;
reg  signed [10:0] add_ln130_reg_4550;
wire   [14:0] zext_ln1494_fu_1920_p1;
reg   [14:0] zext_ln1494_reg_4567;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire  signed [11:0] zext_ln130_69_cast_fu_1960_p3;
reg  signed [11:0] zext_ln130_69_cast_reg_4675;
wire  signed [11:0] add_ln130_26_fu_1972_p2;
reg  signed [11:0] add_ln130_26_reg_4686;
wire  signed [11:0] zext_ln130_71_cast_fu_1983_p3;
reg  signed [11:0] zext_ln130_71_cast_reg_4697;
wire  signed [11:0] add_ln130_27_fu_1995_p2;
reg  signed [11:0] add_ln130_27_reg_4708;
wire   [12:0] zext_ln122_20_fu_2022_p1;
reg   [12:0] zext_ln122_20_reg_4729;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state13_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire  signed [12:0] zext_ln130_77_cast_fu_2069_p3;
reg  signed [12:0] zext_ln130_77_cast_reg_4780;
wire  signed [12:0] add_ln130_29_fu_2081_p2;
reg  signed [12:0] add_ln130_29_reg_4790;
wire  signed [12:0] zext_ln130_79_cast_fu_2092_p3;
reg  signed [12:0] zext_ln130_79_cast_reg_4800;
wire  signed [12:0] add_ln130_30_fu_2104_p2;
reg  signed [12:0] add_ln130_30_reg_4810;
wire  signed [12:0] zext_ln130_81_cast_fu_2115_p3;
reg  signed [12:0] zext_ln130_81_cast_reg_4820;
wire    ap_block_pp0_stage3_11001;
wire  signed [12:0] add_ln130_31_fu_2176_p2;
reg  signed [12:0] add_ln130_31_reg_4900;
wire  signed [12:0] zext_ln130_83_cast_fu_2186_p3;
reg  signed [12:0] zext_ln130_83_cast_reg_4910;
wire  signed [12:0] add_ln130_32_fu_2198_p2;
reg  signed [12:0] add_ln130_32_reg_4920;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire   [13:0] zext_ln122_16_fu_2261_p1;
reg   [13:0] zext_ln122_16_reg_4985;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_pp0_stage9_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln122_fu_1836_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln130_fu_1852_p1;
wire   [63:0] zext_ln130_253_fu_1865_p1;
wire   [63:0] zext_ln130_254_fu_1874_p1;
wire   [63:0] zext_ln130_255_fu_1887_p1;
wire   [63:0] zext_ln130_66_fu_1898_p1;
wire   [63:0] zext_ln130_256_fu_1907_p1;
wire   [63:0] zext_ln130_257_fu_1955_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln130_258_fu_1967_p1;
wire   [63:0] zext_ln130_70_fu_1978_p1;
wire   [63:0] zext_ln130_259_fu_1990_p1;
wire   [63:0] zext_ln130_72_fu_2001_p1;
wire   [63:0] zext_ln130_260_fu_2009_p1;
wire   [63:0] zext_ln130_261_fu_2017_p1;
wire   [63:0] zext_ln130_262_fu_2056_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln130_263_fu_2064_p1;
wire   [63:0] zext_ln130_264_fu_2076_p1;
wire   [63:0] zext_ln130_78_fu_2087_p1;
wire   [63:0] zext_ln130_265_fu_2099_p1;
wire   [63:0] zext_ln130_80_fu_2110_p1;
wire   [63:0] zext_ln130_266_fu_2122_p1;
wire   [63:0] zext_ln130_82_fu_2181_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln130_267_fu_2193_p1;
wire   [63:0] zext_ln130_84_fu_2203_p1;
wire   [63:0] zext_ln130_268_fu_2211_p1;
wire   [63:0] zext_ln130_269_fu_2219_p1;
wire   [63:0] zext_ln130_270_fu_2227_p1;
wire   [63:0] zext_ln130_271_fu_2235_p1;
wire   [63:0] zext_ln130_272_fu_2295_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln130_273_fu_2303_p1;
wire   [63:0] zext_ln130_274_fu_2311_p1;
wire   [63:0] zext_ln130_275_fu_2319_p1;
wire   [63:0] zext_ln130_276_fu_2331_p1;
wire   [63:0] zext_ln130_94_fu_2342_p1;
wire   [63:0] zext_ln130_277_fu_2354_p1;
wire   [63:0] zext_ln130_96_fu_2441_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln130_278_fu_2453_p1;
wire   [63:0] zext_ln130_98_fu_2463_p1;
wire   [63:0] zext_ln130_279_fu_2475_p1;
wire   [63:0] zext_ln130_100_fu_2485_p1;
wire   [63:0] zext_ln130_280_fu_2497_p1;
wire   [63:0] zext_ln130_102_fu_2507_p1;
wire   [63:0] zext_ln130_281_fu_2596_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln130_104_fu_2606_p1;
wire   [63:0] zext_ln130_282_fu_2618_p1;
wire   [63:0] zext_ln130_106_fu_2628_p1;
wire   [63:0] zext_ln130_283_fu_2640_p1;
wire   [63:0] zext_ln130_108_fu_2650_p1;
wire   [63:0] zext_ln130_284_fu_2658_p1;
wire   [63:0] zext_ln130_285_fu_2743_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln130_286_fu_2751_p1;
wire   [63:0] zext_ln130_287_fu_2759_p1;
wire   [63:0] zext_ln130_288_fu_2767_p1;
wire   [63:0] zext_ln130_289_fu_2775_p1;
wire   [63:0] zext_ln130_290_fu_2783_p1;
wire   [63:0] zext_ln130_291_fu_2791_p1;
wire   [63:0] zext_ln130_292_fu_2876_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln130_293_fu_2884_p1;
wire   [63:0] zext_ln130_294_fu_2892_p1;
wire   [63:0] zext_ln130_295_fu_2900_p1;
wire   [63:0] zext_ln130_296_fu_2908_p1;
wire   [63:0] zext_ln130_297_fu_2916_p1;
wire   [63:0] zext_ln130_298_fu_2924_p1;
wire   [63:0] zext_ln130_299_fu_3009_p1;
wire    ap_block_pp0_stage9;
reg   [8:0] feature_fu_234;
wire   [8:0] feature_12_fu_1830_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_feature_11;
reg  signed [22:0] conv4_i8_fu_238;
wire  signed [22:0] grp_fu_3435_p3;
reg  signed [22:0] conv4_i_110_fu_242;
wire  signed [22:0] grp_fu_3444_p3;
reg  signed [22:0] conv4_i_211_fu_246;
wire  signed [22:0] grp_fu_3453_p3;
reg  signed [22:0] conv4_i_312_fu_250;
wire  signed [22:0] grp_fu_3462_p3;
reg  signed [22:0] conv4_i_413_fu_254;
wire  signed [22:0] grp_fu_3471_p3;
reg  signed [22:0] conv4_i_514_fu_258;
wire  signed [22:0] grp_fu_3480_p3;
reg  signed [22:0] conv4_i_615_fu_262;
wire  signed [22:0] grp_fu_3489_p3;
reg  signed [22:0] conv4_i_716_fu_266;
wire  signed [22:0] grp_fu_3498_p3;
reg  signed [22:0] conv4_i_817_fu_270;
wire  signed [22:0] grp_fu_3506_p3;
reg  signed [22:0] conv4_i_918_fu_274;
wire  signed [22:0] grp_fu_3514_p3;
reg  signed [22:0] conv4_i_1019_fu_278;
wire  signed [22:0] grp_fu_3522_p3;
reg  signed [22:0] conv4_i_1120_fu_282;
wire  signed [22:0] grp_fu_3530_p3;
reg  signed [22:0] conv4_i_1221_fu_286;
wire  signed [22:0] grp_fu_3538_p3;
reg  signed [22:0] conv4_i_1322_fu_290;
wire  signed [22:0] grp_fu_3546_p3;
reg  signed [22:0] conv4_i_1423_fu_294;
wire  signed [22:0] grp_fu_3554_p3;
reg  signed [22:0] conv4_i_1524_fu_298;
wire  signed [22:0] grp_fu_3562_p3;
reg  signed [22:0] conv4_i_1625_fu_302;
wire  signed [22:0] grp_fu_3570_p3;
reg  signed [22:0] conv4_i_1726_fu_306;
wire  signed [22:0] grp_fu_3578_p3;
reg  signed [22:0] conv4_i_1827_fu_310;
wire  signed [22:0] grp_fu_3586_p3;
reg  signed [22:0] conv4_i_1928_fu_314;
wire  signed [22:0] grp_fu_3594_p3;
reg  signed [22:0] conv4_i_2029_fu_318;
wire  signed [22:0] grp_fu_3602_p3;
reg  signed [22:0] conv4_i_2130_fu_322;
wire  signed [22:0] grp_fu_3610_p3;
reg  signed [22:0] conv4_i_2231_fu_326;
wire  signed [22:0] grp_fu_3618_p3;
reg  signed [22:0] conv4_i_2332_fu_330;
wire  signed [22:0] grp_fu_3626_p3;
reg  signed [22:0] conv4_i_2433_fu_334;
wire  signed [22:0] grp_fu_3634_p3;
reg  signed [22:0] conv4_i_2534_fu_338;
wire  signed [22:0] grp_fu_3642_p3;
reg  signed [22:0] conv4_i_2635_fu_342;
wire  signed [22:0] grp_fu_3650_p3;
reg  signed [22:0] conv4_i_2736_fu_346;
wire  signed [22:0] grp_fu_3658_p3;
reg  signed [22:0] conv4_i_2837_fu_350;
wire  signed [22:0] grp_fu_3666_p3;
reg  signed [22:0] conv4_i_2938_fu_354;
wire  signed [22:0] grp_fu_3674_p3;
reg  signed [22:0] conv4_i_3039_fu_358;
wire  signed [22:0] grp_fu_3682_p3;
reg  signed [22:0] conv4_i_3140_fu_362;
wire  signed [22:0] grp_fu_3690_p3;
reg  signed [22:0] conv4_i_3241_fu_366;
wire  signed [22:0] grp_fu_3698_p3;
reg  signed [22:0] conv4_i_3342_fu_370;
wire  signed [22:0] grp_fu_3706_p3;
reg  signed [22:0] conv4_i_3443_fu_374;
wire  signed [22:0] grp_fu_3714_p3;
reg  signed [22:0] conv4_i_3544_fu_378;
wire  signed [22:0] grp_fu_3722_p3;
reg  signed [22:0] conv4_i_3645_fu_382;
wire  signed [22:0] grp_fu_3730_p3;
reg  signed [22:0] conv4_i_3746_fu_386;
wire  signed [22:0] grp_fu_3738_p3;
reg  signed [22:0] conv4_i_3847_fu_390;
wire  signed [22:0] grp_fu_3746_p3;
reg  signed [22:0] conv4_i_3948_fu_394;
wire  signed [22:0] grp_fu_3754_p3;
reg  signed [22:0] conv4_i_4049_fu_398;
wire  signed [22:0] grp_fu_3762_p3;
reg  signed [22:0] conv4_i_4150_fu_402;
wire  signed [22:0] grp_fu_3770_p3;
reg  signed [22:0] conv4_i_4251_fu_406;
wire  signed [22:0] grp_fu_3778_p3;
reg  signed [22:0] conv4_i_4352_fu_410;
wire  signed [22:0] grp_fu_3786_p3;
reg  signed [22:0] conv4_i_4453_fu_414;
wire  signed [22:0] grp_fu_3794_p3;
reg  signed [22:0] conv4_i_4554_fu_418;
wire  signed [22:0] grp_fu_3802_p3;
reg  signed [22:0] conv4_i_4655_fu_422;
wire  signed [22:0] grp_fu_3810_p3;
reg  signed [22:0] conv4_i_4756_fu_426;
wire  signed [22:0] grp_fu_3818_p3;
reg  signed [22:0] conv4_i_4857_fu_430;
wire  signed [22:0] grp_fu_3826_p3;
reg  signed [22:0] conv4_i_4958_fu_434;
wire  signed [22:0] grp_fu_3834_p3;
reg  signed [22:0] conv4_i_5059_fu_438;
wire  signed [22:0] grp_fu_3842_p3;
reg  signed [22:0] conv4_i_5160_fu_442;
wire  signed [22:0] grp_fu_3850_p3;
reg  signed [22:0] conv4_i_5261_fu_446;
wire  signed [22:0] grp_fu_3858_p3;
reg  signed [22:0] conv4_i_5362_fu_450;
wire  signed [22:0] grp_fu_3866_p3;
reg  signed [22:0] conv4_i_5463_fu_454;
wire  signed [22:0] grp_fu_3874_p3;
reg  signed [22:0] conv4_i_5564_fu_458;
wire  signed [22:0] grp_fu_3882_p3;
reg  signed [22:0] conv4_i_5665_fu_462;
wire  signed [22:0] grp_fu_3890_p3;
reg  signed [22:0] conv4_i_5766_fu_466;
wire  signed [22:0] grp_fu_3898_p3;
reg  signed [22:0] conv4_i_5867_fu_470;
wire  signed [22:0] grp_fu_3906_p3;
reg  signed [22:0] conv4_i_5968_fu_474;
wire  signed [22:0] grp_fu_3914_p3;
reg  signed [22:0] conv4_i_6069_fu_478;
wire  signed [22:0] grp_fu_3922_p3;
reg  signed [22:0] conv4_i_6170_fu_482;
wire  signed [22:0] grp_fu_3930_p3;
reg  signed [22:0] conv4_i_6271_fu_486;
wire  signed [22:0] grp_fu_3938_p3;
reg  signed [22:0] conv4_i_6372_fu_490;
wire  signed [22:0] grp_fu_3946_p3;
wire    ap_block_pp0_stage3_01001;
wire  signed [9:0] sext_ln130_497_fu_1870_p1;
wire   [10:0] zext_ln122_18_fu_1842_p1;
wire  signed [10:0] sext_ln130_498_fu_1903_p1;
wire  signed [10:0] sext_ln130_499_fu_1952_p1;
wire   [11:0] zext_ln122_19_fu_1917_p1;
wire  signed [11:0] sext_ln130_500_fu_2006_p1;
wire  signed [11:0] sext_ln130_501_fu_2014_p1;
wire  signed [11:0] sext_ln130_502_fu_2053_p1;
wire  signed [11:0] sext_ln130_503_fu_2061_p1;
wire  signed [12:0] sext_ln130_504_fu_2208_p1;
wire  signed [12:0] sext_ln130_505_fu_2216_p1;
wire  signed [12:0] sext_ln130_506_fu_2224_p1;
wire  signed [12:0] sext_ln130_507_fu_2232_p1;
wire  signed [12:0] sext_ln130_508_fu_2292_p1;
wire  signed [12:0] sext_ln130_509_fu_2300_p1;
wire  signed [12:0] sext_ln130_510_fu_2308_p1;
wire  signed [12:0] sext_ln130_511_fu_2316_p1;
wire   [13:0] zext_ln130_93_cast_fu_2324_p3;
wire   [13:0] add_ln130_36_fu_2336_p2;
wire   [13:0] zext_ln130_95_cast_fu_2347_p3;
wire   [13:0] add_ln130_37_fu_2436_p2;
wire   [13:0] zext_ln130_97_cast_fu_2446_p3;
wire   [13:0] add_ln130_38_fu_2458_p2;
wire   [13:0] zext_ln130_99_cast_fu_2468_p3;
wire   [13:0] add_ln130_39_fu_2480_p2;
wire   [13:0] zext_ln130_101_cast_fu_2490_p3;
wire   [13:0] add_ln130_40_fu_2502_p2;
wire   [13:0] zext_ln130_103_cast_fu_2589_p3;
wire   [13:0] add_ln130_41_fu_2601_p2;
wire   [13:0] zext_ln130_105_cast_fu_2611_p3;
wire   [13:0] add_ln130_42_fu_2623_p2;
wire   [13:0] zext_ln130_107_cast_fu_2633_p3;
wire   [13:0] add_ln130_43_fu_2645_p2;
wire  signed [13:0] sext_ln130_512_fu_2655_p1;
wire  signed [13:0] sext_ln130_513_fu_2740_p1;
wire  signed [13:0] sext_ln130_514_fu_2748_p1;
wire  signed [13:0] sext_ln130_515_fu_2756_p1;
wire  signed [13:0] sext_ln130_516_fu_2764_p1;
wire  signed [13:0] sext_ln130_517_fu_2772_p1;
wire  signed [13:0] sext_ln130_518_fu_2780_p1;
wire  signed [13:0] sext_ln130_519_fu_2788_p1;
wire  signed [13:0] sext_ln130_520_fu_2873_p1;
wire  signed [13:0] sext_ln130_521_fu_2881_p1;
wire  signed [13:0] sext_ln130_522_fu_2889_p1;
wire  signed [13:0] sext_ln130_523_fu_2897_p1;
wire  signed [13:0] sext_ln130_524_fu_2905_p1;
wire  signed [13:0] sext_ln130_525_fu_2913_p1;
wire  signed [13:0] sext_ln130_526_fu_2921_p1;
wire  signed [13:0] sext_ln130_527_fu_3006_p1;
wire   [6:0] grp_fu_3435_p1;
wire   [6:0] grp_fu_3444_p1;
wire   [6:0] grp_fu_3453_p1;
wire   [6:0] grp_fu_3462_p1;
wire   [6:0] grp_fu_3471_p1;
wire   [6:0] grp_fu_3480_p1;
wire   [6:0] grp_fu_3489_p1;
wire   [6:0] grp_fu_3498_p1;
wire   [6:0] grp_fu_3506_p1;
wire   [6:0] grp_fu_3514_p1;
wire   [6:0] grp_fu_3522_p1;
wire   [6:0] grp_fu_3530_p1;
wire   [6:0] grp_fu_3538_p1;
wire   [6:0] grp_fu_3546_p1;
wire   [6:0] grp_fu_3554_p1;
wire   [6:0] grp_fu_3562_p1;
wire   [6:0] grp_fu_3570_p1;
wire   [6:0] grp_fu_3578_p1;
wire   [6:0] grp_fu_3586_p1;
wire   [6:0] grp_fu_3594_p1;
wire   [6:0] grp_fu_3602_p1;
wire   [6:0] grp_fu_3610_p1;
wire   [6:0] grp_fu_3618_p1;
wire   [6:0] grp_fu_3626_p1;
wire   [6:0] grp_fu_3634_p1;
wire   [6:0] grp_fu_3642_p1;
wire   [6:0] grp_fu_3650_p1;
wire   [6:0] grp_fu_3658_p1;
wire   [6:0] grp_fu_3666_p1;
wire   [6:0] grp_fu_3674_p1;
wire   [6:0] grp_fu_3682_p1;
wire   [6:0] grp_fu_3690_p1;
wire   [6:0] grp_fu_3698_p1;
wire   [6:0] grp_fu_3706_p1;
wire   [6:0] grp_fu_3714_p1;
wire   [6:0] grp_fu_3722_p1;
wire   [6:0] grp_fu_3730_p1;
wire   [6:0] grp_fu_3738_p1;
wire   [6:0] grp_fu_3746_p1;
wire   [6:0] grp_fu_3754_p1;
wire   [6:0] grp_fu_3762_p1;
wire   [6:0] grp_fu_3770_p1;
wire   [6:0] grp_fu_3778_p1;
wire   [6:0] grp_fu_3786_p1;
wire   [6:0] grp_fu_3794_p1;
wire   [6:0] grp_fu_3802_p1;
wire   [6:0] grp_fu_3810_p1;
wire   [6:0] grp_fu_3818_p1;
wire   [6:0] grp_fu_3826_p1;
wire   [6:0] grp_fu_3834_p1;
wire   [6:0] grp_fu_3842_p1;
wire   [6:0] grp_fu_3850_p1;
wire   [6:0] grp_fu_3858_p1;
wire   [6:0] grp_fu_3866_p1;
wire   [6:0] grp_fu_3874_p1;
wire   [6:0] grp_fu_3882_p1;
wire   [6:0] grp_fu_3890_p1;
wire   [6:0] grp_fu_3898_p1;
wire   [6:0] grp_fu_3906_p1;
wire   [6:0] grp_fu_3914_p1;
wire   [6:0] grp_fu_3922_p1;
wire   [6:0] grp_fu_3930_p1;
wire   [6:0] grp_fu_3938_p1;
wire   [6:0] grp_fu_3946_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [9:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

model_evaluate_2_Pipeline_VITIS_LOOP_122_2_LTC_TA_WEIGHTS_V_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
LTC_TA_WEIGHTS_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(LTC_TA_WEIGHTS_V_address0),
    .ce0(LTC_TA_WEIGHTS_V_ce0),
    .q0(LTC_TA_WEIGHTS_V_q0),
    .address1(LTC_TA_WEIGHTS_V_address1),
    .ce1(LTC_TA_WEIGHTS_V_ce1),
    .q1(LTC_TA_WEIGHTS_V_q1),
    .address2(LTC_TA_WEIGHTS_V_address2),
    .ce2(LTC_TA_WEIGHTS_V_ce2),
    .q2(LTC_TA_WEIGHTS_V_q2),
    .address3(LTC_TA_WEIGHTS_V_address3),
    .ce3(LTC_TA_WEIGHTS_V_ce3),
    .q3(LTC_TA_WEIGHTS_V_q3),
    .address4(LTC_TA_WEIGHTS_V_address4),
    .ce4(LTC_TA_WEIGHTS_V_ce4),
    .q4(LTC_TA_WEIGHTS_V_q4),
    .address5(LTC_TA_WEIGHTS_V_address5),
    .ce5(LTC_TA_WEIGHTS_V_ce5),
    .q5(LTC_TA_WEIGHTS_V_q5),
    .address6(LTC_TA_WEIGHTS_V_address6),
    .ce6(LTC_TA_WEIGHTS_V_ce6),
    .q6(LTC_TA_WEIGHTS_V_q6)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1775(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q6),
    .din1(grp_fu_3435_p1),
    .din2(conv4_i8_fu_238),
    .ce(1'b1),
    .dout(grp_fu_3435_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1776(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q5),
    .din1(grp_fu_3444_p1),
    .din2(conv4_i_110_fu_242),
    .ce(1'b1),
    .dout(grp_fu_3444_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1777(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q4),
    .din1(grp_fu_3453_p1),
    .din2(conv4_i_211_fu_246),
    .ce(1'b1),
    .dout(grp_fu_3453_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1778(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q3),
    .din1(grp_fu_3462_p1),
    .din2(conv4_i_312_fu_250),
    .ce(1'b1),
    .dout(grp_fu_3462_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1779(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q2),
    .din1(grp_fu_3471_p1),
    .din2(conv4_i_413_fu_254),
    .ce(1'b1),
    .dout(grp_fu_3471_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1780(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q1),
    .din1(grp_fu_3480_p1),
    .din2(conv4_i_514_fu_258),
    .ce(1'b1),
    .dout(grp_fu_3480_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1781(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q0),
    .din1(grp_fu_3489_p1),
    .din2(conv4_i_615_fu_262),
    .ce(1'b1),
    .dout(grp_fu_3489_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1782(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q6),
    .din1(grp_fu_3498_p1),
    .din2(conv4_i_716_fu_266),
    .ce(1'b1),
    .dout(grp_fu_3498_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1783(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q5),
    .din1(grp_fu_3506_p1),
    .din2(conv4_i_817_fu_270),
    .ce(1'b1),
    .dout(grp_fu_3506_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1784(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q4),
    .din1(grp_fu_3514_p1),
    .din2(conv4_i_918_fu_274),
    .ce(1'b1),
    .dout(grp_fu_3514_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1785(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q3),
    .din1(grp_fu_3522_p1),
    .din2(conv4_i_1019_fu_278),
    .ce(1'b1),
    .dout(grp_fu_3522_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1786(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q2),
    .din1(grp_fu_3530_p1),
    .din2(conv4_i_1120_fu_282),
    .ce(1'b1),
    .dout(grp_fu_3530_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1787(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q1),
    .din1(grp_fu_3538_p1),
    .din2(conv4_i_1221_fu_286),
    .ce(1'b1),
    .dout(grp_fu_3538_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1788(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q0),
    .din1(grp_fu_3546_p1),
    .din2(conv4_i_1322_fu_290),
    .ce(1'b1),
    .dout(grp_fu_3546_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1789(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q6),
    .din1(grp_fu_3554_p1),
    .din2(conv4_i_1423_fu_294),
    .ce(1'b1),
    .dout(grp_fu_3554_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1790(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q5),
    .din1(grp_fu_3562_p1),
    .din2(conv4_i_1524_fu_298),
    .ce(1'b1),
    .dout(grp_fu_3562_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1791(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q4),
    .din1(grp_fu_3570_p1),
    .din2(conv4_i_1625_fu_302),
    .ce(1'b1),
    .dout(grp_fu_3570_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1792(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q3),
    .din1(grp_fu_3578_p1),
    .din2(conv4_i_1726_fu_306),
    .ce(1'b1),
    .dout(grp_fu_3578_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1793(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q2),
    .din1(grp_fu_3586_p1),
    .din2(conv4_i_1827_fu_310),
    .ce(1'b1),
    .dout(grp_fu_3586_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1794(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q1),
    .din1(grp_fu_3594_p1),
    .din2(conv4_i_1928_fu_314),
    .ce(1'b1),
    .dout(grp_fu_3594_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1795(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q0),
    .din1(grp_fu_3602_p1),
    .din2(conv4_i_2029_fu_318),
    .ce(1'b1),
    .dout(grp_fu_3602_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1796(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q6),
    .din1(grp_fu_3610_p1),
    .din2(conv4_i_2130_fu_322),
    .ce(1'b1),
    .dout(grp_fu_3610_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1797(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q5),
    .din1(grp_fu_3618_p1),
    .din2(conv4_i_2231_fu_326),
    .ce(1'b1),
    .dout(grp_fu_3618_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1798(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q4),
    .din1(grp_fu_3626_p1),
    .din2(conv4_i_2332_fu_330),
    .ce(1'b1),
    .dout(grp_fu_3626_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1799(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q3),
    .din1(grp_fu_3634_p1),
    .din2(conv4_i_2433_fu_334),
    .ce(1'b1),
    .dout(grp_fu_3634_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1800(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q2),
    .din1(grp_fu_3642_p1),
    .din2(conv4_i_2534_fu_338),
    .ce(1'b1),
    .dout(grp_fu_3642_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1801(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q1),
    .din1(grp_fu_3650_p1),
    .din2(conv4_i_2635_fu_342),
    .ce(1'b1),
    .dout(grp_fu_3650_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1802(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q0),
    .din1(grp_fu_3658_p1),
    .din2(conv4_i_2736_fu_346),
    .ce(1'b1),
    .dout(grp_fu_3658_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1803(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q6),
    .din1(grp_fu_3666_p1),
    .din2(conv4_i_2837_fu_350),
    .ce(1'b1),
    .dout(grp_fu_3666_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1804(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q5),
    .din1(grp_fu_3674_p1),
    .din2(conv4_i_2938_fu_354),
    .ce(1'b1),
    .dout(grp_fu_3674_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1805(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q4),
    .din1(grp_fu_3682_p1),
    .din2(conv4_i_3039_fu_358),
    .ce(1'b1),
    .dout(grp_fu_3682_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1806(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q3),
    .din1(grp_fu_3690_p1),
    .din2(conv4_i_3140_fu_362),
    .ce(1'b1),
    .dout(grp_fu_3690_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1807(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q2),
    .din1(grp_fu_3698_p1),
    .din2(conv4_i_3241_fu_366),
    .ce(1'b1),
    .dout(grp_fu_3698_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1808(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q1),
    .din1(grp_fu_3706_p1),
    .din2(conv4_i_3342_fu_370),
    .ce(1'b1),
    .dout(grp_fu_3706_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1809(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q0),
    .din1(grp_fu_3714_p1),
    .din2(conv4_i_3443_fu_374),
    .ce(1'b1),
    .dout(grp_fu_3714_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1810(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q6),
    .din1(grp_fu_3722_p1),
    .din2(conv4_i_3544_fu_378),
    .ce(1'b1),
    .dout(grp_fu_3722_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1811(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q5),
    .din1(grp_fu_3730_p1),
    .din2(conv4_i_3645_fu_382),
    .ce(1'b1),
    .dout(grp_fu_3730_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1812(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q4),
    .din1(grp_fu_3738_p1),
    .din2(conv4_i_3746_fu_386),
    .ce(1'b1),
    .dout(grp_fu_3738_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1813(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q3),
    .din1(grp_fu_3746_p1),
    .din2(conv4_i_3847_fu_390),
    .ce(1'b1),
    .dout(grp_fu_3746_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1814(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q2),
    .din1(grp_fu_3754_p1),
    .din2(conv4_i_3948_fu_394),
    .ce(1'b1),
    .dout(grp_fu_3754_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1815(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q1),
    .din1(grp_fu_3762_p1),
    .din2(conv4_i_4049_fu_398),
    .ce(1'b1),
    .dout(grp_fu_3762_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1816(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q0),
    .din1(grp_fu_3770_p1),
    .din2(conv4_i_4150_fu_402),
    .ce(1'b1),
    .dout(grp_fu_3770_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1817(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q6),
    .din1(grp_fu_3778_p1),
    .din2(conv4_i_4251_fu_406),
    .ce(1'b1),
    .dout(grp_fu_3778_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1818(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q5),
    .din1(grp_fu_3786_p1),
    .din2(conv4_i_4352_fu_410),
    .ce(1'b1),
    .dout(grp_fu_3786_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1819(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q4),
    .din1(grp_fu_3794_p1),
    .din2(conv4_i_4453_fu_414),
    .ce(1'b1),
    .dout(grp_fu_3794_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1820(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q3),
    .din1(grp_fu_3802_p1),
    .din2(conv4_i_4554_fu_418),
    .ce(1'b1),
    .dout(grp_fu_3802_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1821(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q2),
    .din1(grp_fu_3810_p1),
    .din2(conv4_i_4655_fu_422),
    .ce(1'b1),
    .dout(grp_fu_3810_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1822(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q1),
    .din1(grp_fu_3818_p1),
    .din2(conv4_i_4756_fu_426),
    .ce(1'b1),
    .dout(grp_fu_3818_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1823(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q0),
    .din1(grp_fu_3826_p1),
    .din2(conv4_i_4857_fu_430),
    .ce(1'b1),
    .dout(grp_fu_3826_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1824(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q6),
    .din1(grp_fu_3834_p1),
    .din2(conv4_i_4958_fu_434),
    .ce(1'b1),
    .dout(grp_fu_3834_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1825(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q5),
    .din1(grp_fu_3842_p1),
    .din2(conv4_i_5059_fu_438),
    .ce(1'b1),
    .dout(grp_fu_3842_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1826(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q4),
    .din1(grp_fu_3850_p1),
    .din2(conv4_i_5160_fu_442),
    .ce(1'b1),
    .dout(grp_fu_3850_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1827(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q3),
    .din1(grp_fu_3858_p1),
    .din2(conv4_i_5261_fu_446),
    .ce(1'b1),
    .dout(grp_fu_3858_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1828(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q2),
    .din1(grp_fu_3866_p1),
    .din2(conv4_i_5362_fu_450),
    .ce(1'b1),
    .dout(grp_fu_3866_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1829(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q1),
    .din1(grp_fu_3874_p1),
    .din2(conv4_i_5463_fu_454),
    .ce(1'b1),
    .dout(grp_fu_3874_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1830(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q0),
    .din1(grp_fu_3882_p1),
    .din2(conv4_i_5564_fu_458),
    .ce(1'b1),
    .dout(grp_fu_3882_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1831(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q6),
    .din1(grp_fu_3890_p1),
    .din2(conv4_i_5665_fu_462),
    .ce(1'b1),
    .dout(grp_fu_3890_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1832(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q5),
    .din1(grp_fu_3898_p1),
    .din2(conv4_i_5766_fu_466),
    .ce(1'b1),
    .dout(grp_fu_3898_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1833(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q4),
    .din1(grp_fu_3906_p1),
    .din2(conv4_i_5867_fu_470),
    .ce(1'b1),
    .dout(grp_fu_3906_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1834(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q3),
    .din1(grp_fu_3914_p1),
    .din2(conv4_i_5968_fu_474),
    .ce(1'b1),
    .dout(grp_fu_3914_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1835(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q2),
    .din1(grp_fu_3922_p1),
    .din2(conv4_i_6069_fu_478),
    .ce(1'b1),
    .dout(grp_fu_3922_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1836(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q1),
    .din1(grp_fu_3930_p1),
    .din2(conv4_i_6170_fu_482),
    .ce(1'b1),
    .dout(grp_fu_3930_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1837(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q0),
    .din1(grp_fu_3938_p1),
    .din2(conv4_i_6271_fu_486),
    .ce(1'b1),
    .dout(grp_fu_3938_p3)
);

model_mac_muladd_8s_7ns_23s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
mac_muladd_8s_7ns_23s_23_4_1_U1838(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(LTC_TA_WEIGHTS_V_q0),
    .din1(grp_fu_3946_p1),
    .din2(conv4_i_6372_fu_490),
    .ce(1'b1),
    .dout(grp_fu_3946_p3)
);

model_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i8_fu_238 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv4_i8_fu_238 <= grp_fu_3435_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_1019_fu_278 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv4_i_1019_fu_278 <= grp_fu_3522_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_110_fu_242 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv4_i_110_fu_242 <= grp_fu_3444_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_1120_fu_282 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv4_i_1120_fu_282 <= grp_fu_3530_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_1221_fu_286 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv4_i_1221_fu_286 <= grp_fu_3538_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_1322_fu_290 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv4_i_1322_fu_290 <= grp_fu_3546_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_1423_fu_294 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv4_i_1423_fu_294 <= grp_fu_3554_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_1524_fu_298 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv4_i_1524_fu_298 <= grp_fu_3562_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_1625_fu_302 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv4_i_1625_fu_302 <= grp_fu_3570_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_1726_fu_306 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv4_i_1726_fu_306 <= grp_fu_3578_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_1827_fu_310 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv4_i_1827_fu_310 <= grp_fu_3586_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_1928_fu_314 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv4_i_1928_fu_314 <= grp_fu_3594_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_2029_fu_318 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv4_i_2029_fu_318 <= grp_fu_3602_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_211_fu_246 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv4_i_211_fu_246 <= grp_fu_3453_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_2130_fu_322 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv4_i_2130_fu_322 <= grp_fu_3610_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_2231_fu_326 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv4_i_2231_fu_326 <= grp_fu_3618_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_2332_fu_330 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv4_i_2332_fu_330 <= grp_fu_3626_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_2433_fu_334 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv4_i_2433_fu_334 <= grp_fu_3634_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_2534_fu_338 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv4_i_2534_fu_338 <= grp_fu_3642_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_2635_fu_342 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv4_i_2635_fu_342 <= grp_fu_3650_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_2736_fu_346 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv4_i_2736_fu_346 <= grp_fu_3658_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_2837_fu_350 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv4_i_2837_fu_350 <= grp_fu_3666_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_2938_fu_354 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv4_i_2938_fu_354 <= grp_fu_3674_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_3039_fu_358 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv4_i_3039_fu_358 <= grp_fu_3682_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_312_fu_250 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv4_i_312_fu_250 <= grp_fu_3462_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_3140_fu_362 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv4_i_3140_fu_362 <= grp_fu_3690_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_3241_fu_366 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv4_i_3241_fu_366 <= grp_fu_3698_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_3342_fu_370 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv4_i_3342_fu_370 <= grp_fu_3706_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_3443_fu_374 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv4_i_3443_fu_374 <= grp_fu_3714_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_3544_fu_378 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv4_i_3544_fu_378 <= grp_fu_3722_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_3645_fu_382 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv4_i_3645_fu_382 <= grp_fu_3730_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_3746_fu_386 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv4_i_3746_fu_386 <= grp_fu_3738_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_3847_fu_390 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv4_i_3847_fu_390 <= grp_fu_3746_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_3948_fu_394 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv4_i_3948_fu_394 <= grp_fu_3754_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_4049_fu_398 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv4_i_4049_fu_398 <= grp_fu_3762_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_413_fu_254 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv4_i_413_fu_254 <= grp_fu_3471_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_4150_fu_402 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv4_i_4150_fu_402 <= grp_fu_3770_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            conv4_i_4251_fu_406 <= 23'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            conv4_i_4251_fu_406 <= grp_fu_3778_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            conv4_i_4352_fu_410 <= 23'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            conv4_i_4352_fu_410 <= grp_fu_3786_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            conv4_i_4453_fu_414 <= 23'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            conv4_i_4453_fu_414 <= grp_fu_3794_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            conv4_i_4554_fu_418 <= 23'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            conv4_i_4554_fu_418 <= grp_fu_3802_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            conv4_i_4655_fu_422 <= 23'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            conv4_i_4655_fu_422 <= grp_fu_3810_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            conv4_i_4756_fu_426 <= 23'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            conv4_i_4756_fu_426 <= grp_fu_3818_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            conv4_i_4857_fu_430 <= 23'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            conv4_i_4857_fu_430 <= grp_fu_3826_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_4958_fu_434 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv4_i_4958_fu_434 <= grp_fu_3834_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_5059_fu_438 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv4_i_5059_fu_438 <= grp_fu_3842_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_514_fu_258 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv4_i_514_fu_258 <= grp_fu_3480_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_5160_fu_442 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv4_i_5160_fu_442 <= grp_fu_3850_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_5261_fu_446 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv4_i_5261_fu_446 <= grp_fu_3858_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_5362_fu_450 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv4_i_5362_fu_450 <= grp_fu_3866_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_5463_fu_454 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv4_i_5463_fu_454 <= grp_fu_3874_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_5564_fu_458 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv4_i_5564_fu_458 <= grp_fu_3882_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_5665_fu_462 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv4_i_5665_fu_462 <= grp_fu_3890_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_5766_fu_466 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv4_i_5766_fu_466 <= grp_fu_3898_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_5867_fu_470 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv4_i_5867_fu_470 <= grp_fu_3906_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_5968_fu_474 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv4_i_5968_fu_474 <= grp_fu_3914_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_6069_fu_478 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv4_i_6069_fu_478 <= grp_fu_3922_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_615_fu_262 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv4_i_615_fu_262 <= grp_fu_3489_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_6170_fu_482 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv4_i_6170_fu_482 <= grp_fu_3930_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_6271_fu_486 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv4_i_6271_fu_486 <= grp_fu_3938_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_6372_fu_490 <= 23'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_6372_fu_490 <= grp_fu_3946_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_716_fu_266 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv4_i_716_fu_266 <= grp_fu_3498_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_817_fu_270 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv4_i_817_fu_270 <= grp_fu_3506_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv4_i_918_fu_274 <= 23'd0;
    end else if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv4_i_918_fu_274 <= grp_fu_3514_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln122_fu_1824_p2 == 1'd0))) begin
            feature_fu_234 <= feature_12_fu_1830_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            feature_fu_234 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln130_26_reg_4686 <= add_ln130_26_fu_1972_p2;
        add_ln130_27_reg_4708 <= add_ln130_27_fu_1995_p2;
        zext_ln130_69_cast_reg_4675[8 : 0] <= zext_ln130_69_cast_fu_1960_p3[8 : 0];
        zext_ln130_71_cast_reg_4697[8 : 0] <= zext_ln130_71_cast_fu_1983_p3[8 : 0];
        zext_ln1494_reg_4567[6 : 0] <= zext_ln1494_fu_1920_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln130_29_reg_4790 <= add_ln130_29_fu_2081_p2;
        add_ln130_30_reg_4810 <= add_ln130_30_fu_2104_p2;
        zext_ln122_20_reg_4729[8 : 0] <= zext_ln122_20_fu_2022_p1[8 : 0];
        zext_ln130_77_cast_reg_4780[8 : 0] <= zext_ln130_77_cast_fu_2069_p3[8 : 0];
        zext_ln130_79_cast_reg_4800[8 : 0] <= zext_ln130_79_cast_fu_2092_p3[8 : 0];
        zext_ln130_81_cast_reg_4820[8 : 0] <= zext_ln130_81_cast_fu_2115_p3[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln130_31_reg_4900 <= add_ln130_31_fu_2176_p2;
        add_ln130_32_reg_4920 <= add_ln130_32_fu_2198_p2;
        zext_ln130_83_cast_reg_4910[8 : 0] <= zext_ln130_83_cast_fu_2186_p3[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln122_fu_1824_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln130_reg_4550 <= add_ln130_fu_1892_p2;
        xor_ln130_reg_4508 <= xor_ln130_fu_1846_p2;
        zext_ln130_63_cast_reg_4521[8 : 0] <= zext_ln130_63_cast_fu_1857_p3[8 : 0];
        zext_ln130_65_cast_reg_4538[8 : 0] <= zext_ln130_65_cast_fu_1879_p3[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        feature_11_reg_4473 <= ap_sig_allocacmp_feature_11;
        icmp_ln122_reg_4494 <= icmp_ln122_fu_1824_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_reg_4494 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        zext_ln122_16_reg_4985[8 : 0] <= zext_ln122_16_fu_2261_p1[8 : 0];
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            LTC_TA_WEIGHTS_V_address0 = zext_ln130_299_fu_3009_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            LTC_TA_WEIGHTS_V_address0 = zext_ln130_298_fu_2924_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            LTC_TA_WEIGHTS_V_address0 = zext_ln130_291_fu_2791_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            LTC_TA_WEIGHTS_V_address0 = zext_ln130_284_fu_2658_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            LTC_TA_WEIGHTS_V_address0 = zext_ln130_102_fu_2507_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            LTC_TA_WEIGHTS_V_address0 = zext_ln130_277_fu_2354_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            LTC_TA_WEIGHTS_V_address0 = zext_ln130_271_fu_2235_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            LTC_TA_WEIGHTS_V_address0 = zext_ln130_266_fu_2122_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            LTC_TA_WEIGHTS_V_address0 = zext_ln130_261_fu_2017_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            LTC_TA_WEIGHTS_V_address0 = zext_ln130_256_fu_1907_p1;
        end else begin
            LTC_TA_WEIGHTS_V_address0 = 'bx;
        end
    end else begin
        LTC_TA_WEIGHTS_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            LTC_TA_WEIGHTS_V_address1 = zext_ln130_297_fu_2916_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            LTC_TA_WEIGHTS_V_address1 = zext_ln130_290_fu_2783_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            LTC_TA_WEIGHTS_V_address1 = zext_ln130_108_fu_2650_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            LTC_TA_WEIGHTS_V_address1 = zext_ln130_280_fu_2497_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            LTC_TA_WEIGHTS_V_address1 = zext_ln130_94_fu_2342_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            LTC_TA_WEIGHTS_V_address1 = zext_ln130_270_fu_2227_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            LTC_TA_WEIGHTS_V_address1 = zext_ln130_80_fu_2110_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            LTC_TA_WEIGHTS_V_address1 = zext_ln130_260_fu_2009_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            LTC_TA_WEIGHTS_V_address1 = zext_ln130_66_fu_1898_p1;
        end else begin
            LTC_TA_WEIGHTS_V_address1 = 'bx;
        end
    end else begin
        LTC_TA_WEIGHTS_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            LTC_TA_WEIGHTS_V_address2 = zext_ln130_296_fu_2908_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            LTC_TA_WEIGHTS_V_address2 = zext_ln130_289_fu_2775_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            LTC_TA_WEIGHTS_V_address2 = zext_ln130_283_fu_2640_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            LTC_TA_WEIGHTS_V_address2 = zext_ln130_100_fu_2485_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            LTC_TA_WEIGHTS_V_address2 = zext_ln130_276_fu_2331_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            LTC_TA_WEIGHTS_V_address2 = zext_ln130_269_fu_2219_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            LTC_TA_WEIGHTS_V_address2 = zext_ln130_265_fu_2099_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            LTC_TA_WEIGHTS_V_address2 = zext_ln130_72_fu_2001_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            LTC_TA_WEIGHTS_V_address2 = zext_ln130_255_fu_1887_p1;
        end else begin
            LTC_TA_WEIGHTS_V_address2 = 'bx;
        end
    end else begin
        LTC_TA_WEIGHTS_V_address2 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            LTC_TA_WEIGHTS_V_address3 = zext_ln130_295_fu_2900_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            LTC_TA_WEIGHTS_V_address3 = zext_ln130_288_fu_2767_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            LTC_TA_WEIGHTS_V_address3 = zext_ln130_106_fu_2628_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            LTC_TA_WEIGHTS_V_address3 = zext_ln130_279_fu_2475_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            LTC_TA_WEIGHTS_V_address3 = zext_ln130_275_fu_2319_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            LTC_TA_WEIGHTS_V_address3 = zext_ln130_268_fu_2211_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            LTC_TA_WEIGHTS_V_address3 = zext_ln130_78_fu_2087_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            LTC_TA_WEIGHTS_V_address3 = zext_ln130_259_fu_1990_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            LTC_TA_WEIGHTS_V_address3 = zext_ln130_254_fu_1874_p1;
        end else begin
            LTC_TA_WEIGHTS_V_address3 = 'bx;
        end
    end else begin
        LTC_TA_WEIGHTS_V_address3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            LTC_TA_WEIGHTS_V_address4 = zext_ln130_294_fu_2892_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            LTC_TA_WEIGHTS_V_address4 = zext_ln130_287_fu_2759_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            LTC_TA_WEIGHTS_V_address4 = zext_ln130_282_fu_2618_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            LTC_TA_WEIGHTS_V_address4 = zext_ln130_98_fu_2463_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            LTC_TA_WEIGHTS_V_address4 = zext_ln130_274_fu_2311_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            LTC_TA_WEIGHTS_V_address4 = zext_ln130_84_fu_2203_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            LTC_TA_WEIGHTS_V_address4 = zext_ln130_264_fu_2076_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            LTC_TA_WEIGHTS_V_address4 = zext_ln130_70_fu_1978_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            LTC_TA_WEIGHTS_V_address4 = zext_ln130_253_fu_1865_p1;
        end else begin
            LTC_TA_WEIGHTS_V_address4 = 'bx;
        end
    end else begin
        LTC_TA_WEIGHTS_V_address4 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            LTC_TA_WEIGHTS_V_address5 = zext_ln130_293_fu_2884_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            LTC_TA_WEIGHTS_V_address5 = zext_ln130_286_fu_2751_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            LTC_TA_WEIGHTS_V_address5 = zext_ln130_104_fu_2606_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            LTC_TA_WEIGHTS_V_address5 = zext_ln130_278_fu_2453_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            LTC_TA_WEIGHTS_V_address5 = zext_ln130_273_fu_2303_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            LTC_TA_WEIGHTS_V_address5 = zext_ln130_267_fu_2193_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            LTC_TA_WEIGHTS_V_address5 = zext_ln130_263_fu_2064_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            LTC_TA_WEIGHTS_V_address5 = zext_ln130_258_fu_1967_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            LTC_TA_WEIGHTS_V_address5 = zext_ln130_fu_1852_p1;
        end else begin
            LTC_TA_WEIGHTS_V_address5 = 'bx;
        end
    end else begin
        LTC_TA_WEIGHTS_V_address5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            LTC_TA_WEIGHTS_V_address6 = zext_ln130_292_fu_2876_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            LTC_TA_WEIGHTS_V_address6 = zext_ln130_285_fu_2743_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            LTC_TA_WEIGHTS_V_address6 = zext_ln130_281_fu_2596_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            LTC_TA_WEIGHTS_V_address6 = zext_ln130_96_fu_2441_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            LTC_TA_WEIGHTS_V_address6 = zext_ln130_272_fu_2295_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            LTC_TA_WEIGHTS_V_address6 = zext_ln130_82_fu_2181_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            LTC_TA_WEIGHTS_V_address6 = zext_ln130_262_fu_2056_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            LTC_TA_WEIGHTS_V_address6 = zext_ln130_257_fu_1955_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            LTC_TA_WEIGHTS_V_address6 = zext_ln122_fu_1836_p1;
        end else begin
            LTC_TA_WEIGHTS_V_address6 = 'bx;
        end
    end else begin
        LTC_TA_WEIGHTS_V_address6 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        LTC_TA_WEIGHTS_V_ce0 = 1'b1;
    end else begin
        LTC_TA_WEIGHTS_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        LTC_TA_WEIGHTS_V_ce1 = 1'b1;
    end else begin
        LTC_TA_WEIGHTS_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        LTC_TA_WEIGHTS_V_ce2 = 1'b1;
    end else begin
        LTC_TA_WEIGHTS_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        LTC_TA_WEIGHTS_V_ce3 = 1'b1;
    end else begin
        LTC_TA_WEIGHTS_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        LTC_TA_WEIGHTS_V_ce4 = 1'b1;
    end else begin
        LTC_TA_WEIGHTS_V_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        LTC_TA_WEIGHTS_V_ce5 = 1'b1;
    end else begin
        LTC_TA_WEIGHTS_V_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        LTC_TA_WEIGHTS_V_ce6 = 1'b1;
    end else begin
        LTC_TA_WEIGHTS_V_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_feature_11 = 9'd0;
    end else begin
        ap_sig_allocacmp_feature_11 = feature_fu_234;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i8_out_ap_vld = 1'b1;
    end else begin
        conv4_i8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_1019_out_ap_vld = 1'b1;
    end else begin
        conv4_i_1019_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_110_out_ap_vld = 1'b1;
    end else begin
        conv4_i_110_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_1120_out_ap_vld = 1'b1;
    end else begin
        conv4_i_1120_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_1221_out_ap_vld = 1'b1;
    end else begin
        conv4_i_1221_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_1322_out_ap_vld = 1'b1;
    end else begin
        conv4_i_1322_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_1423_out_ap_vld = 1'b1;
    end else begin
        conv4_i_1423_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_1524_out_ap_vld = 1'b1;
    end else begin
        conv4_i_1524_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_1625_out_ap_vld = 1'b1;
    end else begin
        conv4_i_1625_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_1726_out_ap_vld = 1'b1;
    end else begin
        conv4_i_1726_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_1827_out_ap_vld = 1'b1;
    end else begin
        conv4_i_1827_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_1928_out_ap_vld = 1'b1;
    end else begin
        conv4_i_1928_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_2029_out_ap_vld = 1'b1;
    end else begin
        conv4_i_2029_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_211_out_ap_vld = 1'b1;
    end else begin
        conv4_i_211_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_2130_out_ap_vld = 1'b1;
    end else begin
        conv4_i_2130_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_2231_out_ap_vld = 1'b1;
    end else begin
        conv4_i_2231_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_2332_out_ap_vld = 1'b1;
    end else begin
        conv4_i_2332_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_2433_out_ap_vld = 1'b1;
    end else begin
        conv4_i_2433_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_2534_out_ap_vld = 1'b1;
    end else begin
        conv4_i_2534_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_2635_out_ap_vld = 1'b1;
    end else begin
        conv4_i_2635_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_2736_out_ap_vld = 1'b1;
    end else begin
        conv4_i_2736_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_2837_out_ap_vld = 1'b1;
    end else begin
        conv4_i_2837_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_2938_out_ap_vld = 1'b1;
    end else begin
        conv4_i_2938_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_3039_out_ap_vld = 1'b1;
    end else begin
        conv4_i_3039_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_312_out_ap_vld = 1'b1;
    end else begin
        conv4_i_312_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_3140_out_ap_vld = 1'b1;
    end else begin
        conv4_i_3140_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_3241_out_ap_vld = 1'b1;
    end else begin
        conv4_i_3241_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_3342_out_ap_vld = 1'b1;
    end else begin
        conv4_i_3342_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_3443_out_ap_vld = 1'b1;
    end else begin
        conv4_i_3443_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_3544_out_ap_vld = 1'b1;
    end else begin
        conv4_i_3544_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_3645_out_ap_vld = 1'b1;
    end else begin
        conv4_i_3645_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_3746_out_ap_vld = 1'b1;
    end else begin
        conv4_i_3746_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_3847_out_ap_vld = 1'b1;
    end else begin
        conv4_i_3847_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_3948_out_ap_vld = 1'b1;
    end else begin
        conv4_i_3948_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_4049_out_ap_vld = 1'b1;
    end else begin
        conv4_i_4049_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_413_out_ap_vld = 1'b1;
    end else begin
        conv4_i_413_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_4150_out_ap_vld = 1'b1;
    end else begin
        conv4_i_4150_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_4251_out_ap_vld = 1'b1;
    end else begin
        conv4_i_4251_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_4352_out_ap_vld = 1'b1;
    end else begin
        conv4_i_4352_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_4453_out_ap_vld = 1'b1;
    end else begin
        conv4_i_4453_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_4554_out_ap_vld = 1'b1;
    end else begin
        conv4_i_4554_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_4655_out_ap_vld = 1'b1;
    end else begin
        conv4_i_4655_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_4756_out_ap_vld = 1'b1;
    end else begin
        conv4_i_4756_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_4857_out_ap_vld = 1'b1;
    end else begin
        conv4_i_4857_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_4958_out_ap_vld = 1'b1;
    end else begin
        conv4_i_4958_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_5059_out_ap_vld = 1'b1;
    end else begin
        conv4_i_5059_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_514_out_ap_vld = 1'b1;
    end else begin
        conv4_i_514_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_5160_out_ap_vld = 1'b1;
    end else begin
        conv4_i_5160_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_5261_out_ap_vld = 1'b1;
    end else begin
        conv4_i_5261_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_5362_out_ap_vld = 1'b1;
    end else begin
        conv4_i_5362_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_5463_out_ap_vld = 1'b1;
    end else begin
        conv4_i_5463_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_5564_out_ap_vld = 1'b1;
    end else begin
        conv4_i_5564_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_5665_out_ap_vld = 1'b1;
    end else begin
        conv4_i_5665_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_5766_out_ap_vld = 1'b1;
    end else begin
        conv4_i_5766_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_5867_out_ap_vld = 1'b1;
    end else begin
        conv4_i_5867_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_5968_out_ap_vld = 1'b1;
    end else begin
        conv4_i_5968_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_6069_out_ap_vld = 1'b1;
    end else begin
        conv4_i_6069_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_615_out_ap_vld = 1'b1;
    end else begin
        conv4_i_615_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_6170_out_ap_vld = 1'b1;
    end else begin
        conv4_i_6170_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_6271_out_ap_vld = 1'b1;
    end else begin
        conv4_i_6271_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_6372_out_ap_vld = 1'b1;
    end else begin
        conv4_i_6372_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_716_out_ap_vld = 1'b1;
    end else begin
        conv4_i_716_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_817_out_ap_vld = 1'b1;
    end else begin
        conv4_i_817_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln122_reg_4494 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv4_i_918_out_ap_vld = 1'b1;
    end else begin
        conv4_i_918_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputs_ce0 = 1'b1;
    end else begin
        inputs_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln130_26_fu_1972_p2 = ($signed(zext_ln122_19_fu_1917_p1) + $signed(12'd2304));

assign add_ln130_27_fu_1995_p2 = ($signed(zext_ln122_19_fu_1917_p1) + $signed(12'd2816));

assign add_ln130_29_fu_2081_p2 = ($signed(zext_ln122_20_fu_2022_p1) + $signed(13'd4352));

assign add_ln130_30_fu_2104_p2 = ($signed(zext_ln122_20_fu_2022_p1) + $signed(13'd4864));

assign add_ln130_31_fu_2176_p2 = ($signed(zext_ln122_20_reg_4729) + $signed(13'd5376));

assign add_ln130_32_fu_2198_p2 = ($signed(zext_ln122_20_reg_4729) + $signed(13'd5888));

assign add_ln130_36_fu_2336_p2 = ($signed(zext_ln122_16_fu_2261_p1) + $signed(14'd8448));

assign add_ln130_37_fu_2436_p2 = ($signed(zext_ln122_16_reg_4985) + $signed(14'd8960));

assign add_ln130_38_fu_2458_p2 = ($signed(zext_ln122_16_reg_4985) + $signed(14'd9472));

assign add_ln130_39_fu_2480_p2 = ($signed(zext_ln122_16_reg_4985) + $signed(14'd9984));

assign add_ln130_40_fu_2502_p2 = ($signed(zext_ln122_16_reg_4985) + $signed(14'd10496));

assign add_ln130_41_fu_2601_p2 = ($signed(zext_ln122_16_reg_4985) + $signed(14'd11008));

assign add_ln130_42_fu_2623_p2 = ($signed(zext_ln122_16_reg_4985) + $signed(14'd11520));

assign add_ln130_43_fu_2645_p2 = ($signed(zext_ln122_16_reg_4985) + $signed(14'd12032));

assign add_ln130_fu_1892_p2 = ($signed(zext_ln122_18_fu_1842_p1) + $signed(11'd1280));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign conv4_i8_out = conv4_i8_fu_238;

assign conv4_i_1019_out = conv4_i_1019_fu_278;

assign conv4_i_110_out = conv4_i_110_fu_242;

assign conv4_i_1120_out = conv4_i_1120_fu_282;

assign conv4_i_1221_out = conv4_i_1221_fu_286;

assign conv4_i_1322_out = conv4_i_1322_fu_290;

assign conv4_i_1423_out = conv4_i_1423_fu_294;

assign conv4_i_1524_out = conv4_i_1524_fu_298;

assign conv4_i_1625_out = conv4_i_1625_fu_302;

assign conv4_i_1726_out = conv4_i_1726_fu_306;

assign conv4_i_1827_out = conv4_i_1827_fu_310;

assign conv4_i_1928_out = conv4_i_1928_fu_314;

assign conv4_i_2029_out = conv4_i_2029_fu_318;

assign conv4_i_211_out = conv4_i_211_fu_246;

assign conv4_i_2130_out = conv4_i_2130_fu_322;

assign conv4_i_2231_out = conv4_i_2231_fu_326;

assign conv4_i_2332_out = conv4_i_2332_fu_330;

assign conv4_i_2433_out = conv4_i_2433_fu_334;

assign conv4_i_2534_out = conv4_i_2534_fu_338;

assign conv4_i_2635_out = conv4_i_2635_fu_342;

assign conv4_i_2736_out = conv4_i_2736_fu_346;

assign conv4_i_2837_out = conv4_i_2837_fu_350;

assign conv4_i_2938_out = conv4_i_2938_fu_354;

assign conv4_i_3039_out = conv4_i_3039_fu_358;

assign conv4_i_312_out = conv4_i_312_fu_250;

assign conv4_i_3140_out = conv4_i_3140_fu_362;

assign conv4_i_3241_out = conv4_i_3241_fu_366;

assign conv4_i_3342_out = conv4_i_3342_fu_370;

assign conv4_i_3443_out = conv4_i_3443_fu_374;

assign conv4_i_3544_out = conv4_i_3544_fu_378;

assign conv4_i_3645_out = conv4_i_3645_fu_382;

assign conv4_i_3746_out = conv4_i_3746_fu_386;

assign conv4_i_3847_out = conv4_i_3847_fu_390;

assign conv4_i_3948_out = conv4_i_3948_fu_394;

assign conv4_i_4049_out = conv4_i_4049_fu_398;

assign conv4_i_413_out = conv4_i_413_fu_254;

assign conv4_i_4150_out = conv4_i_4150_fu_402;

assign conv4_i_4251_out = conv4_i_4251_fu_406;

assign conv4_i_4352_out = conv4_i_4352_fu_410;

assign conv4_i_4453_out = conv4_i_4453_fu_414;

assign conv4_i_4554_out = conv4_i_4554_fu_418;

assign conv4_i_4655_out = conv4_i_4655_fu_422;

assign conv4_i_4756_out = conv4_i_4756_fu_426;

assign conv4_i_4857_out = conv4_i_4857_fu_430;

assign conv4_i_4958_out = conv4_i_4958_fu_434;

assign conv4_i_5059_out = conv4_i_5059_fu_438;

assign conv4_i_514_out = conv4_i_514_fu_258;

assign conv4_i_5160_out = conv4_i_5160_fu_442;

assign conv4_i_5261_out = conv4_i_5261_fu_446;

assign conv4_i_5362_out = conv4_i_5362_fu_450;

assign conv4_i_5463_out = conv4_i_5463_fu_454;

assign conv4_i_5564_out = conv4_i_5564_fu_458;

assign conv4_i_5665_out = conv4_i_5665_fu_462;

assign conv4_i_5766_out = conv4_i_5766_fu_466;

assign conv4_i_5867_out = conv4_i_5867_fu_470;

assign conv4_i_5968_out = conv4_i_5968_fu_474;

assign conv4_i_6069_out = conv4_i_6069_fu_478;

assign conv4_i_615_out = conv4_i_615_fu_262;

assign conv4_i_6170_out = conv4_i_6170_fu_482;

assign conv4_i_6271_out = conv4_i_6271_fu_486;

assign conv4_i_6372_out = conv4_i_6372_fu_490;

assign conv4_i_716_out = conv4_i_716_fu_266;

assign conv4_i_817_out = conv4_i_817_fu_270;

assign conv4_i_918_out = conv4_i_918_fu_274;

assign feature_12_fu_1830_p2 = (ap_sig_allocacmp_feature_11 + 9'd1);

assign grp_fu_3435_p1 = zext_ln1494_fu_1920_p1;

assign grp_fu_3444_p1 = zext_ln1494_fu_1920_p1;

assign grp_fu_3453_p1 = zext_ln1494_fu_1920_p1;

assign grp_fu_3462_p1 = zext_ln1494_fu_1920_p1;

assign grp_fu_3471_p1 = zext_ln1494_fu_1920_p1;

assign grp_fu_3480_p1 = zext_ln1494_fu_1920_p1;

assign grp_fu_3489_p1 = zext_ln1494_fu_1920_p1;

assign grp_fu_3498_p1 = zext_ln1494_reg_4567;

assign grp_fu_3506_p1 = zext_ln1494_reg_4567;

assign grp_fu_3514_p1 = zext_ln1494_reg_4567;

assign grp_fu_3522_p1 = zext_ln1494_reg_4567;

assign grp_fu_3530_p1 = zext_ln1494_reg_4567;

assign grp_fu_3538_p1 = zext_ln1494_reg_4567;

assign grp_fu_3546_p1 = zext_ln1494_reg_4567;

assign grp_fu_3554_p1 = zext_ln1494_reg_4567;

assign grp_fu_3562_p1 = zext_ln1494_reg_4567;

assign grp_fu_3570_p1 = zext_ln1494_reg_4567;

assign grp_fu_3578_p1 = zext_ln1494_reg_4567;

assign grp_fu_3586_p1 = zext_ln1494_reg_4567;

assign grp_fu_3594_p1 = zext_ln1494_reg_4567;

assign grp_fu_3602_p1 = zext_ln1494_reg_4567;

assign grp_fu_3610_p1 = zext_ln1494_reg_4567;

assign grp_fu_3618_p1 = zext_ln1494_reg_4567;

assign grp_fu_3626_p1 = zext_ln1494_reg_4567;

assign grp_fu_3634_p1 = zext_ln1494_reg_4567;

assign grp_fu_3642_p1 = zext_ln1494_reg_4567;

assign grp_fu_3650_p1 = zext_ln1494_reg_4567;

assign grp_fu_3658_p1 = zext_ln1494_reg_4567;

assign grp_fu_3666_p1 = zext_ln1494_reg_4567;

assign grp_fu_3674_p1 = zext_ln1494_reg_4567;

assign grp_fu_3682_p1 = zext_ln1494_reg_4567;

assign grp_fu_3690_p1 = zext_ln1494_reg_4567;

assign grp_fu_3698_p1 = zext_ln1494_reg_4567;

assign grp_fu_3706_p1 = zext_ln1494_reg_4567;

assign grp_fu_3714_p1 = zext_ln1494_reg_4567;

assign grp_fu_3722_p1 = zext_ln1494_reg_4567;

assign grp_fu_3730_p1 = zext_ln1494_reg_4567;

assign grp_fu_3738_p1 = zext_ln1494_reg_4567;

assign grp_fu_3746_p1 = zext_ln1494_reg_4567;

assign grp_fu_3754_p1 = zext_ln1494_reg_4567;

assign grp_fu_3762_p1 = zext_ln1494_reg_4567;

assign grp_fu_3770_p1 = zext_ln1494_reg_4567;

assign grp_fu_3778_p1 = zext_ln1494_reg_4567;

assign grp_fu_3786_p1 = zext_ln1494_reg_4567;

assign grp_fu_3794_p1 = zext_ln1494_reg_4567;

assign grp_fu_3802_p1 = zext_ln1494_reg_4567;

assign grp_fu_3810_p1 = zext_ln1494_reg_4567;

assign grp_fu_3818_p1 = zext_ln1494_reg_4567;

assign grp_fu_3826_p1 = zext_ln1494_reg_4567;

assign grp_fu_3834_p1 = zext_ln1494_reg_4567;

assign grp_fu_3842_p1 = zext_ln1494_reg_4567;

assign grp_fu_3850_p1 = zext_ln1494_reg_4567;

assign grp_fu_3858_p1 = zext_ln1494_reg_4567;

assign grp_fu_3866_p1 = zext_ln1494_reg_4567;

assign grp_fu_3874_p1 = zext_ln1494_reg_4567;

assign grp_fu_3882_p1 = zext_ln1494_reg_4567;

assign grp_fu_3890_p1 = zext_ln1494_reg_4567;

assign grp_fu_3898_p1 = zext_ln1494_reg_4567;

assign grp_fu_3906_p1 = zext_ln1494_reg_4567;

assign grp_fu_3914_p1 = zext_ln1494_reg_4567;

assign grp_fu_3922_p1 = zext_ln1494_reg_4567;

assign grp_fu_3930_p1 = zext_ln1494_reg_4567;

assign grp_fu_3938_p1 = zext_ln1494_reg_4567;

assign grp_fu_3946_p1 = zext_ln1494_reg_4567;

assign icmp_ln122_fu_1824_p2 = ((ap_sig_allocacmp_feature_11 == 9'd256) ? 1'b1 : 1'b0);

assign inputs_address0 = zext_ln122_fu_1836_p1;

assign sext_ln130_497_fu_1870_p1 = xor_ln130_fu_1846_p2;

assign sext_ln130_498_fu_1903_p1 = zext_ln130_63_cast_fu_1857_p3;

assign sext_ln130_499_fu_1952_p1 = xor_ln130_reg_4508;

assign sext_ln130_500_fu_2006_p1 = zext_ln130_65_cast_reg_4538;

assign sext_ln130_501_fu_2014_p1 = add_ln130_reg_4550;

assign sext_ln130_502_fu_2053_p1 = zext_ln130_63_cast_reg_4521;

assign sext_ln130_503_fu_2061_p1 = xor_ln130_reg_4508;

assign sext_ln130_504_fu_2208_p1 = zext_ln130_69_cast_reg_4675;

assign sext_ln130_505_fu_2216_p1 = add_ln130_26_reg_4686;

assign sext_ln130_506_fu_2224_p1 = zext_ln130_71_cast_reg_4697;

assign sext_ln130_507_fu_2232_p1 = add_ln130_27_reg_4708;

assign sext_ln130_508_fu_2292_p1 = zext_ln130_65_cast_reg_4538;

assign sext_ln130_509_fu_2300_p1 = add_ln130_reg_4550;

assign sext_ln130_510_fu_2308_p1 = zext_ln130_63_cast_reg_4521;

assign sext_ln130_511_fu_2316_p1 = xor_ln130_reg_4508;

assign sext_ln130_512_fu_2655_p1 = zext_ln130_77_cast_reg_4780;

assign sext_ln130_513_fu_2740_p1 = add_ln130_29_reg_4790;

assign sext_ln130_514_fu_2748_p1 = zext_ln130_79_cast_reg_4800;

assign sext_ln130_515_fu_2756_p1 = add_ln130_30_reg_4810;

assign sext_ln130_516_fu_2764_p1 = zext_ln130_81_cast_reg_4820;

assign sext_ln130_517_fu_2772_p1 = add_ln130_31_reg_4900;

assign sext_ln130_518_fu_2780_p1 = zext_ln130_83_cast_reg_4910;

assign sext_ln130_519_fu_2788_p1 = add_ln130_32_reg_4920;

assign sext_ln130_520_fu_2873_p1 = zext_ln130_69_cast_reg_4675;

assign sext_ln130_521_fu_2881_p1 = add_ln130_26_reg_4686;

assign sext_ln130_522_fu_2889_p1 = zext_ln130_71_cast_reg_4697;

assign sext_ln130_523_fu_2897_p1 = add_ln130_27_reg_4708;

assign sext_ln130_524_fu_2905_p1 = zext_ln130_65_cast_reg_4538;

assign sext_ln130_525_fu_2913_p1 = add_ln130_reg_4550;

assign sext_ln130_526_fu_2921_p1 = zext_ln130_63_cast_reg_4521;

assign sext_ln130_527_fu_3006_p1 = xor_ln130_reg_4508;

assign xor_ln130_fu_1846_p2 = (ap_sig_allocacmp_feature_11 ^ 9'd256);

assign zext_ln122_16_fu_2261_p1 = feature_11_reg_4473;

assign zext_ln122_18_fu_1842_p1 = ap_sig_allocacmp_feature_11;

assign zext_ln122_19_fu_1917_p1 = feature_11_reg_4473;

assign zext_ln122_20_fu_2022_p1 = feature_11_reg_4473;

assign zext_ln122_fu_1836_p1 = ap_sig_allocacmp_feature_11;

assign zext_ln130_100_fu_2485_p1 = add_ln130_39_fu_2480_p2;

assign zext_ln130_101_cast_fu_2490_p3 = {{5'd20}, {feature_11_reg_4473}};

assign zext_ln130_102_fu_2507_p1 = add_ln130_40_fu_2502_p2;

assign zext_ln130_103_cast_fu_2589_p3 = {{5'd21}, {feature_11_reg_4473}};

assign zext_ln130_104_fu_2606_p1 = add_ln130_41_fu_2601_p2;

assign zext_ln130_105_cast_fu_2611_p3 = {{5'd22}, {feature_11_reg_4473}};

assign zext_ln130_106_fu_2628_p1 = add_ln130_42_fu_2623_p2;

assign zext_ln130_107_cast_fu_2633_p3 = {{5'd23}, {feature_11_reg_4473}};

assign zext_ln130_108_fu_2650_p1 = add_ln130_43_fu_2645_p2;

assign zext_ln130_253_fu_1865_p1 = $unsigned(zext_ln130_63_cast_fu_1857_p3);

assign zext_ln130_254_fu_1874_p1 = $unsigned(sext_ln130_497_fu_1870_p1);

assign zext_ln130_255_fu_1887_p1 = $unsigned(zext_ln130_65_cast_fu_1879_p3);

assign zext_ln130_256_fu_1907_p1 = $unsigned(sext_ln130_498_fu_1903_p1);

assign zext_ln130_257_fu_1955_p1 = $unsigned(sext_ln130_499_fu_1952_p1);

assign zext_ln130_258_fu_1967_p1 = $unsigned(zext_ln130_69_cast_fu_1960_p3);

assign zext_ln130_259_fu_1990_p1 = $unsigned(zext_ln130_71_cast_fu_1983_p3);

assign zext_ln130_260_fu_2009_p1 = $unsigned(sext_ln130_500_fu_2006_p1);

assign zext_ln130_261_fu_2017_p1 = $unsigned(sext_ln130_501_fu_2014_p1);

assign zext_ln130_262_fu_2056_p1 = $unsigned(sext_ln130_502_fu_2053_p1);

assign zext_ln130_263_fu_2064_p1 = $unsigned(sext_ln130_503_fu_2061_p1);

assign zext_ln130_264_fu_2076_p1 = $unsigned(zext_ln130_77_cast_fu_2069_p3);

assign zext_ln130_265_fu_2099_p1 = $unsigned(zext_ln130_79_cast_fu_2092_p3);

assign zext_ln130_266_fu_2122_p1 = $unsigned(zext_ln130_81_cast_fu_2115_p3);

assign zext_ln130_267_fu_2193_p1 = $unsigned(zext_ln130_83_cast_fu_2186_p3);

assign zext_ln130_268_fu_2211_p1 = $unsigned(sext_ln130_504_fu_2208_p1);

assign zext_ln130_269_fu_2219_p1 = $unsigned(sext_ln130_505_fu_2216_p1);

assign zext_ln130_270_fu_2227_p1 = $unsigned(sext_ln130_506_fu_2224_p1);

assign zext_ln130_271_fu_2235_p1 = $unsigned(sext_ln130_507_fu_2232_p1);

assign zext_ln130_272_fu_2295_p1 = $unsigned(sext_ln130_508_fu_2292_p1);

assign zext_ln130_273_fu_2303_p1 = $unsigned(sext_ln130_509_fu_2300_p1);

assign zext_ln130_274_fu_2311_p1 = $unsigned(sext_ln130_510_fu_2308_p1);

assign zext_ln130_275_fu_2319_p1 = $unsigned(sext_ln130_511_fu_2316_p1);

assign zext_ln130_276_fu_2331_p1 = zext_ln130_93_cast_fu_2324_p3;

assign zext_ln130_277_fu_2354_p1 = zext_ln130_95_cast_fu_2347_p3;

assign zext_ln130_278_fu_2453_p1 = zext_ln130_97_cast_fu_2446_p3;

assign zext_ln130_279_fu_2475_p1 = zext_ln130_99_cast_fu_2468_p3;

assign zext_ln130_280_fu_2497_p1 = zext_ln130_101_cast_fu_2490_p3;

assign zext_ln130_281_fu_2596_p1 = zext_ln130_103_cast_fu_2589_p3;

assign zext_ln130_282_fu_2618_p1 = zext_ln130_105_cast_fu_2611_p3;

assign zext_ln130_283_fu_2640_p1 = zext_ln130_107_cast_fu_2633_p3;

assign zext_ln130_284_fu_2658_p1 = $unsigned(sext_ln130_512_fu_2655_p1);

assign zext_ln130_285_fu_2743_p1 = $unsigned(sext_ln130_513_fu_2740_p1);

assign zext_ln130_286_fu_2751_p1 = $unsigned(sext_ln130_514_fu_2748_p1);

assign zext_ln130_287_fu_2759_p1 = $unsigned(sext_ln130_515_fu_2756_p1);

assign zext_ln130_288_fu_2767_p1 = $unsigned(sext_ln130_516_fu_2764_p1);

assign zext_ln130_289_fu_2775_p1 = $unsigned(sext_ln130_517_fu_2772_p1);

assign zext_ln130_290_fu_2783_p1 = $unsigned(sext_ln130_518_fu_2780_p1);

assign zext_ln130_291_fu_2791_p1 = $unsigned(sext_ln130_519_fu_2788_p1);

assign zext_ln130_292_fu_2876_p1 = $unsigned(sext_ln130_520_fu_2873_p1);

assign zext_ln130_293_fu_2884_p1 = $unsigned(sext_ln130_521_fu_2881_p1);

assign zext_ln130_294_fu_2892_p1 = $unsigned(sext_ln130_522_fu_2889_p1);

assign zext_ln130_295_fu_2900_p1 = $unsigned(sext_ln130_523_fu_2897_p1);

assign zext_ln130_296_fu_2908_p1 = $unsigned(sext_ln130_524_fu_2905_p1);

assign zext_ln130_297_fu_2916_p1 = $unsigned(sext_ln130_525_fu_2913_p1);

assign zext_ln130_298_fu_2924_p1 = $unsigned(sext_ln130_526_fu_2921_p1);

assign zext_ln130_299_fu_3009_p1 = $unsigned(sext_ln130_527_fu_3006_p1);

assign zext_ln130_63_cast_fu_1857_p3 = {{1'd1}, {ap_sig_allocacmp_feature_11}};

assign zext_ln130_65_cast_fu_1879_p3 = {{2'd2}, {ap_sig_allocacmp_feature_11}};

assign zext_ln130_66_fu_1898_p1 = $unsigned(add_ln130_fu_1892_p2);

assign zext_ln130_69_cast_fu_1960_p3 = {{3'd4}, {feature_11_reg_4473}};

assign zext_ln130_70_fu_1978_p1 = $unsigned(add_ln130_26_fu_1972_p2);

assign zext_ln130_71_cast_fu_1983_p3 = {{3'd5}, {feature_11_reg_4473}};

assign zext_ln130_72_fu_2001_p1 = $unsigned(add_ln130_27_fu_1995_p2);

assign zext_ln130_77_cast_fu_2069_p3 = {{4'd8}, {feature_11_reg_4473}};

assign zext_ln130_78_fu_2087_p1 = $unsigned(add_ln130_29_fu_2081_p2);

assign zext_ln130_79_cast_fu_2092_p3 = {{4'd9}, {feature_11_reg_4473}};

assign zext_ln130_80_fu_2110_p1 = $unsigned(add_ln130_30_fu_2104_p2);

assign zext_ln130_81_cast_fu_2115_p3 = {{4'd10}, {feature_11_reg_4473}};

assign zext_ln130_82_fu_2181_p1 = $unsigned(add_ln130_31_fu_2176_p2);

assign zext_ln130_83_cast_fu_2186_p3 = {{4'd11}, {feature_11_reg_4473}};

assign zext_ln130_84_fu_2203_p1 = $unsigned(add_ln130_32_fu_2198_p2);

assign zext_ln130_93_cast_fu_2324_p3 = {{5'd16}, {feature_11_reg_4473}};

assign zext_ln130_94_fu_2342_p1 = add_ln130_36_fu_2336_p2;

assign zext_ln130_95_cast_fu_2347_p3 = {{5'd17}, {feature_11_reg_4473}};

assign zext_ln130_96_fu_2441_p1 = add_ln130_37_fu_2436_p2;

assign zext_ln130_97_cast_fu_2446_p3 = {{5'd18}, {feature_11_reg_4473}};

assign zext_ln130_98_fu_2463_p1 = add_ln130_38_fu_2458_p2;

assign zext_ln130_99_cast_fu_2468_p3 = {{5'd19}, {feature_11_reg_4473}};

assign zext_ln130_fu_1852_p1 = $unsigned(xor_ln130_fu_1846_p2);

assign zext_ln1494_fu_1920_p1 = inputs_q0;

always @ (posedge ap_clk) begin
    zext_ln130_63_cast_reg_4521[9] <= 1'b1;
    zext_ln130_65_cast_reg_4538[10:9] <= 2'b10;
    zext_ln1494_reg_4567[14:7] <= 8'b00000000;
    zext_ln130_69_cast_reg_4675[11:9] <= 3'b100;
    zext_ln130_71_cast_reg_4697[11:9] <= 3'b101;
    zext_ln122_20_reg_4729[12:9] <= 4'b0000;
    zext_ln130_77_cast_reg_4780[12:9] <= 4'b1000;
    zext_ln130_79_cast_reg_4800[12:9] <= 4'b1001;
    zext_ln130_81_cast_reg_4820[12:9] <= 4'b1010;
    zext_ln130_83_cast_reg_4910[12:9] <= 4'b1011;
    zext_ln122_16_reg_4985[13:9] <= 5'b00000;
end

endmodule //model_evaluate_2_Pipeline_VITIS_LOOP_122_2
