// Seed: 1543235105
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd22
) (
    input wor  _id_0[id_0 : -1],
    input wor  id_1,
    input wand id_2
);
  wire id_4, id_5, id_6, id_7;
  assign id_6 = id_5 == -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1  = 32'd18,
    parameter id_25 = 32'd53
) (
    input wire id_0,
    output tri _id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply0 void id_4,
    output uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri id_8,
    output wand id_9,
    output supply1 id_10,
    input supply1 id_11,
    output wor id_12,
    input wor id_13,
    input tri id_14,
    output uwire id_15,
    input tri1 id_16,
    output wand id_17,
    output wire id_18,
    input supply0 id_19,
    input wand id_20,
    inout tri0 id_21,
    output uwire id_22,
    input supply0 id_23,
    input wor id_24,
    input wand _id_25,
    input supply1 id_26,
    input uwire id_27,
    output wand id_28[id_25 : -1],
    input tri0 id_29,
    input tri1 id_30,
    input tri1 id_31,
    input wand id_32,
    output tri0 id_33,
    input wand id_34,
    output wire id_35[id_1 : -1  ||  -1],
    input tri0 id_36
);
  assign id_12 = 1;
  module_0 modCall_1 ();
endmodule
