{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507215999049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507215999078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  5 12:06:38 2017 " "Processing started: Thu Oct  5 12:06:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507215999078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507215999078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off example15 -c example15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off example15 -c example15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507215999078 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507215999381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507215999382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 example10-synth " "Found design unit 1: example10-synth" {  } { { "example10.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/4.15/example10.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507216013251 ""} { "Info" "ISGN_ENTITY_NAME" "1 example10 " "Found entity 1: example10" {  } { { "example10.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/4.15/example10.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507216013251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507216013251 ""}
{ "Warning" "WSGN_SEARCH_FILE" "example15.vhd 2 1 " "Using design file example15.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 example15-struct " "Found design unit 1: example15-struct" {  } { { "example15.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/4.15/example15.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507216013311 ""} { "Info" "ISGN_ENTITY_NAME" "1 example15 " "Found entity 1: example15" {  } { { "example15.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/4.15/example15.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507216013311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1507216013311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "example15 " "Elaborating entity \"example15\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507216013322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "example10 example10:t0 " "Elaborating entity \"example10\" for hierarchy \"example10:t0\"" {  } { { "example15.vhd" "t0" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/4.15/example15.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507216013331 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "example10:t0\|ledr\[3\] ledr\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"example10:t0\|ledr\[3\]\" to the node \"ledr\[3\]\" into a wire" {  } { { "example10.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/4.15/example10.vhd" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1507216013754 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "example10:t0\|ledr\[2\] ledr\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"example10:t0\|ledr\[2\]\" to the node \"ledr\[2\]\" into a wire" {  } { { "example10.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/4.15/example10.vhd" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1507216013754 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "example10:t0\|ledr\[1\] ledr\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"example10:t0\|ledr\[1\]\" to the node \"ledr\[1\]\" into a wire" {  } { { "example10.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/4.15/example10.vhd" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1507216013754 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "example10:t0\|ledr\[0\] ledr\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"example10:t0\|ledr\[0\]\" to the node \"ledr\[0\]\" into a wire" {  } { { "example10.vhd" "" { Text "/home/roni/Documents/UFU/AOC2/Livro/Pronto/4.15/example10.vhd" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1507216013754 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1507216013754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507216013862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507216014415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507216014415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507216014454 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507216014454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507216014454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507216014454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1077 " "Peak virtual memory: 1077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507216014461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  5 12:06:54 2017 " "Processing ended: Thu Oct  5 12:06:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507216014461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507216014461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507216014461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507216014461 ""}
