set a(0-2304) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-22 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2954 {}}} SUCCS {{258 0 0 0-2296 {}} {256 0 0 0-2954 {}}} CYCLES {}}
set a(0-2305) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-23 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2951 {}}} SUCCS {{258 0 0 0-2296 {}} {256 0 0 0-2951 {}}} CYCLES {}}
set a(0-2306) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-24 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-2296 {}}} SUCCS {{259 0 0 0-2296 {}}} CYCLES {}}
set a(0-2307) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-25 LOC {0 1.0 1 0.9833734 1 0.9833734 1 0.9833734 1 0.9833734} PREDS {{774 0 0 0-2949 {}}} SUCCS {{259 0 0 0-2308 {}} {130 0 0 0-2297 {}} {256 0 0 0-2949 {}}} CYCLES {}}
set a(0-2308) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-26 LOC {1 0.0 1 0.9833734 1 0.9833734 1 0.9999999400641025 1 0.9999999400641025} PREDS {{259 0 0 0-2307 {}}} SUCCS {{258 0 0 0-2310 {}} {130 0 0 0-2297 {}} {258 0 0 0-2298 {}}} CYCLES {}}
set a(0-2309) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME operator-<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-27 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {} SUCCS {{259 0 0 0-2310 {}} {130 0 0 0-2297 {}}} CYCLES {}}
set a(0-2310) {AREA_SCORE 1430.10 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_div(65,11,1) QUANTITY 1 MULTICYCLE mgc_div(65,11,1) NAME operator_<66,true>:div TYPE DIV DELAY {2cy+14.49 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-28 LOC {1 1.0 1 1.0 1 1.0 4 0.9055771999999997 4 0.9055771999999997} PREDS {{259 0 0 0-2309 {}} {258 0 0 0-2308 {}}} SUCCS {{259 0 0 0-2311 {}} {130 0 0 0-2297 {}}} CYCLES {}}
set a(0-2311) {AREA_SCORE {} NAME operator_<66,true>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-29 LOC {4 0.90557725 4 0.90557725 4 0.90557725 4 0.90557725 4 0.9513621999999999} PREDS {{259 0 0 0-2310 {}} {772 0 0 0-2297 {}}} SUCCS {{258 0 0 0-2313 {}} {258 0 0 0-2297 {}}} CYCLES {}}
set a(0-2312) {AREA_SCORE {} NAME modExp_dev:result:asn(modExp_dev:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-30 LOC {0 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{772 0 0 0-2298 {}} {772 0 0 0-2297 {}}} SUCCS {{258 0 0 0-2297 {}}} CYCLES {}}
set a(0-2313) {AREA_SCORE {} NAME operator><64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-31 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{258 0 0 0-2311 {}}} SUCCS {{259 0 0 0-2314 {}} {130 0 0 0-2297 {}}} CYCLES {}}
set a(0-2314) {AREA_SCORE {} NAME operator><64,false>:not#1 TYPE NOT PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-32 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-2313 {}}} SUCCS {{259 0 0 0-2315 {}} {130 0 0 0-2297 {}}} CYCLES {}}
set a(0-2315) {AREA_SCORE {} NAME operator><64,false>:conc#1 TYPE CONCATENATE PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-33 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-2314 {}}} SUCCS {{259 0 0 0-2316 {}} {130 0 0 0-2297 {}}} CYCLES {}}
set a(0-2316) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-34 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9999999580128205 4 0.9999999580128205} PREDS {{259 0 0 0-2315 {}}} SUCCS {{259 0 0 0-2317 {}} {130 0 0 0-2297 {}}} CYCLES {}}
set a(0-2317) {AREA_SCORE {} NAME operator><64,false>:slc()(65)#1 TYPE READSLICE PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-35 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2316 {}}} SUCCS {{259 0 0 0-2318 {}} {130 0 0 0-2297 {}}} CYCLES {}}
set a(0-2318) {AREA_SCORE {} NAME modExp_dev:while:not#1 TYPE NOT PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-36 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2317 {}}} SUCCS {{259 0 0 0-2319 {}} {130 0 0 0-2297 {}}} CYCLES {}}
set a(0-2319) {AREA_SCORE {} NAME modExp_dev:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-37 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2318 {}} {772 0 0 0-2297 {}}} SUCCS {{259 0 0 0-2297 {}}} CYCLES {}}
set a(0-2320) {AREA_SCORE {} NAME modExp_dev:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-38 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-2337 {}}} SUCCS {{259 0 0 0-2321 {}} {256 0 0 0-2337 {}}} CYCLES {}}
set a(0-2321) {AREA_SCORE {} NAME modExp_dev:while:break(modExp_dev:while) TYPE TERMINATE PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-39 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-2320 {}}} SUCCS {{128 0 0 0-2330 {}} {128 0 0 0-2331 {}} {128 0 0 0-2337 {}}} CYCLES {}}
set a(0-2322) {AREA_SCORE {} NAME modExp_dev:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-40 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-2331 {}}} SUCCS {{259 0 0 0-2323 {}} {256 0 0 0-2331 {}}} CYCLES {}}
set a(0-2323) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME modExp_dev:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-41 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-2322 {}}} SUCCS {{259 0 0 0-2324 {}}} CYCLES {}}
set a(0-2324) {AREA_SCORE {} NAME modulo_dev.base TYPE {C-CORE PORT} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-42 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-2323 {}} {128 0 0 0-2326 {}}} SUCCS {{258 0 0 0-2326 {}}} CYCLES {}}
set a(0-2325) {AREA_SCORE {} NAME modulo_dev.m TYPE {C-CORE PORT} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-43 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-2326 {}}} SUCCS {{259 0 0 0-2326 {}}} CYCLES {}}
set a(0-2326) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-44 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-2325 {}} {258 0 0 0-2324 {}}} SUCCS {{128 0 0 0-2324 {}} {128 0 0 0-2325 {}} {259 0 0 0-2327 {}}} CYCLES {}}
set a(0-2327) {AREA_SCORE {} NAME modulo_dev.return TYPE {C-CORE PORT} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-45 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-2326 {}}} SUCCS {{258 0 0 0-2331 {}}} CYCLES {}}
set a(0-2328) {AREA_SCORE {} NAME modExp_dev:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-46 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-2330 {}}} SUCCS {{259 0 0 0-2329 {}} {256 0 0 0-2330 {}}} CYCLES {}}
set a(0-2329) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME modExp_dev:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-47 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-2328 {}}} SUCCS {{259 0 0 0-2330 {}} {258 0 0 0-2332 {}}} CYCLES {}}
set a(0-2330) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:exp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-48 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-2330 {}} {259 0 0 0-2329 {}} {256 0 0 0-2328 {}} {128 0 0 0-2321 {}}} SUCCS {{774 0 0 0-2328 {}} {772 0 0 0-2330 {}}} CYCLES {}}
set a(0-2331) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:result.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-49 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-2331 {}} {258 0 0 0-2327 {}} {256 0 0 0-2322 {}} {128 0 0 0-2321 {}}} SUCCS {{774 0 0 0-2322 {}} {772 0 0 0-2331 {}}} CYCLES {}}
set a(0-2332) {AREA_SCORE {} NAME operator><64,false>:not TYPE NOT PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-50 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-2329 {}}} SUCCS {{259 0 0 0-2333 {}}} CYCLES {}}
set a(0-2333) {AREA_SCORE {} NAME operator><64,false>:conc TYPE CONCATENATE PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-51 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-2332 {}}} SUCCS {{259 0 0 0-2334 {}}} CYCLES {}}
set a(0-2334) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-52 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-2333 {}}} SUCCS {{259 0 0 0-2335 {}}} CYCLES {}}
set a(0-2335) {AREA_SCORE {} NAME operator><64,false>:slc()(65) TYPE READSLICE PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-53 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-2334 {}}} SUCCS {{259 0 0 0-2336 {}}} CYCLES {}}
set a(0-2336) {AREA_SCORE {} NAME modExp_dev:while:not TYPE NOT PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-54 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-2335 {}}} SUCCS {{259 0 0 0-2337 {}}} CYCLES {}}
set a(0-2337) {AREA_SCORE {} NAME modExp_dev:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2297 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-55 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-2337 {}} {259 0 0 0-2336 {}} {128 0 0 0-2321 {}} {256 0 0 0-2320 {}}} SUCCS {{774 0 0 0-2320 {}} {772 0 0 0-2337 {}}} CYCLES {}}
set a(0-2297) {CHI {0-2320 0-2321 0-2322 0-2323 0-2324 0-2325 0-2326 0-2327 0-2328 0-2329 0-2330 0-2331 0-2332 0-2333 0-2334 0-2335 0-2336 0-2337} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {135 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 135 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 135 NAME modExp_dev:while TYPE LOOP DELAY {2720.00 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-56 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2319 {}} {130 0 0 0-2318 {}} {130 0 0 0-2317 {}} {130 0 0 0-2316 {}} {130 0 0 0-2315 {}} {130 0 0 0-2314 {}} {130 0 0 0-2313 {}} {258 0 0 0-2312 {}} {258 0 0 0-2311 {}} {130 0 0 0-2310 {}} {130 0 0 0-2309 {}} {130 0 0 0-2308 {}} {130 0 0 0-2307 {}}} SUCCS {{772 0 0 0-2311 {}} {772 0 0 0-2312 {}} {772 0 0 0-2319 {}} {131 0 0 0-2338 {}} {258 0 0 0-2298 {}}} CYCLES {}}
set a(0-2338) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-57 LOC {4 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{131 0 0 0-2297 {}} {772 0 0 0-2298 {}}} SUCCS {{259 0 0 0-2298 {}}} CYCLES {}}
set a(0-2339) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(9:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2298 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-58 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-2299 {}}} SUCCS {{258 0 0 0-2299 {}}} CYCLES {}}
set a(0-2340) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2298 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-59 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-2299 {}}} SUCCS {{259 0 0 0-2299 {}}} CYCLES {}}
set a(0-2341) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-60 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-2885 {}}} CYCLES {}}
set a(0-2342) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-61 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-2885 {}}} CYCLES {}}
set a(0-2343) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-62 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-2885 {}}} CYCLES {}}
set a(0-2344) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-63 LOC {0 1.0 100 0.094375 100 0.094375 100 0.094375 100 0.167275125} PREDS {} SUCCS {{258 0 0 0-2885 {}}} CYCLES {}}
set a(0-2345) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-64 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2827 {}}} CYCLES {}}
set a(0-2346) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-65 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2827 {}}} CYCLES {}}
set a(0-2347) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-66 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2827 {}}} CYCLES {}}
set a(0-2348) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-67 LOC {0 1.0 98 0.094375 98 0.094375 98 0.094375 98 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2827 {}}} CYCLES {}}
set a(0-2349) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-68 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-2748 {}}} CYCLES {}}
set a(0-2350) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-69 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-2748 {}}} CYCLES {}}
set a(0-2351) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-70 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-2748 {}}} CYCLES {}}
set a(0-2352) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-71 LOC {0 1.0 68 0.094375 68 0.094375 68 0.094375 68 0.167275125} PREDS {} SUCCS {{258 0 0 0-2748 {}}} CYCLES {}}
set a(0-2353) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-72 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2690 {}}} CYCLES {}}
set a(0-2354) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-73 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2690 {}}} CYCLES {}}
set a(0-2355) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-74 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2690 {}}} CYCLES {}}
set a(0-2356) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-75 LOC {0 1.0 66 0.094375 66 0.094375 66 0.094375 66 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2690 {}}} CYCLES {}}
set a(0-2357) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-76 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-2606 {}}} CYCLES {}}
set a(0-2358) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-77 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-2606 {}}} CYCLES {}}
set a(0-2359) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-78 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-2606 {}}} CYCLES {}}
set a(0-2360) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-79 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.167275125} PREDS {} SUCCS {{258 0 0 0-2606 {}}} CYCLES {}}
set a(0-2361) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-80 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2548 {}}} CYCLES {}}
set a(0-2362) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-81 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2548 {}}} CYCLES {}}
set a(0-2363) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-82 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2548 {}}} CYCLES {}}
set a(0-2364) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-83 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2548 {}}} CYCLES {}}
set a(0-2365) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-84 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-2474 {}}} CYCLES {}}
set a(0-2366) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-85 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-2474 {}}} CYCLES {}}
set a(0-2367) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-86 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-2474 {}}} CYCLES {}}
set a(0-2368) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-87 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.167275125} PREDS {} SUCCS {{258 0 0 0-2474 {}}} CYCLES {}}
set a(0-2369) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-88 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2409 {}}} CYCLES {}}
set a(0-2370) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-89 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2409 {}}} CYCLES {}}
set a(0-2371) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-90 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2409 {}}} CYCLES {}}
set a(0-2372) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-91 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9511217999999999} PREDS {} SUCCS {{258 0 0 0-2409 {}}} CYCLES {}}
set a(0-2373) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-92 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-2933 {}}} SUCCS {{259 0 0 0-2374 {}} {256 0 0 0-2933 {}}} CYCLES {}}
set a(0-2374) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-93 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2373 {}}} SUCCS {{128 0 0 0-2413 {}} {128 0 0 0-2414 {}} {128 0 0 0-2422 {}} {64 0 0 0-2300 {}}} CYCLES {}}
set a(0-2375) {AREA_SCORE {} NAME COMP_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-94 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.819192725} PREDS {} SUCCS {{259 0 0 0-2376 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2376) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(9-2) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-95 LOC {0 1.0 1 0.0 1 0.0 1 0.819192725} PREDS {{259 0 0 0-2375 {}}} SUCCS {{258 0 0 0-2379 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2377) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-96 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.819192725} PREDS {{774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2378 {}} {130 0 0 0-2300 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2378) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-97 LOC {0 1.0 1 0.0 1 0.0 1 0.819192725} PREDS {{259 0 0 0-2377 {}}} SUCCS {{259 0 0 0-2379 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2379) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,7,0,8) QUANTITY 2 NAME COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-98 LOC {1 0.0 1 0.819192725 1 0.819192725 1 0.8535576464743589 1 0.8535576464743589} PREDS {{259 0 0 0-2378 {}} {258 0 0 0-2376 {}}} SUCCS {{258 0 1.173 0-2383 {}} {258 0 1.173 0-2384 {}} {258 0 1.173 0-2385 {}} {258 0 1.173 0-2386 {}} {130 0 0 0-2300 {}} {258 0 1.173 0-2488 {}} {258 0 1.173 0-2489 {}} {258 0 1.173 0-2490 {}} {258 0 1.173 0-2491 {}}} CYCLES {}}
set a(0-2380) {AREA_SCORE {} NAME COMP_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-99 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {} SUCCS {{259 0 0 0-2381 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2381) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-100 LOC {0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {{259 0 0 0-2380 {}}} SUCCS {{259 0 0 0-2382 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2382) {AREA_SCORE {} NAME COMP_LOOP:switch TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-101 LOC {0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {{259 0 0 0-2381 {}}} SUCCS {{146 0 0 0-2383 {}} {146 0 0 0-2384 {}} {146 0 0 0-2385 {}} {146 0 0 0-2386 {}}} CYCLES {}}
set a(0-2383) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-102 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-2382 {}} {258 0 1.173 0-2379 {}} {774 0 1.173 0-2915 {}} {774 0 1.173 0-2899 {}} {774 0 1.173 0-2781 {}} {774 0 1.173 0-2765 {}} {774 0 1.173 0-2636 {}} {774 0 1.173 0-2620 {}} {774 0 1.173 0-2501 {}} {774 0 1.173 0-2488 {}}} SUCCS {{258 0 0 0-2409 {}} {130 0 0 0-2300 {}} {256 0 0 0-2488 {}} {256 0 0 0-2501 {}} {256 0 0 0-2620 {}} {256 0 0 0-2636 {}} {256 0 0 0-2765 {}} {256 0 0 0-2781 {}} {256 0 0 0-2899 {}} {256 0 0 0-2915 {}}} CYCLES {}}
set a(0-2384) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-103 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-2382 {}} {258 0 1.173 0-2379 {}} {774 0 1.173 0-2917 {}} {774 0 1.173 0-2901 {}} {774 0 1.173 0-2783 {}} {774 0 1.173 0-2767 {}} {774 0 1.173 0-2638 {}} {774 0 1.173 0-2622 {}} {774 0 1.173 0-2503 {}} {774 0 1.173 0-2489 {}}} SUCCS {{258 0 0 0-2409 {}} {130 0 0 0-2300 {}} {256 0 0 0-2489 {}} {256 0 0 0-2503 {}} {256 0 0 0-2622 {}} {256 0 0 0-2638 {}} {256 0 0 0-2767 {}} {256 0 0 0-2783 {}} {256 0 0 0-2901 {}} {256 0 0 0-2917 {}}} CYCLES {}}
set a(0-2385) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-104 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-2382 {}} {258 0 1.173 0-2379 {}} {774 0 1.173 0-2919 {}} {774 0 1.173 0-2903 {}} {774 0 1.173 0-2785 {}} {774 0 1.173 0-2769 {}} {774 0 1.173 0-2640 {}} {774 0 1.173 0-2624 {}} {774 0 1.173 0-2505 {}} {774 0 1.173 0-2490 {}}} SUCCS {{258 0 0 0-2409 {}} {130 0 0 0-2300 {}} {256 0 0 0-2490 {}} {256 0 0 0-2505 {}} {256 0 0 0-2624 {}} {256 0 0 0-2640 {}} {256 0 0 0-2769 {}} {256 0 0 0-2785 {}} {256 0 0 0-2903 {}} {256 0 0 0-2919 {}}} CYCLES {}}
set a(0-2386) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-105 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-2382 {}} {258 0 1.173 0-2379 {}} {774 0 1.173 0-2921 {}} {774 0 1.173 0-2905 {}} {774 0 1.173 0-2787 {}} {774 0 1.173 0-2771 {}} {774 0 1.173 0-2642 {}} {774 0 1.173 0-2626 {}} {774 0 1.173 0-2507 {}} {774 0 1.173 0-2491 {}}} SUCCS {{258 0 0 0-2409 {}} {130 0 0 0-2300 {}} {256 0 0 0-2491 {}} {256 0 0 0-2507 {}} {256 0 0 0-2626 {}} {256 0 0 0-2642 {}} {256 0 0 0-2771 {}} {256 0 0 0-2787 {}} {256 0 0 0-2905 {}} {256 0 0 0-2921 {}}} CYCLES {}}
set a(0-2387) {AREA_SCORE {} NAME COMP_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-106 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2388 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2388) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-107 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2387 {}}} SUCCS {{258 0 0 0-2391 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2389) {AREA_SCORE {} NAME COMP_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-108 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2390 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2390) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#8 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-109 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2389 {}}} SUCCS {{259 0 0 0-2391 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2391) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor TYPE NOR PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-110 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2390 {}} {258 0 0 0-2388 {}}} SUCCS {{258 0 0 0-2409 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2392) {AREA_SCORE {} NAME COMP_LOOP:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-111 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2393 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2393) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#9 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-112 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2392 {}}} SUCCS {{258 0 0 0-2397 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2394) {AREA_SCORE {} NAME COMP_LOOP:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-113 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2395 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2395) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#10 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-114 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2394 {}}} SUCCS {{259 0 0 0-2396 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2396) {AREA_SCORE {} NAME COMP_LOOP:not TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-115 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2395 {}}} SUCCS {{259 0 0 0-2397 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2397) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-116 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2396 {}} {258 0 0 0-2393 {}}} SUCCS {{258 0 0 0-2409 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2398) {AREA_SCORE {} NAME COMP_LOOP:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-117 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2399 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2399) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#11 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-118 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2398 {}}} SUCCS {{258 0 0 0-2403 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2400) {AREA_SCORE {} NAME COMP_LOOP:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-119 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2401 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2401) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#12 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-120 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2400 {}}} SUCCS {{259 0 0 0-2402 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2402) {AREA_SCORE {} NAME COMP_LOOP:not#19 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-121 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2401 {}}} SUCCS {{259 0 0 0-2403 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2403) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#1 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-122 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2402 {}} {258 0 0 0-2399 {}}} SUCCS {{258 0 0 0-2409 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2404) {AREA_SCORE {} NAME COMP_LOOP:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-123 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2405 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2405) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#13 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-124 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2404 {}}} SUCCS {{258 0 0 0-2408 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2406) {AREA_SCORE {} NAME COMP_LOOP:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-125 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2407 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2407) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#2 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-126 LOC {0 1.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2406 {}}} SUCCS {{259 0 0 0-2408 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2408) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#2 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-127 LOC {1 0.0 2 0.0 2 0.0 2 0.9511217999999999} PREDS {{259 0 0 0-2407 {}} {258 0 0 0-2405 {}}} SUCCS {{259 0 0 0-2409 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2409) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#37 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-128 LOC {2 0.094375 2 0.9511217999999999 2 0.9511217999999999 2 0.999999942628205 2 0.999999942628205} PREDS {{259 0 0 0-2408 {}} {258 0 0 0-2403 {}} {258 0 0 0-2397 {}} {258 0 0 0-2391 {}} {258 0 0 0-2386 {}} {258 0 0 0-2385 {}} {258 0 0 0-2384 {}} {258 0 0 0-2383 {}} {258 0 0 0-2372 {}} {258 0 0 0-2371 {}} {258 0 0 0-2370 {}} {258 0 0 0-2369 {}}} SUCCS {{130 0 0 0-2300 {}} {258 0 0 0-2480 {}} {258 0 0 0-2493 {}}} CYCLES {}}
set a(0-2410) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-129 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2411 {}} {130 0 0 0-2300 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2411) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-130 LOC {0 1.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-2410 {}}} SUCCS {{259 0 0 0-2412 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2412) {AREA_SCORE {} NAME COMP_LOOP-1:conc TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-131 LOC {0 1.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-2411 {}}} SUCCS {{259 0 0 0-2413 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2413) {AREA_SCORE {} NAME COMP_LOOP:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-132 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-2412 {}} {128 0 0 0-2374 {}} {772 0 0 0-2300 {}}} SUCCS {{258 0 0 0-2300 {}}} CYCLES {}}
set a(0-2414) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-133 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-2374 {}} {772 0 0 0-2459 {}} {772 0 0 0-2300 {}}} SUCCS {{258 0 0 0-2300 {}}} CYCLES {}}
set a(0-2415) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-134 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.965635025} PREDS {{774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2416 {}} {130 0 0 0-2300 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2416) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#16 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-135 LOC {0 1.0 1 0.0 1 0.0 2 0.965635025} PREDS {{259 0 0 0-2415 {}}} SUCCS {{259 0 0 0-2417 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2417) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not#1 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-136 LOC {0 1.0 1 0.965635025 1 0.965635025 2 0.965635025} PREDS {{259 0 0 0-2416 {}}} SUCCS {{259 0 0 0-2418 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2418) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc#1 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-137 LOC {0 1.0 1 0.965635025 1 0.965635025 2 0.965635025} PREDS {{259 0 0 0-2417 {}}} SUCCS {{259 0 0 0-2419 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2419) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,2,1,8) QUANTITY 1 NAME operator><64,false>#1:acc TYPE ACCU DELAY {0.55 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-138 LOC {1 0.0 1 0.965635025 1 0.965635025 1 0.999999946474359 2 0.999999946474359} PREDS {{259 0 0 0-2418 {}}} SUCCS {{259 0 0 0-2420 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2420) {AREA_SCORE {} NAME operator><64,false>#1:slc(operator><64,false>#1:acc)(7) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-139 LOC {1 0.034364975 1 1.0 1 1.0 2 1.0} PREDS {{259 0 0 0-2419 {}}} SUCCS {{259 0 0 0-2421 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2421) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not#1 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-140 LOC {1 0.034364975 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-2420 {}}} SUCCS {{259 0 0 0-2422 {}} {130 0 0 0-2300 {}}} CYCLES {}}
set a(0-2422) {AREA_SCORE {} NAME modExp_dev#1:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-141 LOC {1 0.034364975 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-2421 {}} {128 0 0 0-2374 {}} {772 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2300 {}}} CYCLES {}}
set a(0-2423) {AREA_SCORE {} NAME modExp_dev#1:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-142 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-2441 {}}} SUCCS {{259 0 0 0-2424 {}} {256 0 0 0-2441 {}}} CYCLES {}}
set a(0-2424) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-143 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-2423 {}}} SUCCS {{128 0 0 0-2434 {}} {128 0 0 0-2435 {}} {128 0 0 0-2441 {}}} CYCLES {}}
set a(0-2425) {AREA_SCORE {} NAME modExp_dev#1:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-144 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-2435 {}}} SUCCS {{258 0 0 0-2427 {}} {256 0 0 0-2435 {}}} CYCLES {}}
set a(0-2426) {AREA_SCORE {} NAME modExp_dev#1:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-145 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-2427 {}}} CYCLES {}}
set a(0-2427) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-146 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-2426 {}} {258 0 0 0-2425 {}}} SUCCS {{259 0 0 0-2428 {}}} CYCLES {}}
set a(0-2428) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-147 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-2427 {}} {128 0 0 0-2430 {}}} SUCCS {{258 0 0 0-2430 {}}} CYCLES {}}
set a(0-2429) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-148 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-2430 {}}} SUCCS {{259 0 0 0-2430 {}}} CYCLES {}}
set a(0-2430) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-149 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-2429 {}} {258 0 0 0-2428 {}}} SUCCS {{128 0 0 0-2428 {}} {128 0 0 0-2429 {}} {259 0 0 0-2431 {}}} CYCLES {}}
set a(0-2431) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-150 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-2430 {}}} SUCCS {{258 0 0 0-2435 {}}} CYCLES {}}
set a(0-2432) {AREA_SCORE {} NAME modExp_dev#1:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-151 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-2434 {}}} SUCCS {{259 0 0 0-2433 {}} {256 0 0 0-2434 {}}} CYCLES {}}
set a(0-2433) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-152 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-2432 {}}} SUCCS {{259 0 0 0-2434 {}} {258 0 0 0-2436 {}}} CYCLES {}}
set a(0-2434) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-153 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-2434 {}} {259 0 0 0-2433 {}} {256 0 0 0-2432 {}} {128 0 0 0-2424 {}}} SUCCS {{774 0 0 0-2432 {}} {772 0 0 0-2434 {}}} CYCLES {}}
set a(0-2435) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-154 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-2435 {}} {258 0 0 0-2431 {}} {256 0 0 0-2425 {}} {128 0 0 0-2424 {}}} SUCCS {{774 0 0 0-2425 {}} {772 0 0 0-2435 {}}} CYCLES {}}
set a(0-2436) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not TYPE NOT PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-155 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-2433 {}}} SUCCS {{259 0 0 0-2437 {}}} CYCLES {}}
set a(0-2437) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-156 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-2436 {}}} SUCCS {{259 0 0 0-2438 {}}} CYCLES {}}
set a(0-2438) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-1:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-157 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-2437 {}}} SUCCS {{259 0 0 0-2439 {}}} CYCLES {}}
set a(0-2439) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-158 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-2438 {}}} SUCCS {{259 0 0 0-2440 {}}} CYCLES {}}
set a(0-2440) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not TYPE NOT PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-159 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-2439 {}}} SUCCS {{259 0 0 0-2441 {}}} CYCLES {}}
set a(0-2441) {AREA_SCORE {} NAME modExp_dev#1:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2300 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-160 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-2441 {}} {259 0 0 0-2440 {}} {128 0 0 0-2424 {}} {256 0 0 0-2423 {}}} SUCCS {{774 0 0 0-2423 {}} {772 0 0 0-2441 {}}} CYCLES {}}
set a(0-2300) {CHI {0-2423 0-2424 0-2425 0-2426 0-2427 0-2428 0-2429 0-2430 0-2431 0-2432 0-2433 0-2434 0-2435 0-2436 0-2437 0-2438 0-2439 0-2440 0-2441} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {17415 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 17415 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17415 NAME COMP_LOOP-1:modExp_dev#1:while TYPE LOOP DELAY {348320.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-161 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2422 {}} {130 0 0 0-2421 {}} {130 0 0 0-2420 {}} {130 0 0 0-2419 {}} {130 0 0 0-2418 {}} {130 0 0 0-2417 {}} {130 0 0 0-2416 {}} {130 0 0 0-2415 {}} {258 0 0 0-2414 {}} {258 0 0 0-2413 {}} {130 0 0 0-2412 {}} {130 0 0 0-2411 {}} {130 0 0 0-2410 {}} {130 0 0 0-2409 {}} {130 0 0 0-2408 {}} {130 0 0 0-2407 {}} {130 0 0 0-2406 {}} {130 0 0 0-2405 {}} {130 0 0 0-2404 {}} {130 0 0 0-2403 {}} {130 0 0 0-2402 {}} {130 0 0 0-2401 {}} {130 0 0 0-2400 {}} {130 0 0 0-2399 {}} {130 0 0 0-2398 {}} {130 0 0 0-2397 {}} {130 0 0 0-2396 {}} {130 0 0 0-2395 {}} {130 0 0 0-2394 {}} {130 0 0 0-2393 {}} {130 0 0 0-2392 {}} {130 0 0 0-2391 {}} {130 0 0 0-2390 {}} {130 0 0 0-2389 {}} {130 0 0 0-2388 {}} {130 0 0 0-2387 {}} {130 0 0 0-2386 {}} {130 0 0 0-2385 {}} {130 0 0 0-2384 {}} {130 0 0 0-2383 {}} {130 0 0 0-2381 {}} {130 0 0 0-2380 {}} {130 0 0 0-2379 {}} {130 0 0 0-2378 {}} {130 0 0 0-2377 {}} {130 0 0 0-2376 {}} {130 0 0 0-2375 {}} {64 0 0 0-2374 {}}} SUCCS {{772 0 0 0-2413 {}} {772 0 0 0-2414 {}} {772 0 0 0-2422 {}} {131 0 0 0-2442 {}} {130 0 0 0-2443 {}} {130 0 0 0-2444 {}} {130 0 0 0-2445 {}} {130 0 0 0-2446 {}} {130 0 0 0-2447 {}} {130 0 0 0-2448 {}} {130 0 0 0-2449 {}} {130 0 0 0-2451 {}} {130 0 0 0-2452 {}} {130 0 0 0-2453 {}} {130 0 0 0-2454 {}} {130 0 0 0-2455 {}} {130 0 0 0-2456 {}} {130 0 0 0-2457 {}} {130 0 0 0-2458 {}} {258 0 0 0-2459 {}} {130 0 0 0-2460 {}} {130 0 0 0-2461 {}} {130 0 0 0-2462 {}} {130 0 0 0-2463 {}} {130 0 0 0-2464 {}} {130 0 0 0-2465 {}} {130 0 0 0-2466 {}} {130 0 0 0-2467 {}} {130 0 0 0-2468 {}} {130 0 0 0-2469 {}} {130 0 0 0-2470 {}} {130 0 0 0-2471 {}} {130 0 0 0-2472 {}} {130 0 0 0-2473 {}} {130 0 0 0-2474 {}} {130 0 0 0-2475 {}} {130 0 0 0-2476 {}} {130 0 0 0-2477 {}} {130 0 0 0-2479 {}} {130 0 0 0-2480 {}} {130 0 0 0-2481 {}} {130 0 0 0-2482 {}} {130 0 0 0-2484 {}} {130 0 0 0-2485 {}} {130 0 0 0-2486 {}} {130 0 0 0-2488 {}} {130 0 0 0-2489 {}} {130 0 0 0-2490 {}} {130 0 0 0-2491 {}} {130 0 0 0-2492 {}} {130 0 0 0-2493 {}} {130 0 0 0-2494 {}} {130 0 0 0-2495 {}} {130 0 0 0-2497 {}} {130 0 0 0-2498 {}} {130 0 0 0-2500 {}} {130 0 0 0-2501 {}} {130 0 0 0-2502 {}} {130 0 0 0-2503 {}} {130 0 0 0-2504 {}} {130 0 0 0-2505 {}} {130 0 0 0-2506 {}} {130 0 0 0-2507 {}} {130 0 0 0-2508 {}} {130 0 0 0-2509 {}} {130 0 0 0-2510 {}} {130 0 0 0-2511 {}} {130 0 0 0-2512 {}} {130 0 0 0-2513 {}} {130 0 0 0-2514 {}} {130 0 0 0-2515 {}} {130 0 0 0-2516 {}} {130 0 0 0-2517 {}} {64 0 0 0-2301 {}}} CYCLES {}}
set a(0-2442) {AREA_SCORE {} NAME COMP_LOOP:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-162 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8011178} PREDS {{131 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2443 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2443) {AREA_SCORE {} NAME COMP_LOOP-1:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-163 LOC {2 1.0 3 0.0 3 0.0 3 0.8011178} PREDS {{259 0 0 0-2442 {}} {130 0 0 0-2300 {}}} SUCCS {{258 0 0 0-2447 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2444) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-164 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8011178} PREDS {{130 0 0 0-2300 {}} {774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2445 {}} {130 0 0 0-2517 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2445) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#2 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-165 LOC {2 1.0 3 0.0 3 0.0 3 0.8011178} PREDS {{259 0 0 0-2444 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2446 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2446) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-166 LOC {2 1.0 3 0.8011178 3 0.8011178 3 0.8011178} PREDS {{259 0 0 0-2445 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2447 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2447) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 4 NAME COMP_LOOP-1:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-167 LOC {3 0.0 3 0.8011178 3 0.8011178 3 0.8535576413461539 3 0.8535576413461539} PREDS {{259 0 0 0-2446 {}} {258 0 0 0-2443 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2448 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2448) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-168 LOC {3 0.0524399 3 0.8535577 3 0.8535577 3 0.8535577} PREDS {{259 0 0 0-2447 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2449 {}} {258 0 0 0-2451 {}} {258 0 0 0-2453 {}} {258 0 0 0-2455 {}} {258 0 0 0-2457 {}} {258 0 0 0-2460 {}} {258 0 0 0-2461 {}} {258 0 0 0-2463 {}} {258 0 0 0-2464 {}} {258 0 0 0-2467 {}} {258 0 0 0-2468 {}} {258 0 0 0-2471 {}} {258 0 0 0-2472 {}} {258 0 0 0-2498 {}} {258 0 0 0-2500 {}} {258 0 0 0-2502 {}} {258 0 0 0-2504 {}} {258 0 0 0-2506 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2449) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-169 LOC {3 0.0524399 3 0.8535577 3 0.8535577 3 0.8535577} PREDS {{259 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2450 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2450) {AREA_SCORE {} NAME COMP_LOOP:switch#1 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-170 LOC {3 0.0524399 3 0.8535577 3 0.8535577 3 0.8535577} PREDS {{259 0 0 0-2449 {}}} SUCCS {{146 0 0 0-2451 {}} {146 0 0 0-2452 {}} {146 0 0 0-2453 {}} {146 0 0 0-2454 {}} {146 0 0 0-2455 {}} {146 0 0 0-2456 {}} {146 0 0 0-2457 {}} {146 0 0 0-2458 {}}} CYCLES {}}
set a(0-2451) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#2 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-171 LOC {3 0.0524399 3 0.8535577 3 0.8535577 3 0.8535577} PREDS {{146 0 0 0-2450 {}} {258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 1.173 0-2452 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2452) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-172 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.173 0-2451 {}} {146 0 0 0-2450 {}} {130 0 0 0-2300 {}} {774 0 1.173 0-2915 {}} {774 0 1.173 0-2899 {}} {774 0 1.173 0-2781 {}} {774 0 1.173 0-2765 {}} {774 0 1.173 0-2636 {}} {774 0 1.173 0-2620 {}} {774 0 1.173 0-2501 {}} {774 0 1.173 0-2488 {}}} SUCCS {{258 0 0 0-2474 {}} {256 0 0 0-2488 {}} {256 0 0 0-2501 {}} {130 0 0 0-2517 {}} {256 0 0 0-2620 {}} {256 0 0 0-2636 {}} {256 0 0 0-2765 {}} {256 0 0 0-2781 {}} {256 0 0 0-2899 {}} {256 0 0 0-2915 {}}} CYCLES {}}
set a(0-2453) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#3 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-173 LOC {3 0.0524399 3 0.8535577 3 0.8535577 3 0.8535577} PREDS {{146 0 0 0-2450 {}} {258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 1.173 0-2454 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2454) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-174 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.173 0-2453 {}} {146 0 0 0-2450 {}} {130 0 0 0-2300 {}} {774 0 1.173 0-2917 {}} {774 0 1.173 0-2901 {}} {774 0 1.173 0-2783 {}} {774 0 1.173 0-2767 {}} {774 0 1.173 0-2638 {}} {774 0 1.173 0-2622 {}} {774 0 1.173 0-2503 {}} {774 0 1.173 0-2489 {}}} SUCCS {{258 0 0 0-2474 {}} {256 0 0 0-2489 {}} {256 0 0 0-2503 {}} {130 0 0 0-2517 {}} {256 0 0 0-2622 {}} {256 0 0 0-2638 {}} {256 0 0 0-2767 {}} {256 0 0 0-2783 {}} {256 0 0 0-2901 {}} {256 0 0 0-2917 {}}} CYCLES {}}
set a(0-2455) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-175 LOC {3 0.0524399 3 0.8535577 3 0.8535577 3 0.8535577} PREDS {{146 0 0 0-2450 {}} {258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 1.173 0-2456 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2456) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-176 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.173 0-2455 {}} {146 0 0 0-2450 {}} {130 0 0 0-2300 {}} {774 0 1.173 0-2919 {}} {774 0 1.173 0-2903 {}} {774 0 1.173 0-2785 {}} {774 0 1.173 0-2769 {}} {774 0 1.173 0-2640 {}} {774 0 1.173 0-2624 {}} {774 0 1.173 0-2505 {}} {774 0 1.173 0-2490 {}}} SUCCS {{258 0 0 0-2474 {}} {256 0 0 0-2490 {}} {256 0 0 0-2505 {}} {130 0 0 0-2517 {}} {256 0 0 0-2624 {}} {256 0 0 0-2640 {}} {256 0 0 0-2769 {}} {256 0 0 0-2785 {}} {256 0 0 0-2903 {}} {256 0 0 0-2919 {}}} CYCLES {}}
set a(0-2457) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-177 LOC {3 0.0524399 3 0.8535577 3 0.8535577 3 0.8535577} PREDS {{146 0 0 0-2450 {}} {258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 1.173 0-2458 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2458) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-178 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 1.173 0-2457 {}} {146 0 0 0-2450 {}} {130 0 0 0-2300 {}} {774 0 1.173 0-2921 {}} {774 0 1.173 0-2905 {}} {774 0 1.173 0-2787 {}} {774 0 1.173 0-2771 {}} {774 0 1.173 0-2642 {}} {774 0 1.173 0-2626 {}} {774 0 1.173 0-2507 {}} {774 0 1.173 0-2491 {}}} SUCCS {{258 0 0 0-2474 {}} {256 0 0 0-2491 {}} {256 0 0 0-2507 {}} {130 0 0 0-2517 {}} {256 0 0 0-2626 {}} {256 0 0 0-2642 {}} {256 0 0 0-2771 {}} {256 0 0 0-2787 {}} {256 0 0 0-2905 {}} {256 0 0 0-2921 {}}} CYCLES {}}
set a(0-2459) {AREA_SCORE {} NAME COMP_LOOP:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-179 LOC {2 1.0 4 0.21615332499999998 4 0.21615332499999998 4 0.21615332499999998 4 0.21615332499999998} PREDS {{258 0 0 0-2300 {}}} SUCCS {{772 0 0 0-2414 {}} {258 0 0 0-2475 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2460) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-180 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{258 0 0 0-2462 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2461) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-181 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2462 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2462) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#1 TYPE NOR PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-182 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-2461 {}} {258 0 0 0-2460 {}} {130 0 0 0-2300 {}}} SUCCS {{258 0 0 0-2474 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2463) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-183 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{258 0 0 0-2466 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2464) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-184 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2465 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2465) {AREA_SCORE {} NAME COMP_LOOP:not#20 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-185 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-2464 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2466 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2466) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#3 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-186 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-2465 {}} {258 0 0 0-2463 {}} {130 0 0 0-2300 {}}} SUCCS {{258 0 0 0-2474 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2467) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#8 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-187 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{258 0 0 0-2470 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2468) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#9 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-188 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2469 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2469) {AREA_SCORE {} NAME COMP_LOOP:not#21 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-189 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-2468 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2470 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2470) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#4 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-190 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-2469 {}} {258 0 0 0-2467 {}} {130 0 0 0-2300 {}}} SUCCS {{258 0 0 0-2474 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2471) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#10 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-191 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{258 0 0 0-2473 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2472) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#11 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-192 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2473 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2473) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#5 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-193 LOC {3 0.0524399 4 0.0 4 0.0 4 0.167275125} PREDS {{259 0 0 0-2472 {}} {258 0 0 0-2471 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2474 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2474) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#1 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-194 LOC {4 0.094375 4 0.167275125 4 0.167275125 4 0.21615326762820514 4 0.21615326762820514} PREDS {{259 0 0 0-2473 {}} {258 0 0 0-2470 {}} {258 0 0 0-2466 {}} {258 0 0 0-2462 {}} {258 0 0 0-2458 {}} {258 0 0 0-2456 {}} {258 0 0 0-2454 {}} {258 0 0 0-2452 {}} {130 0 0 0-2300 {}} {258 0 0 0-2368 {}} {258 0 0 0-2367 {}} {258 0 0 0-2366 {}} {258 0 0 0-2365 {}}} SUCCS {{259 0 0 0-2475 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2475) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {12.54 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-195 LOC {4 0.1432532 4 0.21615332499999998 4 0.21615332499999998 4 0.9999999388496399 4 0.9999999388496399} PREDS {{259 0 0 0-2474 {}} {258 0 0 0-2459 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2476 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2476) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-196 LOC {5 0.0 5 0.6009625 5 0.6009625 5 0.6009625} PREDS {{259 0 0 0-2475 {}} {130 0 0 0-2300 {}} {128 0 0 0-2478 {}}} SUCCS {{258 0 0 0-2478 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2477) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-197 LOC {5 0.0 5 0.6009625 5 0.6009625 5 0.6009625} PREDS {{130 0 0 0-2300 {}} {128 0 0 0-2478 {}}} SUCCS {{259 0 0 0-2478 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2478) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-198 LOC {5 1.0 5 0.681 5 1.0 18 0.0064061875000001045 18 0.0064061875000001045} PREDS {{259 0 0 0-2477 {}} {258 0 0 0-2476 {}}} SUCCS {{128 0 0 0-2476 {}} {128 0 0 0-2477 {}} {259 0 0 0-2479 {}}} CYCLES {}}
set a(0-2479) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-199 LOC {18 0.006406225 18 0.5525751 18 0.5525751 18 0.5525751} PREDS {{259 0 0 0-2478 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2480 {}} {258 0 0 0-2492 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2480) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-1:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-200 LOC {18 0.006406225 18 0.5525751 18 0.5525751 18 0.6009624573717949 18 0.6009624573717949} PREDS {{259 0 0 0-2479 {}} {130 0 0 0-2300 {}} {258 0 0 0-2409 {}}} SUCCS {{259 0 0 0-2481 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2481) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-201 LOC {18 0.054793625 18 0.6009625 18 0.6009625 18 0.6009625} PREDS {{259 0 0 0-2480 {}} {130 0 0 0-2300 {}} {128 0 0 0-2483 {}}} SUCCS {{258 0 0 0-2483 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2482) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-202 LOC {18 0.0 18 0.6009625 18 0.6009625 18 0.6009625} PREDS {{130 0 0 0-2300 {}} {128 0 0 0-2483 {}}} SUCCS {{259 0 0 0-2483 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2483) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-203 LOC {18 1.0 18 0.681 18 1.0 31 0.0064061875000001045 31 0.0064061875000001045} PREDS {{259 0 0 0-2482 {}} {258 0 0 0-2481 {}}} SUCCS {{128 0 0 0-2481 {}} {128 0 0 0-2482 {}} {259 0 0 0-2484 {}}} CYCLES {}}
set a(0-2484) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-204 LOC {31 0.006406225 31 0.8535577 31 0.8535577 31 0.8535577} PREDS {{259 0 0 0-2483 {}} {130 0 0 0-2300 {}}} SUCCS {{258 0 1.173 0-2488 {}} {258 0 1.173 0-2489 {}} {258 0 1.173 0-2490 {}} {258 0 1.173 0-2491 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2485) {AREA_SCORE {} NAME COMP_LOOP:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-205 LOC {2 1.0 2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2486 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2486) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(1-0)#3 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-206 LOC {2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{259 0 0 0-2485 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2487 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2487) {AREA_SCORE {} NAME COMP_LOOP:switch#8 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-207 LOC {2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{259 0 0 0-2486 {}}} SUCCS {{131 0 0 0-2488 {}} {131 0 0 0-2489 {}} {131 0 0 0-2490 {}} {131 0 0 0-2491 {}}} CYCLES {}}
set a(0-2488) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-208 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-2488 {}} {131 0 0 0-2487 {}} {258 0 1.173 0-2484 {}} {256 0 0 0-2452 {}} {130 0 0 0-2300 {}} {256 0 0 0-2383 {}} {258 0 1.173 0-2379 {}} {774 0 0 0-2915 {}} {774 0 0 0-2899 {}} {772 0 0 0-2863 {}} {772 0 0 0-2806 {}} {774 0 0 0-2781 {}} {774 0 0 0-2765 {}} {772 0 0 0-2726 {}} {772 0 0 0-2665 {}} {774 0 0 0-2636 {}} {774 0 0 0-2620 {}} {772 0 0 0-2584 {}} {772 0 0 0-2527 {}} {774 0 0 0-2501 {}}} SUCCS {{774 0 1.173 0-2383 {}} {774 0 1.173 0-2452 {}} {774 0 0 0-2488 {}} {258 0 0 0-2501 {}} {130 0 0 0-2517 {}} {258 0 1.173 0-2527 {}} {258 0 1.173 0-2584 {}} {258 0 0 0-2620 {}} {258 0 0 0-2636 {}} {258 0 1.173 0-2665 {}} {258 0 1.173 0-2726 {}} {258 0 0 0-2765 {}} {258 0 0 0-2781 {}} {258 0 1.173 0-2806 {}} {258 0 1.173 0-2863 {}} {258 0 0 0-2899 {}} {258 0 0 0-2915 {}}} CYCLES {}}
set a(0-2489) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-209 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-2489 {}} {131 0 0 0-2487 {}} {258 0 1.173 0-2484 {}} {256 0 0 0-2454 {}} {130 0 0 0-2300 {}} {256 0 0 0-2384 {}} {258 0 1.173 0-2379 {}} {774 0 0 0-2917 {}} {774 0 0 0-2901 {}} {772 0 0 0-2865 {}} {772 0 0 0-2808 {}} {774 0 0 0-2783 {}} {774 0 0 0-2767 {}} {772 0 0 0-2728 {}} {772 0 0 0-2667 {}} {774 0 0 0-2638 {}} {774 0 0 0-2622 {}} {772 0 0 0-2586 {}} {772 0 0 0-2529 {}} {774 0 0 0-2503 {}}} SUCCS {{774 0 1.173 0-2384 {}} {774 0 1.173 0-2454 {}} {774 0 0 0-2489 {}} {258 0 0 0-2503 {}} {130 0 0 0-2517 {}} {258 0 1.173 0-2529 {}} {258 0 1.173 0-2586 {}} {258 0 0 0-2622 {}} {258 0 0 0-2638 {}} {258 0 1.173 0-2667 {}} {258 0 1.173 0-2728 {}} {258 0 0 0-2767 {}} {258 0 0 0-2783 {}} {258 0 1.173 0-2808 {}} {258 0 1.173 0-2865 {}} {258 0 0 0-2901 {}} {258 0 0 0-2917 {}}} CYCLES {}}
set a(0-2490) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-210 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-2490 {}} {131 0 0 0-2487 {}} {258 0 1.173 0-2484 {}} {256 0 0 0-2456 {}} {130 0 0 0-2300 {}} {256 0 0 0-2385 {}} {258 0 1.173 0-2379 {}} {774 0 0 0-2919 {}} {774 0 0 0-2903 {}} {772 0 0 0-2867 {}} {772 0 0 0-2810 {}} {774 0 0 0-2785 {}} {774 0 0 0-2769 {}} {772 0 0 0-2730 {}} {772 0 0 0-2669 {}} {774 0 0 0-2640 {}} {774 0 0 0-2624 {}} {772 0 0 0-2588 {}} {772 0 0 0-2531 {}} {774 0 0 0-2505 {}}} SUCCS {{774 0 1.173 0-2385 {}} {774 0 1.173 0-2456 {}} {774 0 0 0-2490 {}} {258 0 0 0-2505 {}} {130 0 0 0-2517 {}} {258 0 1.173 0-2531 {}} {258 0 1.173 0-2588 {}} {258 0 0 0-2624 {}} {258 0 0 0-2640 {}} {258 0 1.173 0-2669 {}} {258 0 1.173 0-2730 {}} {258 0 0 0-2769 {}} {258 0 0 0-2785 {}} {258 0 1.173 0-2810 {}} {258 0 1.173 0-2867 {}} {258 0 0 0-2903 {}} {258 0 0 0-2919 {}}} CYCLES {}}
set a(0-2491) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-211 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-2491 {}} {131 0 0 0-2487 {}} {258 0 1.173 0-2484 {}} {256 0 0 0-2458 {}} {130 0 0 0-2300 {}} {256 0 0 0-2386 {}} {258 0 1.173 0-2379 {}} {774 0 0 0-2921 {}} {774 0 0 0-2905 {}} {772 0 0 0-2869 {}} {772 0 0 0-2812 {}} {774 0 0 0-2787 {}} {774 0 0 0-2771 {}} {772 0 0 0-2732 {}} {772 0 0 0-2671 {}} {774 0 0 0-2642 {}} {774 0 0 0-2626 {}} {772 0 0 0-2590 {}} {772 0 0 0-2533 {}} {774 0 0 0-2507 {}}} SUCCS {{774 0 1.173 0-2386 {}} {774 0 1.173 0-2458 {}} {774 0 0 0-2491 {}} {258 0 0 0-2507 {}} {130 0 0 0-2517 {}} {258 0 1.173 0-2533 {}} {258 0 1.173 0-2590 {}} {258 0 0 0-2626 {}} {258 0 0 0-2642 {}} {258 0 1.173 0-2671 {}} {258 0 1.173 0-2732 {}} {258 0 0 0-2771 {}} {258 0 0 0-2787 {}} {258 0 1.173 0-2812 {}} {258 0 1.173 0-2869 {}} {258 0 0 0-2905 {}} {258 0 0 0-2921 {}}} CYCLES {}}
set a(0-2492) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-212 LOC {18 0.006406225 18 0.9516125999999999 18 0.9516125999999999 19 0.5525751} PREDS {{258 0 0 0-2479 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2493 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2493) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-1:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-213 LOC {18 0.006406225 18 0.9516125999999999 18 0.9516125999999999 18 0.9999999573717948 19 0.6009624573717949} PREDS {{259 0 0 0-2492 {}} {130 0 0 0-2300 {}} {258 0 0 0-2409 {}}} SUCCS {{259 0 0 0-2494 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2494) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-214 LOC {18 0.054793625 19 0.6009625 19 0.6009625 19 0.6009625} PREDS {{259 0 0 0-2493 {}} {130 0 0 0-2300 {}} {128 0 0 0-2496 {}}} SUCCS {{258 0 0 0-2496 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2495) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-215 LOC {18 0.0 19 0.6009625 19 0.6009625 19 0.6009625} PREDS {{130 0 0 0-2300 {}} {128 0 0 0-2496 {}}} SUCCS {{259 0 0 0-2496 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2496) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-216 LOC {18 1.0 19 0.681 19 1.0 32 0.0064061875000001045 32 0.0064061875000001045} PREDS {{259 0 0 0-2495 {}} {258 0 0 0-2494 {}}} SUCCS {{128 0 0 0-2494 {}} {128 0 0 0-2495 {}} {259 0 0 0-2497 {}}} CYCLES {}}
set a(0-2497) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-217 LOC {31 0.006406225 32 0.8535577 32 0.8535577 32 0.8535577} PREDS {{259 0 0 0-2496 {}} {130 0 0 0-2300 {}}} SUCCS {{258 0 1.173 0-2501 {}} {258 0 1.173 0-2503 {}} {258 0 1.173 0-2505 {}} {258 0 1.173 0-2507 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2498) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(1-0)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-218 LOC {3 0.0524399 3 0.8535577 3 0.8535577 32 0.8535577} PREDS {{258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2499 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2499) {AREA_SCORE {} NAME COMP_LOOP:switch#9 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-219 LOC {3 0.0524399 3 1.0 3 1.0 32 0.8535577} PREDS {{259 0 0 0-2498 {}}} SUCCS {{146 0 0 0-2500 {}} {130 0 0 0-2501 {}} {146 0 0 0-2502 {}} {130 0 0 0-2503 {}} {146 0 0 0-2504 {}} {130 0 0 0-2505 {}} {146 0 0 0-2506 {}} {130 0 0 0-2507 {}}} CYCLES {}}
set a(0-2500) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-220 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8535577} PREDS {{146 0 0 0-2499 {}} {258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 1.173 0-2501 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2501) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-221 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-2501 {}} {259 0 1.173 0-2500 {}} {130 0 0 0-2499 {}} {258 0 1.173 0-2497 {}} {258 0 0 0-2488 {}} {256 0 0 0-2452 {}} {130 0 0 0-2300 {}} {256 0 0 0-2383 {}} {774 0 0 0-2915 {}} {774 0 0 0-2899 {}} {772 0 0 0-2863 {}} {772 0 0 0-2806 {}} {774 0 0 0-2781 {}} {774 0 0 0-2765 {}} {772 0 0 0-2726 {}} {772 0 0 0-2665 {}} {774 0 0 0-2636 {}} {774 0 0 0-2620 {}} {772 0 0 0-2584 {}} {772 0 0 0-2527 {}}} SUCCS {{774 0 1.173 0-2383 {}} {774 0 1.173 0-2452 {}} {774 0 0 0-2488 {}} {774 0 0 0-2501 {}} {130 0 0 0-2517 {}} {258 0 1.173 0-2527 {}} {258 0 1.173 0-2584 {}} {258 0 0 0-2620 {}} {258 0 0 0-2636 {}} {258 0 1.173 0-2665 {}} {258 0 1.173 0-2726 {}} {258 0 0 0-2765 {}} {258 0 0 0-2781 {}} {258 0 1.173 0-2806 {}} {258 0 1.173 0-2863 {}} {258 0 0 0-2899 {}} {258 0 0 0-2915 {}}} CYCLES {}}
set a(0-2502) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-222 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8535577} PREDS {{146 0 0 0-2499 {}} {258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 1.173 0-2503 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2503) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-223 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-2503 {}} {259 0 1.173 0-2502 {}} {130 0 0 0-2499 {}} {258 0 1.173 0-2497 {}} {258 0 0 0-2489 {}} {256 0 0 0-2454 {}} {130 0 0 0-2300 {}} {256 0 0 0-2384 {}} {774 0 0 0-2917 {}} {774 0 0 0-2901 {}} {772 0 0 0-2865 {}} {772 0 0 0-2808 {}} {774 0 0 0-2783 {}} {774 0 0 0-2767 {}} {772 0 0 0-2728 {}} {772 0 0 0-2667 {}} {774 0 0 0-2638 {}} {774 0 0 0-2622 {}} {772 0 0 0-2586 {}} {772 0 0 0-2529 {}}} SUCCS {{774 0 1.173 0-2384 {}} {774 0 1.173 0-2454 {}} {774 0 0 0-2489 {}} {774 0 0 0-2503 {}} {130 0 0 0-2517 {}} {258 0 1.173 0-2529 {}} {258 0 1.173 0-2586 {}} {258 0 0 0-2622 {}} {258 0 0 0-2638 {}} {258 0 1.173 0-2667 {}} {258 0 1.173 0-2728 {}} {258 0 0 0-2767 {}} {258 0 0 0-2783 {}} {258 0 1.173 0-2808 {}} {258 0 1.173 0-2865 {}} {258 0 0 0-2901 {}} {258 0 0 0-2917 {}}} CYCLES {}}
set a(0-2504) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-224 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8535577} PREDS {{146 0 0 0-2499 {}} {258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 1.173 0-2505 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2505) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-225 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-2505 {}} {259 0 1.173 0-2504 {}} {130 0 0 0-2499 {}} {258 0 1.173 0-2497 {}} {258 0 0 0-2490 {}} {256 0 0 0-2456 {}} {130 0 0 0-2300 {}} {256 0 0 0-2385 {}} {774 0 0 0-2919 {}} {774 0 0 0-2903 {}} {772 0 0 0-2867 {}} {772 0 0 0-2810 {}} {774 0 0 0-2785 {}} {774 0 0 0-2769 {}} {772 0 0 0-2730 {}} {772 0 0 0-2669 {}} {774 0 0 0-2640 {}} {774 0 0 0-2624 {}} {772 0 0 0-2588 {}} {772 0 0 0-2531 {}}} SUCCS {{774 0 1.173 0-2385 {}} {774 0 1.173 0-2456 {}} {774 0 0 0-2490 {}} {774 0 0 0-2505 {}} {130 0 0 0-2517 {}} {258 0 1.173 0-2531 {}} {258 0 1.173 0-2588 {}} {258 0 0 0-2624 {}} {258 0 0 0-2640 {}} {258 0 1.173 0-2669 {}} {258 0 1.173 0-2730 {}} {258 0 0 0-2769 {}} {258 0 0 0-2785 {}} {258 0 1.173 0-2810 {}} {258 0 1.173 0-2867 {}} {258 0 0 0-2903 {}} {258 0 0 0-2919 {}}} CYCLES {}}
set a(0-2506) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-2)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-226 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8535577} PREDS {{146 0 0 0-2499 {}} {258 0 0 0-2448 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 1.173 0-2507 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2507) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-227 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-2507 {}} {259 0 1.173 0-2506 {}} {130 0 0 0-2499 {}} {258 0 1.173 0-2497 {}} {258 0 0 0-2491 {}} {256 0 0 0-2458 {}} {130 0 0 0-2300 {}} {256 0 0 0-2386 {}} {774 0 0 0-2921 {}} {774 0 0 0-2905 {}} {772 0 0 0-2869 {}} {772 0 0 0-2812 {}} {774 0 0 0-2787 {}} {774 0 0 0-2771 {}} {772 0 0 0-2732 {}} {772 0 0 0-2671 {}} {774 0 0 0-2642 {}} {774 0 0 0-2626 {}} {772 0 0 0-2590 {}} {772 0 0 0-2533 {}}} SUCCS {{774 0 1.173 0-2386 {}} {774 0 1.173 0-2458 {}} {774 0 0 0-2491 {}} {774 0 0 0-2507 {}} {130 0 0 0-2517 {}} {258 0 1.173 0-2533 {}} {258 0 1.173 0-2590 {}} {258 0 0 0-2626 {}} {258 0 0 0-2642 {}} {258 0 1.173 0-2671 {}} {258 0 1.173 0-2732 {}} {258 0 0 0-2771 {}} {258 0 0 0-2787 {}} {258 0 1.173 0-2812 {}} {258 0 1.173 0-2869 {}} {258 0 0 0-2905 {}} {258 0 0 0-2921 {}}} CYCLES {}}
set a(0-2508) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-228 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2509 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2509) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-229 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-2508 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2510 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2510) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-230 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-2509 {}} {130 0 0 0-2300 {}}} SUCCS {{258 0 0 0-2514 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2511) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-231 LOC {2 1.0 3 0.0 3 0.0 3 0.0 34 0.9651342249999999} PREDS {{130 0 0 0-2300 {}} {774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2512 {}} {130 0 0 0-2517 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2512) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-232 LOC {2 1.0 3 0.0 3 0.0 34 0.9651342249999999} PREDS {{259 0 0 0-2511 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2513 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2513) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-233 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-2512 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2514 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2514) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {0.56 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-234 LOC {3 0.0 3 0.9651342249999999 3 0.9651342249999999 3 0.9999999477564101 34 0.9999999477564101} PREDS {{259 0 0 0-2513 {}} {258 0 0 0-2510 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2515 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2515) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-235 LOC {3 0.034865775 3 1.0 3 1.0 34 1.0} PREDS {{259 0 0 0-2514 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2516 {}} {130 0 0 0-2517 {}}} CYCLES {}}
set a(0-2516) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-236 LOC {3 0.034865775 33 1.0 33 1.0 34 1.0} PREDS {{259 0 0 0-2515 {}} {130 0 0 0-2300 {}}} SUCCS {{259 0 0 0-2517 {}}} CYCLES {}}
set a(0-2517) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-237 LOC {33 0.0062499999999999995 33 1.0 33 1.0 34 1.0} PREDS {{259 0 0 0-2516 {}} {130 0 0 0-2515 {}} {130 0 0 0-2514 {}} {130 0 0 0-2513 {}} {130 0 0 0-2512 {}} {130 0 0 0-2511 {}} {130 0 0 0-2510 {}} {130 0 0 0-2509 {}} {130 0 0 0-2508 {}} {130 0 0 0-2507 {}} {130 0 0 0-2506 {}} {130 0 0 0-2505 {}} {130 0 0 0-2504 {}} {130 0 0 0-2503 {}} {130 0 0 0-2502 {}} {130 0 0 0-2501 {}} {130 0 0 0-2500 {}} {130 0 0 0-2498 {}} {130 0 0 0-2497 {}} {130 0 0 0-2495 {}} {130 0 0 0-2494 {}} {130 0 0 0-2493 {}} {130 0 0 0-2492 {}} {130 0 0 0-2491 {}} {130 0 0 0-2490 {}} {130 0 0 0-2489 {}} {130 0 0 0-2488 {}} {130 0 0 0-2486 {}} {130 0 0 0-2485 {}} {130 0 0 0-2484 {}} {130 0 0 0-2482 {}} {130 0 0 0-2481 {}} {130 0 0 0-2480 {}} {130 0 0 0-2479 {}} {130 0 0 0-2477 {}} {130 0 0 0-2476 {}} {130 0 0 0-2475 {}} {130 0 0 0-2474 {}} {130 0 0 0-2473 {}} {130 0 0 0-2472 {}} {130 0 0 0-2471 {}} {130 0 0 0-2470 {}} {130 0 0 0-2469 {}} {130 0 0 0-2468 {}} {130 0 0 0-2467 {}} {130 0 0 0-2466 {}} {130 0 0 0-2465 {}} {130 0 0 0-2464 {}} {130 0 0 0-2463 {}} {130 0 0 0-2462 {}} {130 0 0 0-2461 {}} {130 0 0 0-2460 {}} {130 0 0 0-2459 {}} {130 0 0 0-2458 {}} {130 0 0 0-2457 {}} {130 0 0 0-2456 {}} {130 0 0 0-2455 {}} {130 0 0 0-2454 {}} {130 0 0 0-2453 {}} {130 0 0 0-2452 {}} {130 0 0 0-2451 {}} {130 0 0 0-2449 {}} {130 0 0 0-2448 {}} {130 0 0 0-2447 {}} {130 0 0 0-2446 {}} {130 0 0 0-2445 {}} {130 0 0 0-2444 {}} {130 0 0 0-2443 {}} {130 0 0 0-2442 {}} {130 0 0 0-2300 {}}} SUCCS {{128 0 0 0-2552 {}} {128 0 0 0-2553 {}} {128 0 0 0-2554 {}} {64 0 0 0-2301 {}}} CYCLES {}}
set a(0-2518) {AREA_SCORE {} NAME COMP_LOOP:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-238 LOC {0 1.0 1 0.0 1 0.0 1 0.0 33 0.818691925} PREDS {} SUCCS {{259 0 0 0-2519 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2519) {AREA_SCORE {} NAME COMP_LOOP-2:slc(VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-239 LOC {0 1.0 1 0.0 1 0.0 33 0.818691925} PREDS {{259 0 0 0-2518 {}}} SUCCS {{258 0 0 0-2523 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2520) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 33 0.818691925} PREDS {{774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2521 {}} {130 0 0 0-2301 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2521) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-241 LOC {0 1.0 1 0.0 1 0.0 33 0.818691925} PREDS {{259 0 0 0-2520 {}}} SUCCS {{259 0 0 0-2522 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2522) {AREA_SCORE {} NAME COMP_LOOP:conc#7 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-242 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 33 0.818691925} PREDS {{259 0 0 0-2521 {}}} SUCCS {{259 0 0 0-2523 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2523) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-2:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-243 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 33 0.8535576477564102} PREDS {{259 0 0 0-2522 {}} {258 0 0 0-2519 {}}} SUCCS {{259 0 0 0-2524 {}} {258 0 0 0-2526 {}} {258 0 0 0-2528 {}} {258 0 0 0-2530 {}} {258 0 0 0-2532 {}} {258 0 0 0-2534 {}} {258 0 0 0-2535 {}} {258 0 0 0-2537 {}} {258 0 0 0-2538 {}} {258 0 0 0-2541 {}} {258 0 0 0-2542 {}} {258 0 0 0-2545 {}} {258 0 0 0-2546 {}} {130 0 0 0-2301 {}} {258 0 0 0-2617 {}} {258 0 0 0-2619 {}} {258 0 0 0-2621 {}} {258 0 0 0-2623 {}} {258 0 0 0-2625 {}}} CYCLES {}}
set a(0-2524) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-244 LOC {1 0.034865775 1 1.0 1 1.0 33 0.8535577} PREDS {{259 0 0 0-2523 {}}} SUCCS {{259 0 0 0-2525 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2525) {AREA_SCORE {} NAME COMP_LOOP:switch#2 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-245 LOC {1 0.034865775 1 1.0 1 1.0 33 0.8535577} PREDS {{259 0 0 0-2524 {}}} SUCCS {{146 0 0 0-2526 {}} {146 0 0 0-2527 {}} {146 0 0 0-2528 {}} {146 0 0 0-2529 {}} {146 0 0 0-2530 {}} {146 0 0 0-2531 {}} {146 0 0 0-2532 {}} {146 0 0 0-2533 {}}} CYCLES {}}
set a(0-2526) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#2 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-246 LOC {1 0.034865775 33 0.8535577 33 0.8535577 33 0.8535577} PREDS {{146 0 0 0-2525 {}} {258 0 0 0-2523 {}}} SUCCS {{259 0 1.173 0-2527 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2527) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-247 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.173 0-2526 {}} {146 0 0 0-2525 {}} {258 0 1.173 0-2501 {}} {258 0 1.173 0-2488 {}} {774 0 1.173 0-2915 {}} {774 0 1.173 0-2899 {}} {774 0 1.173 0-2781 {}} {774 0 1.173 0-2765 {}} {774 0 1.173 0-2636 {}} {774 0 1.173 0-2620 {}}} SUCCS {{772 0 0 0-2488 {}} {772 0 0 0-2501 {}} {258 0 0 0-2548 {}} {130 0 0 0-2301 {}} {256 0 0 0-2620 {}} {256 0 0 0-2636 {}} {256 0 0 0-2765 {}} {256 0 0 0-2781 {}} {256 0 0 0-2899 {}} {256 0 0 0-2915 {}}} CYCLES {}}
set a(0-2528) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#3 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-248 LOC {1 0.034865775 33 0.8535577 33 0.8535577 33 0.8535577} PREDS {{146 0 0 0-2525 {}} {258 0 0 0-2523 {}}} SUCCS {{259 0 1.173 0-2529 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2529) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-249 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.173 0-2528 {}} {146 0 0 0-2525 {}} {258 0 1.173 0-2503 {}} {258 0 1.173 0-2489 {}} {774 0 1.173 0-2917 {}} {774 0 1.173 0-2901 {}} {774 0 1.173 0-2783 {}} {774 0 1.173 0-2767 {}} {774 0 1.173 0-2638 {}} {774 0 1.173 0-2622 {}}} SUCCS {{772 0 0 0-2489 {}} {772 0 0 0-2503 {}} {258 0 0 0-2548 {}} {130 0 0 0-2301 {}} {256 0 0 0-2622 {}} {256 0 0 0-2638 {}} {256 0 0 0-2767 {}} {256 0 0 0-2783 {}} {256 0 0 0-2901 {}} {256 0 0 0-2917 {}}} CYCLES {}}
set a(0-2530) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-250 LOC {1 0.034865775 33 0.8535577 33 0.8535577 33 0.8535577} PREDS {{146 0 0 0-2525 {}} {258 0 0 0-2523 {}}} SUCCS {{259 0 1.173 0-2531 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2531) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-251 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.173 0-2530 {}} {146 0 0 0-2525 {}} {258 0 1.173 0-2505 {}} {258 0 1.173 0-2490 {}} {774 0 1.173 0-2919 {}} {774 0 1.173 0-2903 {}} {774 0 1.173 0-2785 {}} {774 0 1.173 0-2769 {}} {774 0 1.173 0-2640 {}} {774 0 1.173 0-2624 {}}} SUCCS {{772 0 0 0-2490 {}} {772 0 0 0-2505 {}} {258 0 0 0-2548 {}} {130 0 0 0-2301 {}} {256 0 0 0-2624 {}} {256 0 0 0-2640 {}} {256 0 0 0-2769 {}} {256 0 0 0-2785 {}} {256 0 0 0-2903 {}} {256 0 0 0-2919 {}}} CYCLES {}}
set a(0-2532) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-252 LOC {1 0.034865775 33 0.8535577 33 0.8535577 33 0.8535577} PREDS {{146 0 0 0-2525 {}} {258 0 0 0-2523 {}}} SUCCS {{259 0 1.173 0-2533 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2533) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-253 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 1.173 0-2532 {}} {146 0 0 0-2525 {}} {258 0 1.173 0-2507 {}} {258 0 1.173 0-2491 {}} {774 0 1.173 0-2921 {}} {774 0 1.173 0-2905 {}} {774 0 1.173 0-2787 {}} {774 0 1.173 0-2771 {}} {774 0 1.173 0-2642 {}} {774 0 1.173 0-2626 {}}} SUCCS {{772 0 0 0-2491 {}} {772 0 0 0-2507 {}} {258 0 0 0-2548 {}} {130 0 0 0-2301 {}} {256 0 0 0-2626 {}} {256 0 0 0-2642 {}} {256 0 0 0-2771 {}} {256 0 0 0-2787 {}} {256 0 0 0-2905 {}} {256 0 0 0-2921 {}}} CYCLES {}}
set a(0-2534) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-254 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-2523 {}}} SUCCS {{258 0 0 0-2536 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2535) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-255 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-2523 {}}} SUCCS {{259 0 0 0-2536 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2536) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#4 TYPE NOR PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-256 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-2535 {}} {258 0 0 0-2534 {}}} SUCCS {{258 0 0 0-2548 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2537) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-257 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-2523 {}}} SUCCS {{258 0 0 0-2540 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2538) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-258 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-2523 {}}} SUCCS {{259 0 0 0-2539 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2539) {AREA_SCORE {} NAME COMP_LOOP:not#26 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-259 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-2538 {}}} SUCCS {{259 0 0 0-2540 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2540) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#12 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-260 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-2539 {}} {258 0 0 0-2537 {}}} SUCCS {{258 0 0 0-2548 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2541) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#8 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-261 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-2523 {}}} SUCCS {{258 0 0 0-2544 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2542) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#9 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-262 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-2523 {}}} SUCCS {{259 0 0 0-2543 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2543) {AREA_SCORE {} NAME COMP_LOOP:not#27 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-263 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-2542 {}}} SUCCS {{259 0 0 0-2544 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2544) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#13 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-264 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-2543 {}} {258 0 0 0-2541 {}}} SUCCS {{258 0 0 0-2548 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2545) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#10 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-265 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-2523 {}}} SUCCS {{258 0 0 0-2547 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2546) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#11 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-266 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{258 0 0 0-2523 {}}} SUCCS {{259 0 0 0-2547 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2547) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#14 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-267 LOC {1 0.034865775 34 0.0 34 0.0 34 0.9511217999999999} PREDS {{259 0 0 0-2546 {}} {258 0 0 0-2545 {}}} SUCCS {{259 0 0 0-2548 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2548) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#2 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-268 LOC {34 0.094375 34 0.9511217999999999 34 0.9511217999999999 34 0.999999942628205 34 0.999999942628205} PREDS {{259 0 0 0-2547 {}} {258 0 0 0-2544 {}} {258 0 0 0-2540 {}} {258 0 0 0-2536 {}} {258 0 0 0-2533 {}} {258 0 0 0-2531 {}} {258 0 0 0-2529 {}} {258 0 0 0-2527 {}} {258 0 0 0-2364 {}} {258 0 0 0-2363 {}} {258 0 0 0-2362 {}} {258 0 0 0-2361 {}}} SUCCS {{130 0 0 0-2301 {}} {258 0 0 0-2612 {}} {258 0 0 0-2628 {}}} CYCLES {}}
set a(0-2549) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-269 LOC {0 1.0 34 0.0 34 0.0 34 0.0 34 1.0} PREDS {{774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2550 {}} {130 0 0 0-2301 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2550) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-270 LOC {0 1.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-2549 {}}} SUCCS {{259 0 0 0-2551 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2551) {AREA_SCORE {} NAME COMP_LOOP-2:conc TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-271 LOC {0 1.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-2550 {}}} SUCCS {{259 0 0 0-2552 {}} {130 0 0 0-2301 {}}} CYCLES {}}
set a(0-2552) {AREA_SCORE {} NAME COMP_LOOP:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-272 LOC {33 0.0 34 0.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-2551 {}} {128 0 0 0-2517 {}} {772 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2301 {}}} CYCLES {}}
set a(0-2553) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-273 LOC {33 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-2517 {}} {772 0 0 0-2591 {}} {772 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2301 {}}} CYCLES {}}
set a(0-2554) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-2:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-274 LOC {33 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-2517 {}} {772 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2301 {}}} CYCLES {}}
set a(0-2555) {AREA_SCORE {} NAME modExp_dev#1:while:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-275 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-2573 {}}} SUCCS {{259 0 0 0-2556 {}} {256 0 0 0-2573 {}}} CYCLES {}}
set a(0-2556) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-276 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-2555 {}}} SUCCS {{128 0 0 0-2566 {}} {128 0 0 0-2567 {}} {128 0 0 0-2573 {}}} CYCLES {}}
set a(0-2557) {AREA_SCORE {} NAME modExp_dev#1:while:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-277 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-2567 {}}} SUCCS {{258 0 0 0-2559 {}} {256 0 0 0-2567 {}}} CYCLES {}}
set a(0-2558) {AREA_SCORE {} NAME modExp_dev#1:while:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-278 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-2559 {}}} CYCLES {}}
set a(0-2559) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-279 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-2558 {}} {258 0 0 0-2557 {}}} SUCCS {{259 0 0 0-2560 {}}} CYCLES {}}
set a(0-2560) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-280 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-2559 {}} {128 0 0 0-2562 {}}} SUCCS {{258 0 0 0-2562 {}}} CYCLES {}}
set a(0-2561) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-281 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-2562 {}}} SUCCS {{259 0 0 0-2562 {}}} CYCLES {}}
set a(0-2562) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-282 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-2561 {}} {258 0 0 0-2560 {}}} SUCCS {{128 0 0 0-2560 {}} {128 0 0 0-2561 {}} {259 0 0 0-2563 {}}} CYCLES {}}
set a(0-2563) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-283 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-2562 {}}} SUCCS {{258 0 0 0-2567 {}}} CYCLES {}}
set a(0-2564) {AREA_SCORE {} NAME modExp_dev#1:while:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-284 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-2566 {}}} SUCCS {{259 0 0 0-2565 {}} {256 0 0 0-2566 {}}} CYCLES {}}
set a(0-2565) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-285 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-2564 {}}} SUCCS {{259 0 0 0-2566 {}} {258 0 0 0-2568 {}}} CYCLES {}}
set a(0-2566) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-286 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-2566 {}} {259 0 0 0-2565 {}} {256 0 0 0-2564 {}} {128 0 0 0-2556 {}}} SUCCS {{774 0 0 0-2564 {}} {772 0 0 0-2566 {}}} CYCLES {}}
set a(0-2567) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-287 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-2567 {}} {258 0 0 0-2563 {}} {256 0 0 0-2557 {}} {128 0 0 0-2556 {}}} SUCCS {{774 0 0 0-2557 {}} {772 0 0 0-2567 {}}} CYCLES {}}
set a(0-2568) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:not TYPE NOT PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-288 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-2565 {}}} SUCCS {{259 0 0 0-2569 {}}} CYCLES {}}
set a(0-2569) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-289 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-2568 {}}} SUCCS {{259 0 0 0-2570 {}}} CYCLES {}}
set a(0-2570) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-2:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-290 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-2569 {}}} SUCCS {{259 0 0 0-2571 {}}} CYCLES {}}
set a(0-2571) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-291 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-2570 {}}} SUCCS {{259 0 0 0-2572 {}}} CYCLES {}}
set a(0-2572) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:not TYPE NOT PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-292 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-2571 {}}} SUCCS {{259 0 0 0-2573 {}}} CYCLES {}}
set a(0-2573) {AREA_SCORE {} NAME modExp_dev#1:while:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2301 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-293 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-2573 {}} {259 0 0 0-2572 {}} {128 0 0 0-2556 {}} {256 0 0 0-2555 {}}} SUCCS {{774 0 0 0-2555 {}} {772 0 0 0-2573 {}}} CYCLES {}}
set a(0-2301) {CHI {0-2555 0-2556 0-2557 0-2558 0-2559 0-2560 0-2561 0-2562 0-2563 0-2564 0-2565 0-2566 0-2567 0-2568 0-2569 0-2570 0-2571 0-2572 0-2573} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {17415 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 17415 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17415 NAME COMP_LOOP-2:modExp_dev#1:while TYPE LOOP DELAY {348320.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-294 LOC {34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-2554 {}} {258 0 0 0-2553 {}} {258 0 0 0-2552 {}} {130 0 0 0-2551 {}} {130 0 0 0-2550 {}} {130 0 0 0-2549 {}} {130 0 0 0-2548 {}} {130 0 0 0-2547 {}} {130 0 0 0-2546 {}} {130 0 0 0-2545 {}} {130 0 0 0-2544 {}} {130 0 0 0-2543 {}} {130 0 0 0-2542 {}} {130 0 0 0-2541 {}} {130 0 0 0-2540 {}} {130 0 0 0-2539 {}} {130 0 0 0-2538 {}} {130 0 0 0-2537 {}} {130 0 0 0-2536 {}} {130 0 0 0-2535 {}} {130 0 0 0-2534 {}} {130 0 0 0-2533 {}} {130 0 0 0-2532 {}} {130 0 0 0-2531 {}} {130 0 0 0-2530 {}} {130 0 0 0-2529 {}} {130 0 0 0-2528 {}} {130 0 0 0-2527 {}} {130 0 0 0-2526 {}} {130 0 0 0-2524 {}} {130 0 0 0-2523 {}} {130 0 0 0-2522 {}} {130 0 0 0-2521 {}} {130 0 0 0-2520 {}} {130 0 0 0-2519 {}} {130 0 0 0-2518 {}} {64 0 0 0-2517 {}} {64 0 0 0-2300 {}}} SUCCS {{772 0 0 0-2552 {}} {772 0 0 0-2553 {}} {772 0 0 0-2554 {}} {131 0 0 0-2574 {}} {130 0 0 0-2575 {}} {130 0 0 0-2576 {}} {130 0 0 0-2577 {}} {130 0 0 0-2578 {}} {130 0 0 0-2579 {}} {130 0 0 0-2580 {}} {130 0 0 0-2581 {}} {130 0 0 0-2583 {}} {130 0 0 0-2584 {}} {130 0 0 0-2585 {}} {130 0 0 0-2586 {}} {130 0 0 0-2587 {}} {130 0 0 0-2588 {}} {130 0 0 0-2589 {}} {130 0 0 0-2590 {}} {258 0 0 0-2591 {}} {130 0 0 0-2592 {}} {130 0 0 0-2593 {}} {130 0 0 0-2594 {}} {130 0 0 0-2595 {}} {130 0 0 0-2596 {}} {130 0 0 0-2597 {}} {130 0 0 0-2598 {}} {130 0 0 0-2599 {}} {130 0 0 0-2600 {}} {130 0 0 0-2601 {}} {130 0 0 0-2602 {}} {130 0 0 0-2603 {}} {130 0 0 0-2604 {}} {130 0 0 0-2605 {}} {130 0 0 0-2606 {}} {130 0 0 0-2607 {}} {130 0 0 0-2608 {}} {130 0 0 0-2609 {}} {130 0 0 0-2611 {}} {130 0 0 0-2612 {}} {130 0 0 0-2613 {}} {130 0 0 0-2614 {}} {130 0 0 0-2616 {}} {130 0 0 0-2617 {}} {130 0 0 0-2619 {}} {130 0 0 0-2620 {}} {130 0 0 0-2621 {}} {130 0 0 0-2622 {}} {130 0 0 0-2623 {}} {130 0 0 0-2624 {}} {130 0 0 0-2625 {}} {130 0 0 0-2626 {}} {130 0 0 0-2627 {}} {130 0 0 0-2628 {}} {130 0 0 0-2629 {}} {130 0 0 0-2630 {}} {130 0 0 0-2632 {}} {130 0 0 0-2633 {}} {130 0 0 0-2635 {}} {130 0 0 0-2636 {}} {130 0 0 0-2637 {}} {130 0 0 0-2638 {}} {130 0 0 0-2639 {}} {130 0 0 0-2640 {}} {130 0 0 0-2641 {}} {130 0 0 0-2642 {}} {130 0 0 0-2643 {}} {130 0 0 0-2644 {}} {130 0 0 0-2645 {}} {130 0 0 0-2646 {}} {130 0 0 0-2647 {}} {130 0 0 0-2648 {}} {130 0 0 0-2649 {}} {130 0 0 0-2650 {}} {130 0 0 0-2651 {}} {130 0 0 0-2652 {}} {64 0 0 0-2302 {}}} CYCLES {}}
set a(0-2574) {AREA_SCORE {} NAME COMP_LOOP:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-295 LOC {34 1.0 35 0.0 35 0.0 35 0.0 35 0.8011178} PREDS {{131 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2575 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2575) {AREA_SCORE {} NAME COMP_LOOP-2:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-296 LOC {34 1.0 35 0.0 35 0.0 35 0.8011178} PREDS {{259 0 0 0-2574 {}} {130 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2579 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2576) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-297 LOC {34 1.0 35 0.0 35 0.0 35 0.0 35 0.8011178} PREDS {{130 0 0 0-2301 {}} {774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2577 {}} {130 0 0 0-2652 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2577) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-298 LOC {34 1.0 35 0.0 35 0.0 35 0.8011178} PREDS {{259 0 0 0-2576 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2578 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2578) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-299 LOC {34 1.0 35 0.8011178 35 0.8011178 35 0.8011178} PREDS {{259 0 0 0-2577 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2579 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2579) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 4 NAME COMP_LOOP-2:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-300 LOC {35 0.0 35 0.8011178 35 0.8011178 35 0.8535576413461539 35 0.8535576413461539} PREDS {{259 0 0 0-2578 {}} {258 0 0 0-2575 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2580 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2580) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-301 LOC {35 0.0524399 35 0.8535577 35 0.8535577 35 0.8535577} PREDS {{259 0 0 0-2579 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2581 {}} {258 0 0 0-2583 {}} {258 0 0 0-2585 {}} {258 0 0 0-2587 {}} {258 0 0 0-2589 {}} {258 0 0 0-2592 {}} {258 0 0 0-2593 {}} {258 0 0 0-2595 {}} {258 0 0 0-2596 {}} {258 0 0 0-2599 {}} {258 0 0 0-2600 {}} {258 0 0 0-2603 {}} {258 0 0 0-2604 {}} {258 0 0 0-2633 {}} {258 0 0 0-2635 {}} {258 0 0 0-2637 {}} {258 0 0 0-2639 {}} {258 0 0 0-2641 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2581) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-302 LOC {35 0.0524399 35 0.8535577 35 0.8535577 35 0.8535577} PREDS {{259 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2582 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2582) {AREA_SCORE {} NAME COMP_LOOP:switch#3 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-303 LOC {35 0.0524399 35 0.8535577 35 0.8535577 35 0.8535577} PREDS {{259 0 0 0-2581 {}}} SUCCS {{146 0 0 0-2583 {}} {146 0 0 0-2584 {}} {146 0 0 0-2585 {}} {146 0 0 0-2586 {}} {146 0 0 0-2587 {}} {146 0 0 0-2588 {}} {146 0 0 0-2589 {}} {146 0 0 0-2590 {}}} CYCLES {}}
set a(0-2583) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#2 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-304 LOC {35 0.0524399 35 0.8535577 35 0.8535577 35 0.8535577} PREDS {{146 0 0 0-2582 {}} {258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 1.173 0-2584 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2584) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-305 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-2583 {}} {146 0 0 0-2582 {}} {130 0 0 0-2301 {}} {258 0 1.173 0-2501 {}} {258 0 1.173 0-2488 {}} {774 0 1.173 0-2915 {}} {774 0 1.173 0-2899 {}} {774 0 1.173 0-2781 {}} {774 0 1.173 0-2765 {}} {774 0 1.173 0-2636 {}} {774 0 1.173 0-2620 {}}} SUCCS {{772 0 0 0-2488 {}} {772 0 0 0-2501 {}} {258 0 0 0-2606 {}} {256 0 0 0-2620 {}} {256 0 0 0-2636 {}} {130 0 0 0-2652 {}} {256 0 0 0-2765 {}} {256 0 0 0-2781 {}} {256 0 0 0-2899 {}} {256 0 0 0-2915 {}}} CYCLES {}}
set a(0-2585) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#3 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-306 LOC {35 0.0524399 35 0.8535577 35 0.8535577 35 0.8535577} PREDS {{146 0 0 0-2582 {}} {258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 1.173 0-2586 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2586) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-307 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-2585 {}} {146 0 0 0-2582 {}} {130 0 0 0-2301 {}} {258 0 1.173 0-2503 {}} {258 0 1.173 0-2489 {}} {774 0 1.173 0-2917 {}} {774 0 1.173 0-2901 {}} {774 0 1.173 0-2783 {}} {774 0 1.173 0-2767 {}} {774 0 1.173 0-2638 {}} {774 0 1.173 0-2622 {}}} SUCCS {{772 0 0 0-2489 {}} {772 0 0 0-2503 {}} {258 0 0 0-2606 {}} {256 0 0 0-2622 {}} {256 0 0 0-2638 {}} {130 0 0 0-2652 {}} {256 0 0 0-2767 {}} {256 0 0 0-2783 {}} {256 0 0 0-2901 {}} {256 0 0 0-2917 {}}} CYCLES {}}
set a(0-2587) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-308 LOC {35 0.0524399 35 0.8535577 35 0.8535577 35 0.8535577} PREDS {{146 0 0 0-2582 {}} {258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 1.173 0-2588 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2588) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-309 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-2587 {}} {146 0 0 0-2582 {}} {130 0 0 0-2301 {}} {258 0 1.173 0-2505 {}} {258 0 1.173 0-2490 {}} {774 0 1.173 0-2919 {}} {774 0 1.173 0-2903 {}} {774 0 1.173 0-2785 {}} {774 0 1.173 0-2769 {}} {774 0 1.173 0-2640 {}} {774 0 1.173 0-2624 {}}} SUCCS {{772 0 0 0-2490 {}} {772 0 0 0-2505 {}} {258 0 0 0-2606 {}} {256 0 0 0-2624 {}} {256 0 0 0-2640 {}} {130 0 0 0-2652 {}} {256 0 0 0-2769 {}} {256 0 0 0-2785 {}} {256 0 0 0-2903 {}} {256 0 0 0-2919 {}}} CYCLES {}}
set a(0-2589) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-310 LOC {35 0.0524399 35 0.8535577 35 0.8535577 35 0.8535577} PREDS {{146 0 0 0-2582 {}} {258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 1.173 0-2590 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2590) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-311 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 1.173 0-2589 {}} {146 0 0 0-2582 {}} {130 0 0 0-2301 {}} {258 0 1.173 0-2507 {}} {258 0 1.173 0-2491 {}} {774 0 1.173 0-2921 {}} {774 0 1.173 0-2905 {}} {774 0 1.173 0-2787 {}} {774 0 1.173 0-2771 {}} {774 0 1.173 0-2642 {}} {774 0 1.173 0-2626 {}}} SUCCS {{772 0 0 0-2491 {}} {772 0 0 0-2507 {}} {258 0 0 0-2606 {}} {256 0 0 0-2626 {}} {256 0 0 0-2642 {}} {130 0 0 0-2652 {}} {256 0 0 0-2771 {}} {256 0 0 0-2787 {}} {256 0 0 0-2905 {}} {256 0 0 0-2921 {}}} CYCLES {}}
set a(0-2591) {AREA_SCORE {} NAME COMP_LOOP:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-312 LOC {34 1.0 36 0.21615332499999998 36 0.21615332499999998 36 0.21615332499999998 36 0.21615332499999998} PREDS {{258 0 0 0-2301 {}}} SUCCS {{772 0 0 0-2553 {}} {258 0 0 0-2607 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2592) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-313 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2594 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2593) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-314 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2594 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2594) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#5 TYPE NOR PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-315 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-2593 {}} {258 0 0 0-2592 {}} {130 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2606 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2595) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-316 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2598 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2596) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-317 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2597 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2597) {AREA_SCORE {} NAME COMP_LOOP:not#28 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-318 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-2596 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2598 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2598) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#15 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-319 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-2597 {}} {258 0 0 0-2595 {}} {130 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2606 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2599) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#8 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-320 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2602 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2600) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#9 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-321 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2601 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2601) {AREA_SCORE {} NAME COMP_LOOP:not#29 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-322 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-2600 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2602 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2602) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#16 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-323 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-2601 {}} {258 0 0 0-2599 {}} {130 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2606 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2603) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#10 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-324 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2605 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2604) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#11 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-325 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2605 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2605) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#17 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-326 LOC {35 0.0524399 36 0.0 36 0.0 36 0.167275125} PREDS {{259 0 0 0-2604 {}} {258 0 0 0-2603 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2606 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2606) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#3 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-327 LOC {36 0.094375 36 0.167275125 36 0.167275125 36 0.21615326762820514 36 0.21615326762820514} PREDS {{259 0 0 0-2605 {}} {258 0 0 0-2602 {}} {258 0 0 0-2598 {}} {258 0 0 0-2594 {}} {258 0 0 0-2590 {}} {258 0 0 0-2588 {}} {258 0 0 0-2586 {}} {258 0 0 0-2584 {}} {130 0 0 0-2301 {}} {258 0 0 0-2360 {}} {258 0 0 0-2359 {}} {258 0 0 0-2358 {}} {258 0 0 0-2357 {}}} SUCCS {{259 0 0 0-2607 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2607) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {12.54 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-328 LOC {36 0.1432532 36 0.21615332499999998 36 0.21615332499999998 36 0.9999999388496399 36 0.9999999388496399} PREDS {{259 0 0 0-2606 {}} {258 0 0 0-2591 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2608 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2608) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-329 LOC {37 0.0 37 0.6009625 37 0.6009625 37 0.6009625} PREDS {{259 0 0 0-2607 {}} {130 0 0 0-2301 {}} {128 0 0 0-2610 {}}} SUCCS {{258 0 0 0-2610 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2609) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-330 LOC {37 0.0 37 0.6009625 37 0.6009625 37 0.6009625} PREDS {{130 0 0 0-2301 {}} {128 0 0 0-2610 {}}} SUCCS {{259 0 0 0-2610 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2610) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-331 LOC {37 1.0 37 0.681 37 1.0 50 0.0064061875000001045 50 0.0064061875000001045} PREDS {{259 0 0 0-2609 {}} {258 0 0 0-2608 {}}} SUCCS {{128 0 0 0-2608 {}} {128 0 0 0-2609 {}} {259 0 0 0-2611 {}}} CYCLES {}}
set a(0-2611) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-332 LOC {50 0.006406225 50 0.5525751 50 0.5525751 50 0.5525751} PREDS {{259 0 0 0-2610 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2612 {}} {258 0 0 0-2627 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2612) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-2:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-333 LOC {50 0.006406225 50 0.5525751 50 0.5525751 50 0.6009624573717949 50 0.6009624573717949} PREDS {{259 0 0 0-2611 {}} {130 0 0 0-2301 {}} {258 0 0 0-2548 {}}} SUCCS {{259 0 0 0-2613 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2613) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-334 LOC {50 0.054793625 50 0.6009625 50 0.6009625 50 0.6009625} PREDS {{259 0 0 0-2612 {}} {130 0 0 0-2301 {}} {128 0 0 0-2615 {}}} SUCCS {{258 0 0 0-2615 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2614) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-335 LOC {50 0.0 50 0.6009625 50 0.6009625 50 0.6009625} PREDS {{130 0 0 0-2301 {}} {128 0 0 0-2615 {}}} SUCCS {{259 0 0 0-2615 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2615) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-336 LOC {50 1.0 50 0.681 50 1.0 63 0.0064061875000001045 63 0.0064061875000001045} PREDS {{259 0 0 0-2614 {}} {258 0 0 0-2613 {}}} SUCCS {{128 0 0 0-2613 {}} {128 0 0 0-2614 {}} {259 0 0 0-2616 {}}} CYCLES {}}
set a(0-2616) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-337 LOC {63 0.006406225 63 0.8535577 63 0.8535577 63 0.8535577} PREDS {{259 0 0 0-2615 {}} {130 0 0 0-2301 {}}} SUCCS {{258 0 1.173 0-2620 {}} {258 0 1.173 0-2622 {}} {258 0 1.173 0-2624 {}} {258 0 1.173 0-2626 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2617) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(1-0)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-338 LOC {34 1.0 34 1.0 34 1.0 63 0.8535577} PREDS {{130 0 0 0-2301 {}} {258 0 0 0-2523 {}}} SUCCS {{259 0 0 0-2618 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2618) {AREA_SCORE {} NAME COMP_LOOP:switch#10 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-339 LOC {34 1.0 34 1.0 34 1.0 63 0.8535577} PREDS {{259 0 0 0-2617 {}}} SUCCS {{146 0 0 0-2619 {}} {130 0 0 0-2620 {}} {146 0 0 0-2621 {}} {130 0 0 0-2622 {}} {146 0 0 0-2623 {}} {130 0 0 0-2624 {}} {146 0 0 0-2625 {}} {130 0 0 0-2626 {}}} CYCLES {}}
set a(0-2619) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-340 LOC {34 1.0 63 0.0 63 0.0 63 0.8535577} PREDS {{146 0 0 0-2618 {}} {130 0 0 0-2301 {}} {258 0 0 0-2523 {}}} SUCCS {{259 0 1.173 0-2620 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2620) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-341 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-2620 {}} {259 0 1.173 0-2619 {}} {130 0 0 0-2618 {}} {258 0 1.173 0-2616 {}} {256 0 0 0-2584 {}} {130 0 0 0-2301 {}} {256 0 0 0-2527 {}} {258 0 0 0-2501 {}} {258 0 0 0-2488 {}} {256 0 0 0-2452 {}} {256 0 0 0-2383 {}} {774 0 0 0-2915 {}} {774 0 0 0-2899 {}} {772 0 0 0-2863 {}} {772 0 0 0-2806 {}} {774 0 0 0-2781 {}} {774 0 0 0-2765 {}} {772 0 0 0-2726 {}} {772 0 0 0-2665 {}} {774 0 0 0-2636 {}}} SUCCS {{774 0 1.173 0-2383 {}} {774 0 1.173 0-2452 {}} {774 0 0 0-2488 {}} {774 0 0 0-2501 {}} {774 0 1.173 0-2527 {}} {774 0 1.173 0-2584 {}} {774 0 0 0-2620 {}} {258 0 0 0-2636 {}} {130 0 0 0-2652 {}} {258 0 1.173 0-2665 {}} {258 0 1.173 0-2726 {}} {258 0 0 0-2765 {}} {258 0 0 0-2781 {}} {258 0 1.173 0-2806 {}} {258 0 1.173 0-2863 {}} {258 0 0 0-2899 {}} {258 0 0 0-2915 {}}} CYCLES {}}
set a(0-2621) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-342 LOC {34 1.0 63 0.0 63 0.0 63 0.8535577} PREDS {{146 0 0 0-2618 {}} {130 0 0 0-2301 {}} {258 0 0 0-2523 {}}} SUCCS {{259 0 1.173 0-2622 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2622) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-343 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-2622 {}} {259 0 1.173 0-2621 {}} {130 0 0 0-2618 {}} {258 0 1.173 0-2616 {}} {256 0 0 0-2586 {}} {130 0 0 0-2301 {}} {256 0 0 0-2529 {}} {258 0 0 0-2503 {}} {258 0 0 0-2489 {}} {256 0 0 0-2454 {}} {256 0 0 0-2384 {}} {774 0 0 0-2917 {}} {774 0 0 0-2901 {}} {772 0 0 0-2865 {}} {772 0 0 0-2808 {}} {774 0 0 0-2783 {}} {774 0 0 0-2767 {}} {772 0 0 0-2728 {}} {772 0 0 0-2667 {}} {774 0 0 0-2638 {}}} SUCCS {{774 0 1.173 0-2384 {}} {774 0 1.173 0-2454 {}} {774 0 0 0-2489 {}} {774 0 0 0-2503 {}} {774 0 1.173 0-2529 {}} {774 0 1.173 0-2586 {}} {774 0 0 0-2622 {}} {258 0 0 0-2638 {}} {130 0 0 0-2652 {}} {258 0 1.173 0-2667 {}} {258 0 1.173 0-2728 {}} {258 0 0 0-2767 {}} {258 0 0 0-2783 {}} {258 0 1.173 0-2808 {}} {258 0 1.173 0-2865 {}} {258 0 0 0-2901 {}} {258 0 0 0-2917 {}}} CYCLES {}}
set a(0-2623) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-344 LOC {34 1.0 63 0.0 63 0.0 63 0.8535577} PREDS {{146 0 0 0-2618 {}} {130 0 0 0-2301 {}} {258 0 0 0-2523 {}}} SUCCS {{259 0 1.173 0-2624 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2624) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-345 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-2624 {}} {259 0 1.173 0-2623 {}} {130 0 0 0-2618 {}} {258 0 1.173 0-2616 {}} {256 0 0 0-2588 {}} {130 0 0 0-2301 {}} {256 0 0 0-2531 {}} {258 0 0 0-2505 {}} {258 0 0 0-2490 {}} {256 0 0 0-2456 {}} {256 0 0 0-2385 {}} {774 0 0 0-2919 {}} {774 0 0 0-2903 {}} {772 0 0 0-2867 {}} {772 0 0 0-2810 {}} {774 0 0 0-2785 {}} {774 0 0 0-2769 {}} {772 0 0 0-2730 {}} {772 0 0 0-2669 {}} {774 0 0 0-2640 {}}} SUCCS {{774 0 1.173 0-2385 {}} {774 0 1.173 0-2456 {}} {774 0 0 0-2490 {}} {774 0 0 0-2505 {}} {774 0 1.173 0-2531 {}} {774 0 1.173 0-2588 {}} {774 0 0 0-2624 {}} {258 0 0 0-2640 {}} {130 0 0 0-2652 {}} {258 0 1.173 0-2669 {}} {258 0 1.173 0-2730 {}} {258 0 0 0-2769 {}} {258 0 0 0-2785 {}} {258 0 1.173 0-2810 {}} {258 0 1.173 0-2867 {}} {258 0 0 0-2903 {}} {258 0 0 0-2919 {}}} CYCLES {}}
set a(0-2625) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse#2)(9-2)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-346 LOC {34 1.0 63 0.0 63 0.0 63 0.8535577} PREDS {{146 0 0 0-2618 {}} {130 0 0 0-2301 {}} {258 0 0 0-2523 {}}} SUCCS {{259 0 1.173 0-2626 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2626) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-347 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-2626 {}} {259 0 1.173 0-2625 {}} {130 0 0 0-2618 {}} {258 0 1.173 0-2616 {}} {256 0 0 0-2590 {}} {130 0 0 0-2301 {}} {256 0 0 0-2533 {}} {258 0 0 0-2507 {}} {258 0 0 0-2491 {}} {256 0 0 0-2458 {}} {256 0 0 0-2386 {}} {774 0 0 0-2921 {}} {774 0 0 0-2905 {}} {772 0 0 0-2869 {}} {772 0 0 0-2812 {}} {774 0 0 0-2787 {}} {774 0 0 0-2771 {}} {772 0 0 0-2732 {}} {772 0 0 0-2671 {}} {774 0 0 0-2642 {}}} SUCCS {{774 0 1.173 0-2386 {}} {774 0 1.173 0-2458 {}} {774 0 0 0-2491 {}} {774 0 0 0-2507 {}} {774 0 1.173 0-2533 {}} {774 0 1.173 0-2590 {}} {774 0 0 0-2626 {}} {258 0 0 0-2642 {}} {130 0 0 0-2652 {}} {258 0 1.173 0-2671 {}} {258 0 1.173 0-2732 {}} {258 0 0 0-2771 {}} {258 0 0 0-2787 {}} {258 0 1.173 0-2812 {}} {258 0 1.173 0-2869 {}} {258 0 0 0-2905 {}} {258 0 0 0-2921 {}}} CYCLES {}}
set a(0-2627) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-348 LOC {50 0.006406225 50 0.9516125999999999 50 0.9516125999999999 51 0.5525751} PREDS {{258 0 0 0-2611 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2628 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2628) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-2:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-349 LOC {50 0.006406225 50 0.9516125999999999 50 0.9516125999999999 50 0.9999999573717948 51 0.6009624573717949} PREDS {{259 0 0 0-2627 {}} {130 0 0 0-2301 {}} {258 0 0 0-2548 {}}} SUCCS {{259 0 0 0-2629 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2629) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-350 LOC {50 0.054793625 51 0.6009625 51 0.6009625 51 0.6009625} PREDS {{259 0 0 0-2628 {}} {130 0 0 0-2301 {}} {128 0 0 0-2631 {}}} SUCCS {{258 0 0 0-2631 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2630) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-351 LOC {50 0.0 51 0.6009625 51 0.6009625 51 0.6009625} PREDS {{130 0 0 0-2301 {}} {128 0 0 0-2631 {}}} SUCCS {{259 0 0 0-2631 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2631) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-352 LOC {50 1.0 51 0.681 51 1.0 64 0.0064061875000001045 64 0.0064061875000001045} PREDS {{259 0 0 0-2630 {}} {258 0 0 0-2629 {}}} SUCCS {{128 0 0 0-2629 {}} {128 0 0 0-2630 {}} {259 0 0 0-2632 {}}} CYCLES {}}
set a(0-2632) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-353 LOC {63 0.006406225 64 0.8535577 64 0.8535577 64 0.8535577} PREDS {{259 0 0 0-2631 {}} {130 0 0 0-2301 {}}} SUCCS {{258 0 1.173 0-2636 {}} {258 0 1.173 0-2638 {}} {258 0 1.173 0-2640 {}} {258 0 1.173 0-2642 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2633) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(1-0)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-354 LOC {35 0.0524399 35 0.8535577 35 0.8535577 64 0.8535577} PREDS {{258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2634 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2634) {AREA_SCORE {} NAME COMP_LOOP:switch#11 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-355 LOC {35 0.0524399 35 1.0 35 1.0 64 0.8535577} PREDS {{259 0 0 0-2633 {}}} SUCCS {{146 0 0 0-2635 {}} {130 0 0 0-2636 {}} {146 0 0 0-2637 {}} {130 0 0 0-2638 {}} {146 0 0 0-2639 {}} {130 0 0 0-2640 {}} {146 0 0 0-2641 {}} {130 0 0 0-2642 {}}} CYCLES {}}
set a(0-2635) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-356 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8535577} PREDS {{146 0 0 0-2634 {}} {258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 1.173 0-2636 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2636) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-357 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-2636 {}} {259 0 1.173 0-2635 {}} {130 0 0 0-2634 {}} {258 0 1.173 0-2632 {}} {258 0 0 0-2620 {}} {256 0 0 0-2584 {}} {130 0 0 0-2301 {}} {256 0 0 0-2527 {}} {258 0 0 0-2501 {}} {258 0 0 0-2488 {}} {256 0 0 0-2452 {}} {256 0 0 0-2383 {}} {774 0 0 0-2915 {}} {774 0 0 0-2899 {}} {772 0 0 0-2863 {}} {772 0 0 0-2806 {}} {774 0 0 0-2781 {}} {774 0 0 0-2765 {}} {772 0 0 0-2726 {}} {772 0 0 0-2665 {}}} SUCCS {{774 0 1.173 0-2383 {}} {774 0 1.173 0-2452 {}} {774 0 0 0-2488 {}} {774 0 0 0-2501 {}} {774 0 1.173 0-2527 {}} {774 0 1.173 0-2584 {}} {774 0 0 0-2620 {}} {774 0 0 0-2636 {}} {130 0 0 0-2652 {}} {258 0 1.173 0-2665 {}} {258 0 1.173 0-2726 {}} {258 0 0 0-2765 {}} {258 0 0 0-2781 {}} {258 0 1.173 0-2806 {}} {258 0 1.173 0-2863 {}} {258 0 0 0-2899 {}} {258 0 0 0-2915 {}}} CYCLES {}}
set a(0-2637) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-358 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8535577} PREDS {{146 0 0 0-2634 {}} {258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 1.173 0-2638 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2638) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-359 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-2638 {}} {259 0 1.173 0-2637 {}} {130 0 0 0-2634 {}} {258 0 1.173 0-2632 {}} {258 0 0 0-2622 {}} {256 0 0 0-2586 {}} {130 0 0 0-2301 {}} {256 0 0 0-2529 {}} {258 0 0 0-2503 {}} {258 0 0 0-2489 {}} {256 0 0 0-2454 {}} {256 0 0 0-2384 {}} {774 0 0 0-2917 {}} {774 0 0 0-2901 {}} {772 0 0 0-2865 {}} {772 0 0 0-2808 {}} {774 0 0 0-2783 {}} {774 0 0 0-2767 {}} {772 0 0 0-2728 {}} {772 0 0 0-2667 {}}} SUCCS {{774 0 1.173 0-2384 {}} {774 0 1.173 0-2454 {}} {774 0 0 0-2489 {}} {774 0 0 0-2503 {}} {774 0 1.173 0-2529 {}} {774 0 1.173 0-2586 {}} {774 0 0 0-2622 {}} {774 0 0 0-2638 {}} {130 0 0 0-2652 {}} {258 0 1.173 0-2667 {}} {258 0 1.173 0-2728 {}} {258 0 0 0-2767 {}} {258 0 0 0-2783 {}} {258 0 1.173 0-2808 {}} {258 0 1.173 0-2865 {}} {258 0 0 0-2901 {}} {258 0 0 0-2917 {}}} CYCLES {}}
set a(0-2639) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-360 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8535577} PREDS {{146 0 0 0-2634 {}} {258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 1.173 0-2640 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2640) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-361 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-2640 {}} {259 0 1.173 0-2639 {}} {130 0 0 0-2634 {}} {258 0 1.173 0-2632 {}} {258 0 0 0-2624 {}} {256 0 0 0-2588 {}} {130 0 0 0-2301 {}} {256 0 0 0-2531 {}} {258 0 0 0-2505 {}} {258 0 0 0-2490 {}} {256 0 0 0-2456 {}} {256 0 0 0-2385 {}} {774 0 0 0-2919 {}} {774 0 0 0-2903 {}} {772 0 0 0-2867 {}} {772 0 0 0-2810 {}} {774 0 0 0-2785 {}} {774 0 0 0-2769 {}} {772 0 0 0-2730 {}} {772 0 0 0-2669 {}}} SUCCS {{774 0 1.173 0-2385 {}} {774 0 1.173 0-2456 {}} {774 0 0 0-2490 {}} {774 0 0 0-2505 {}} {774 0 1.173 0-2531 {}} {774 0 1.173 0-2588 {}} {774 0 0 0-2624 {}} {774 0 0 0-2640 {}} {130 0 0 0-2652 {}} {258 0 1.173 0-2669 {}} {258 0 1.173 0-2730 {}} {258 0 0 0-2769 {}} {258 0 0 0-2785 {}} {258 0 1.173 0-2810 {}} {258 0 1.173 0-2867 {}} {258 0 0 0-2903 {}} {258 0 0 0-2919 {}}} CYCLES {}}
set a(0-2641) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#2)(9-2)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-362 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8535577} PREDS {{146 0 0 0-2634 {}} {258 0 0 0-2580 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 1.173 0-2642 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2642) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-363 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-2642 {}} {259 0 1.173 0-2641 {}} {130 0 0 0-2634 {}} {258 0 1.173 0-2632 {}} {258 0 0 0-2626 {}} {256 0 0 0-2590 {}} {130 0 0 0-2301 {}} {256 0 0 0-2533 {}} {258 0 0 0-2507 {}} {258 0 0 0-2491 {}} {256 0 0 0-2458 {}} {256 0 0 0-2386 {}} {774 0 0 0-2921 {}} {774 0 0 0-2905 {}} {772 0 0 0-2869 {}} {772 0 0 0-2812 {}} {774 0 0 0-2787 {}} {774 0 0 0-2771 {}} {772 0 0 0-2732 {}} {772 0 0 0-2671 {}}} SUCCS {{774 0 1.173 0-2386 {}} {774 0 1.173 0-2458 {}} {774 0 0 0-2491 {}} {774 0 0 0-2507 {}} {774 0 1.173 0-2533 {}} {774 0 1.173 0-2590 {}} {774 0 0 0-2626 {}} {774 0 0 0-2642 {}} {130 0 0 0-2652 {}} {258 0 1.173 0-2671 {}} {258 0 1.173 0-2732 {}} {258 0 0 0-2771 {}} {258 0 0 0-2787 {}} {258 0 1.173 0-2812 {}} {258 0 1.173 0-2869 {}} {258 0 0 0-2905 {}} {258 0 0 0-2921 {}}} CYCLES {}}
set a(0-2643) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-364 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 66 0.9651342249999999} PREDS {{130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2644 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2644) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-365 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 66 0.9651342249999999} PREDS {{259 0 0 0-2643 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2645 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2645) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-366 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 66 0.9651342249999999} PREDS {{259 0 0 0-2644 {}} {130 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2649 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2646) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-367 LOC {34 1.0 35 0.0 35 0.0 35 0.0 66 0.9651342249999999} PREDS {{130 0 0 0-2301 {}} {774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2647 {}} {130 0 0 0-2652 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2647) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#8 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-368 LOC {34 1.0 35 0.0 35 0.0 66 0.9651342249999999} PREDS {{259 0 0 0-2646 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2648 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2648) {AREA_SCORE {} NAME COMP_LOOP:conc#12 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-369 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 66 0.9651342249999999} PREDS {{259 0 0 0-2647 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2649 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2649) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {0.56 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-370 LOC {35 0.0 35 0.9651342249999999 35 0.9651342249999999 35 0.9999999477564101 66 0.9999999477564101} PREDS {{259 0 0 0-2648 {}} {258 0 0 0-2645 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2650 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2650) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-371 LOC {35 0.034865775 35 1.0 35 1.0 66 1.0} PREDS {{259 0 0 0-2649 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2651 {}} {130 0 0 0-2652 {}}} CYCLES {}}
set a(0-2651) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-372 LOC {35 0.034865775 65 1.0 65 1.0 66 1.0} PREDS {{259 0 0 0-2650 {}} {130 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2652 {}}} CYCLES {}}
set a(0-2652) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-373 LOC {65 0.0062499999999999995 65 1.0 65 1.0 66 1.0} PREDS {{259 0 0 0-2651 {}} {130 0 0 0-2650 {}} {130 0 0 0-2649 {}} {130 0 0 0-2648 {}} {130 0 0 0-2647 {}} {130 0 0 0-2646 {}} {130 0 0 0-2645 {}} {130 0 0 0-2644 {}} {130 0 0 0-2643 {}} {130 0 0 0-2642 {}} {130 0 0 0-2641 {}} {130 0 0 0-2640 {}} {130 0 0 0-2639 {}} {130 0 0 0-2638 {}} {130 0 0 0-2637 {}} {130 0 0 0-2636 {}} {130 0 0 0-2635 {}} {130 0 0 0-2633 {}} {130 0 0 0-2632 {}} {130 0 0 0-2630 {}} {130 0 0 0-2629 {}} {130 0 0 0-2628 {}} {130 0 0 0-2627 {}} {130 0 0 0-2626 {}} {130 0 0 0-2625 {}} {130 0 0 0-2624 {}} {130 0 0 0-2623 {}} {130 0 0 0-2622 {}} {130 0 0 0-2621 {}} {130 0 0 0-2620 {}} {130 0 0 0-2619 {}} {130 0 0 0-2617 {}} {130 0 0 0-2616 {}} {130 0 0 0-2614 {}} {130 0 0 0-2613 {}} {130 0 0 0-2612 {}} {130 0 0 0-2611 {}} {130 0 0 0-2609 {}} {130 0 0 0-2608 {}} {130 0 0 0-2607 {}} {130 0 0 0-2606 {}} {130 0 0 0-2605 {}} {130 0 0 0-2604 {}} {130 0 0 0-2603 {}} {130 0 0 0-2602 {}} {130 0 0 0-2601 {}} {130 0 0 0-2600 {}} {130 0 0 0-2599 {}} {130 0 0 0-2598 {}} {130 0 0 0-2597 {}} {130 0 0 0-2596 {}} {130 0 0 0-2595 {}} {130 0 0 0-2594 {}} {130 0 0 0-2593 {}} {130 0 0 0-2592 {}} {130 0 0 0-2591 {}} {130 0 0 0-2590 {}} {130 0 0 0-2589 {}} {130 0 0 0-2588 {}} {130 0 0 0-2587 {}} {130 0 0 0-2586 {}} {130 0 0 0-2585 {}} {130 0 0 0-2584 {}} {130 0 0 0-2583 {}} {130 0 0 0-2581 {}} {130 0 0 0-2580 {}} {130 0 0 0-2579 {}} {130 0 0 0-2578 {}} {130 0 0 0-2577 {}} {130 0 0 0-2576 {}} {130 0 0 0-2575 {}} {130 0 0 0-2574 {}} {130 0 0 0-2301 {}}} SUCCS {{128 0 0 0-2694 {}} {128 0 0 0-2695 {}} {128 0 0 0-2696 {}} {64 0 0 0-2302 {}}} CYCLES {}}
set a(0-2653) {AREA_SCORE {} NAME COMP_LOOP:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-374 LOC {0 1.0 1 0.0 1 0.0 1 0.0 65 0.818942325} PREDS {} SUCCS {{259 0 0 0-2654 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2654) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(9-1) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-375 LOC {0 1.0 1 0.0 1 0.0 65 0.818942325} PREDS {{259 0 0 0-2653 {}}} SUCCS {{258 0 0 0-2658 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2655) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-376 LOC {0 1.0 1 0.0 1 0.0 1 0.0 65 0.818942325} PREDS {{774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2656 {}} {130 0 0 0-2302 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2656) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#9 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-377 LOC {0 1.0 1 0.0 1 0.0 65 0.818942325} PREDS {{259 0 0 0-2655 {}}} SUCCS {{259 0 0 0-2657 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2657) {AREA_SCORE {} NAME COMP_LOOP:conc#13 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-378 LOC {0 1.0 1 0.965384625 1 0.965384625 65 0.818942325} PREDS {{259 0 0 0-2656 {}}} SUCCS {{259 0 0 0-2658 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2658) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME COMP_LOOP:acc#11 TYPE ACCU DELAY {0.55 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-379 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 65 0.8535576471153846} PREDS {{259 0 0 0-2657 {}} {258 0 0 0-2654 {}}} SUCCS {{259 0 0 0-2659 {}} {258 0 0 0-2664 {}} {258 0 0 0-2666 {}} {258 0 0 0-2668 {}} {258 0 0 0-2670 {}} {258 0 0 0-2672 {}} {258 0 0 0-2678 {}} {258 0 0 0-2681 {}} {258 0 0 0-2686 {}} {130 0 0 0-2302 {}} {258 0 0 0-2759 {}} {258 0 0 0-2764 {}} {258 0 0 0-2766 {}} {258 0 0 0-2768 {}} {258 0 0 0-2770 {}}} CYCLES {}}
set a(0-2659) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(0)#3 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-380 LOC {1 0.034615375 1 1.0 1 1.0 65 0.8535577} PREDS {{259 0 0 0-2658 {}}} SUCCS {{258 0 0 0-2662 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2660) {AREA_SCORE {} NAME COMP_LOOP:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-381 LOC {0 1.0 1 0.0 1 0.0 1 0.0 65 0.8535577} PREDS {} SUCCS {{259 0 0 0-2661 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2661) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#2 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-382 LOC {0 1.0 1 0.0 1 0.0 65 0.8535577} PREDS {{259 0 0 0-2660 {}}} SUCCS {{259 0 0 0-2662 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2662) {AREA_SCORE {} NAME COMP_LOOP:conc#45 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-383 LOC {1 0.034615375 1 1.0 1 1.0 65 0.8535577} PREDS {{259 0 0 0-2661 {}} {258 0 0 0-2659 {}}} SUCCS {{259 0 0 0-2663 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2663) {AREA_SCORE {} NAME COMP_LOOP:switch#4 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-384 LOC {1 0.034615375 1 1.0 1 1.0 65 0.8535577} PREDS {{259 0 0 0-2662 {}}} SUCCS {{146 0 0 0-2664 {}} {146 0 0 0-2665 {}} {146 0 0 0-2666 {}} {146 0 0 0-2667 {}} {146 0 0 0-2668 {}} {146 0 0 0-2669 {}} {146 0 0 0-2670 {}} {146 0 0 0-2671 {}}} CYCLES {}}
set a(0-2664) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#2 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-385 LOC {1 0.034615375 65 0.8535577 65 0.8535577 65 0.8535577} PREDS {{146 0 0 0-2663 {}} {258 0 0 0-2658 {}}} SUCCS {{259 0 1.173 0-2665 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2665) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-386 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2664 {}} {146 0 0 0-2663 {}} {258 0 1.173 0-2636 {}} {258 0 1.173 0-2620 {}} {258 0 1.173 0-2501 {}} {258 0 1.173 0-2488 {}} {774 0 1.173 0-2915 {}} {774 0 1.173 0-2899 {}} {774 0 1.173 0-2781 {}} {774 0 1.173 0-2765 {}}} SUCCS {{772 0 0 0-2488 {}} {772 0 0 0-2501 {}} {772 0 0 0-2620 {}} {772 0 0 0-2636 {}} {258 0 0 0-2690 {}} {130 0 0 0-2302 {}} {256 0 0 0-2765 {}} {256 0 0 0-2781 {}} {256 0 0 0-2899 {}} {256 0 0 0-2915 {}}} CYCLES {}}
set a(0-2666) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#3 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-387 LOC {1 0.034615375 65 0.8535577 65 0.8535577 65 0.8535577} PREDS {{146 0 0 0-2663 {}} {258 0 0 0-2658 {}}} SUCCS {{259 0 1.173 0-2667 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2667) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-388 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2666 {}} {146 0 0 0-2663 {}} {258 0 1.173 0-2638 {}} {258 0 1.173 0-2622 {}} {258 0 1.173 0-2503 {}} {258 0 1.173 0-2489 {}} {774 0 1.173 0-2917 {}} {774 0 1.173 0-2901 {}} {774 0 1.173 0-2783 {}} {774 0 1.173 0-2767 {}}} SUCCS {{772 0 0 0-2489 {}} {772 0 0 0-2503 {}} {772 0 0 0-2622 {}} {772 0 0 0-2638 {}} {258 0 0 0-2690 {}} {130 0 0 0-2302 {}} {256 0 0 0-2767 {}} {256 0 0 0-2783 {}} {256 0 0 0-2901 {}} {256 0 0 0-2917 {}}} CYCLES {}}
set a(0-2668) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-389 LOC {1 0.034615375 65 0.8535577 65 0.8535577 65 0.8535577} PREDS {{146 0 0 0-2663 {}} {258 0 0 0-2658 {}}} SUCCS {{259 0 1.173 0-2669 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2669) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-390 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2668 {}} {146 0 0 0-2663 {}} {258 0 1.173 0-2640 {}} {258 0 1.173 0-2624 {}} {258 0 1.173 0-2505 {}} {258 0 1.173 0-2490 {}} {774 0 1.173 0-2919 {}} {774 0 1.173 0-2903 {}} {774 0 1.173 0-2785 {}} {774 0 1.173 0-2769 {}}} SUCCS {{772 0 0 0-2490 {}} {772 0 0 0-2505 {}} {772 0 0 0-2624 {}} {772 0 0 0-2640 {}} {258 0 0 0-2690 {}} {130 0 0 0-2302 {}} {256 0 0 0-2769 {}} {256 0 0 0-2785 {}} {256 0 0 0-2903 {}} {256 0 0 0-2919 {}}} CYCLES {}}
set a(0-2670) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-391 LOC {1 0.034615375 65 0.8535577 65 0.8535577 65 0.8535577} PREDS {{146 0 0 0-2663 {}} {258 0 0 0-2658 {}}} SUCCS {{259 0 1.173 0-2671 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2671) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-392 LOC {65 1.0 65 0.9415 65 1.0 66 0.09437493750000003 66 0.09437493750000003} PREDS {{259 0 1.173 0-2670 {}} {146 0 0 0-2663 {}} {258 0 1.173 0-2642 {}} {258 0 1.173 0-2626 {}} {258 0 1.173 0-2507 {}} {258 0 1.173 0-2491 {}} {774 0 1.173 0-2921 {}} {774 0 1.173 0-2905 {}} {774 0 1.173 0-2787 {}} {774 0 1.173 0-2771 {}}} SUCCS {{772 0 0 0-2491 {}} {772 0 0 0-2507 {}} {772 0 0 0-2626 {}} {772 0 0 0-2642 {}} {258 0 0 0-2690 {}} {130 0 0 0-2302 {}} {256 0 0 0-2771 {}} {256 0 0 0-2787 {}} {256 0 0 0-2905 {}} {256 0 0 0-2921 {}}} CYCLES {}}
set a(0-2672) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(0)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-393 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-2658 {}}} SUCCS {{258 0 0 0-2675 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2673) {AREA_SCORE {} NAME COMP_LOOP:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-394 LOC {0 1.0 66 0.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2674 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2674) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-395 LOC {0 1.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-2673 {}}} SUCCS {{259 0 0 0-2675 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2675) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#8 TYPE NOR PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-396 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-2674 {}} {258 0 0 0-2672 {}}} SUCCS {{258 0 0 0-2690 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2676) {AREA_SCORE {} NAME COMP_LOOP:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-397 LOC {0 1.0 66 0.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2677 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2677) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-398 LOC {0 1.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-2676 {}}} SUCCS {{258 0 0 0-2680 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2678) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(0)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-399 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-2658 {}}} SUCCS {{259 0 0 0-2679 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2679) {AREA_SCORE {} NAME COMP_LOOP:not#34 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-400 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-2678 {}}} SUCCS {{259 0 0 0-2680 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2680) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#24 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-401 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-2679 {}} {258 0 0 0-2677 {}}} SUCCS {{258 0 0 0-2690 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2681) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(0)#8 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-402 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-2658 {}}} SUCCS {{258 0 0 0-2685 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2682) {AREA_SCORE {} NAME COMP_LOOP:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-403 LOC {0 1.0 66 0.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2683 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2683) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#8 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-404 LOC {0 1.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-2682 {}}} SUCCS {{259 0 0 0-2684 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2684) {AREA_SCORE {} NAME COMP_LOOP:not#35 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-405 LOC {1 0.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-2683 {}}} SUCCS {{259 0 0 0-2685 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2685) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#25 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-406 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-2684 {}} {258 0 0 0-2681 {}}} SUCCS {{258 0 0 0-2690 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2686) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#3.idiv(9:1))(0)#10 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-407 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{258 0 0 0-2658 {}}} SUCCS {{258 0 0 0-2689 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2687) {AREA_SCORE {} NAME COMP_LOOP:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-408 LOC {0 1.0 66 0.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {} SUCCS {{259 0 0 0-2688 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2688) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-409 LOC {0 1.0 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-2687 {}}} SUCCS {{259 0 0 0-2689 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2689) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#26 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-410 LOC {1 0.034615375 66 0.0 66 0.0 66 0.9511217999999999} PREDS {{259 0 0 0-2688 {}} {258 0 0 0-2686 {}}} SUCCS {{259 0 0 0-2690 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2690) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#4 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-411 LOC {66 0.094375 66 0.9511217999999999 66 0.9511217999999999 66 0.999999942628205 66 0.999999942628205} PREDS {{259 0 0 0-2689 {}} {258 0 0 0-2685 {}} {258 0 0 0-2680 {}} {258 0 0 0-2675 {}} {258 0 0 0-2671 {}} {258 0 0 0-2669 {}} {258 0 0 0-2667 {}} {258 0 0 0-2665 {}} {258 0 0 0-2356 {}} {258 0 0 0-2355 {}} {258 0 0 0-2354 {}} {258 0 0 0-2353 {}}} SUCCS {{130 0 0 0-2302 {}} {258 0 0 0-2754 {}} {258 0 0 0-2773 {}}} CYCLES {}}
set a(0-2691) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-412 LOC {0 1.0 66 0.0 66 0.0 66 0.0 66 1.0} PREDS {{774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2692 {}} {130 0 0 0-2302 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2692) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#10 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-413 LOC {0 1.0 66 0.0 66 0.0 66 1.0} PREDS {{259 0 0 0-2691 {}}} SUCCS {{259 0 0 0-2693 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2693) {AREA_SCORE {} NAME COMP_LOOP-3:conc TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-414 LOC {0 1.0 66 0.0 66 0.0 66 1.0} PREDS {{259 0 0 0-2692 {}}} SUCCS {{259 0 0 0-2694 {}} {130 0 0 0-2302 {}}} CYCLES {}}
set a(0-2694) {AREA_SCORE {} NAME COMP_LOOP:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-415 LOC {65 0.0 66 0.0 66 0.0 66 0.0 66 1.0} PREDS {{259 0 0 0-2693 {}} {128 0 0 0-2652 {}} {772 0 0 0-2302 {}}} SUCCS {{258 0 0 0-2302 {}}} CYCLES {}}
set a(0-2695) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-416 LOC {65 0.0 66 1.0 66 1.0 66 1.0 66 1.0} PREDS {{128 0 0 0-2652 {}} {772 0 0 0-2733 {}} {772 0 0 0-2302 {}}} SUCCS {{258 0 0 0-2302 {}}} CYCLES {}}
set a(0-2696) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-3:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-417 LOC {65 0.0 66 1.0 66 1.0 66 1.0 66 1.0} PREDS {{128 0 0 0-2652 {}} {772 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2302 {}}} CYCLES {}}
set a(0-2697) {AREA_SCORE {} NAME modExp_dev#1:while:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-418 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-2715 {}}} SUCCS {{259 0 0 0-2698 {}} {256 0 0 0-2715 {}}} CYCLES {}}
set a(0-2698) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-419 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-2697 {}}} SUCCS {{128 0 0 0-2708 {}} {128 0 0 0-2709 {}} {128 0 0 0-2715 {}}} CYCLES {}}
set a(0-2699) {AREA_SCORE {} NAME modExp_dev#1:while:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-420 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-2709 {}}} SUCCS {{258 0 0 0-2701 {}} {256 0 0 0-2709 {}}} CYCLES {}}
set a(0-2700) {AREA_SCORE {} NAME modExp_dev#1:while:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-421 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-2701 {}}} CYCLES {}}
set a(0-2701) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-422 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-2700 {}} {258 0 0 0-2699 {}}} SUCCS {{259 0 0 0-2702 {}}} CYCLES {}}
set a(0-2702) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-423 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-2701 {}} {128 0 0 0-2704 {}}} SUCCS {{258 0 0 0-2704 {}}} CYCLES {}}
set a(0-2703) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-424 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-2704 {}}} SUCCS {{259 0 0 0-2704 {}}} CYCLES {}}
set a(0-2704) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-425 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-2703 {}} {258 0 0 0-2702 {}}} SUCCS {{128 0 0 0-2702 {}} {128 0 0 0-2703 {}} {259 0 0 0-2705 {}}} CYCLES {}}
set a(0-2705) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-426 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-2704 {}}} SUCCS {{258 0 0 0-2709 {}}} CYCLES {}}
set a(0-2706) {AREA_SCORE {} NAME modExp_dev#1:while:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-427 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-2708 {}}} SUCCS {{259 0 0 0-2707 {}} {256 0 0 0-2708 {}}} CYCLES {}}
set a(0-2707) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-3:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-428 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-2706 {}}} SUCCS {{259 0 0 0-2708 {}} {258 0 0 0-2710 {}}} CYCLES {}}
set a(0-2708) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-429 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-2708 {}} {259 0 0 0-2707 {}} {256 0 0 0-2706 {}} {128 0 0 0-2698 {}}} SUCCS {{774 0 0 0-2706 {}} {772 0 0 0-2708 {}}} CYCLES {}}
set a(0-2709) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-430 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-2709 {}} {258 0 0 0-2705 {}} {256 0 0 0-2699 {}} {128 0 0 0-2698 {}}} SUCCS {{774 0 0 0-2699 {}} {772 0 0 0-2709 {}}} CYCLES {}}
set a(0-2710) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:not TYPE NOT PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-431 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-2707 {}}} SUCCS {{259 0 0 0-2711 {}}} CYCLES {}}
set a(0-2711) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-432 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-2710 {}}} SUCCS {{259 0 0 0-2712 {}}} CYCLES {}}
set a(0-2712) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-3:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-433 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-2711 {}}} SUCCS {{259 0 0 0-2713 {}}} CYCLES {}}
set a(0-2713) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-434 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-2712 {}}} SUCCS {{259 0 0 0-2714 {}}} CYCLES {}}
set a(0-2714) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:while:not TYPE NOT PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-435 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-2713 {}}} SUCCS {{259 0 0 0-2715 {}}} CYCLES {}}
set a(0-2715) {AREA_SCORE {} NAME modExp_dev#1:while:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2302 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-436 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-2715 {}} {259 0 0 0-2714 {}} {128 0 0 0-2698 {}} {256 0 0 0-2697 {}}} SUCCS {{774 0 0 0-2697 {}} {772 0 0 0-2715 {}}} CYCLES {}}
set a(0-2302) {CHI {0-2697 0-2698 0-2699 0-2700 0-2701 0-2702 0-2703 0-2704 0-2705 0-2706 0-2707 0-2708 0-2709 0-2710 0-2711 0-2712 0-2713 0-2714 0-2715} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {17415 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 17415 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17415 NAME COMP_LOOP-3:modExp_dev#1:while TYPE LOOP DELAY {348320.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-437 LOC {66 1.0 66 1.0 66 1.0 66 1.0} PREDS {{259 0 0 0-2696 {}} {258 0 0 0-2695 {}} {258 0 0 0-2694 {}} {130 0 0 0-2693 {}} {130 0 0 0-2692 {}} {130 0 0 0-2691 {}} {130 0 0 0-2690 {}} {130 0 0 0-2689 {}} {130 0 0 0-2688 {}} {130 0 0 0-2687 {}} {130 0 0 0-2686 {}} {130 0 0 0-2685 {}} {130 0 0 0-2684 {}} {130 0 0 0-2683 {}} {130 0 0 0-2682 {}} {130 0 0 0-2681 {}} {130 0 0 0-2680 {}} {130 0 0 0-2679 {}} {130 0 0 0-2678 {}} {130 0 0 0-2677 {}} {130 0 0 0-2676 {}} {130 0 0 0-2675 {}} {130 0 0 0-2674 {}} {130 0 0 0-2673 {}} {130 0 0 0-2672 {}} {130 0 0 0-2671 {}} {130 0 0 0-2670 {}} {130 0 0 0-2669 {}} {130 0 0 0-2668 {}} {130 0 0 0-2667 {}} {130 0 0 0-2666 {}} {130 0 0 0-2665 {}} {130 0 0 0-2664 {}} {130 0 0 0-2662 {}} {130 0 0 0-2661 {}} {130 0 0 0-2660 {}} {130 0 0 0-2659 {}} {130 0 0 0-2658 {}} {130 0 0 0-2657 {}} {130 0 0 0-2656 {}} {130 0 0 0-2655 {}} {130 0 0 0-2654 {}} {130 0 0 0-2653 {}} {64 0 0 0-2652 {}} {64 0 0 0-2301 {}}} SUCCS {{772 0 0 0-2694 {}} {772 0 0 0-2695 {}} {772 0 0 0-2696 {}} {131 0 0 0-2716 {}} {130 0 0 0-2717 {}} {130 0 0 0-2718 {}} {130 0 0 0-2719 {}} {130 0 0 0-2720 {}} {130 0 0 0-2721 {}} {130 0 0 0-2722 {}} {130 0 0 0-2723 {}} {130 0 0 0-2725 {}} {130 0 0 0-2726 {}} {130 0 0 0-2727 {}} {130 0 0 0-2728 {}} {130 0 0 0-2729 {}} {130 0 0 0-2730 {}} {130 0 0 0-2731 {}} {130 0 0 0-2732 {}} {258 0 0 0-2733 {}} {130 0 0 0-2734 {}} {130 0 0 0-2735 {}} {130 0 0 0-2736 {}} {130 0 0 0-2737 {}} {130 0 0 0-2738 {}} {130 0 0 0-2739 {}} {130 0 0 0-2740 {}} {130 0 0 0-2741 {}} {130 0 0 0-2742 {}} {130 0 0 0-2743 {}} {130 0 0 0-2744 {}} {130 0 0 0-2745 {}} {130 0 0 0-2746 {}} {130 0 0 0-2747 {}} {130 0 0 0-2748 {}} {130 0 0 0-2749 {}} {130 0 0 0-2750 {}} {130 0 0 0-2751 {}} {130 0 0 0-2753 {}} {130 0 0 0-2754 {}} {130 0 0 0-2755 {}} {130 0 0 0-2756 {}} {130 0 0 0-2758 {}} {130 0 0 0-2759 {}} {130 0 0 0-2760 {}} {130 0 0 0-2761 {}} {130 0 0 0-2762 {}} {130 0 0 0-2764 {}} {130 0 0 0-2765 {}} {130 0 0 0-2766 {}} {130 0 0 0-2767 {}} {130 0 0 0-2768 {}} {130 0 0 0-2769 {}} {130 0 0 0-2770 {}} {130 0 0 0-2771 {}} {130 0 0 0-2772 {}} {130 0 0 0-2773 {}} {130 0 0 0-2774 {}} {130 0 0 0-2775 {}} {130 0 0 0-2777 {}} {130 0 0 0-2778 {}} {130 0 0 0-2780 {}} {130 0 0 0-2781 {}} {130 0 0 0-2782 {}} {130 0 0 0-2783 {}} {130 0 0 0-2784 {}} {130 0 0 0-2785 {}} {130 0 0 0-2786 {}} {130 0 0 0-2787 {}} {130 0 0 0-2788 {}} {130 0 0 0-2789 {}} {130 0 0 0-2790 {}} {130 0 0 0-2791 {}} {130 0 0 0-2792 {}} {130 0 0 0-2793 {}} {130 0 0 0-2794 {}} {130 0 0 0-2795 {}} {130 0 0 0-2796 {}} {64 0 0 0-2303 {}}} CYCLES {}}
set a(0-2716) {AREA_SCORE {} NAME COMP_LOOP:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-438 LOC {66 1.0 67 0.0 67 0.0 67 0.0 67 0.8011178} PREDS {{131 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2717 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2717) {AREA_SCORE {} NAME COMP_LOOP-3:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-439 LOC {66 1.0 67 0.0 67 0.0 67 0.8011178} PREDS {{259 0 0 0-2716 {}} {130 0 0 0-2302 {}}} SUCCS {{258 0 0 0-2721 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2718) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-440 LOC {66 1.0 67 0.0 67 0.0 67 0.0 67 0.8011178} PREDS {{130 0 0 0-2302 {}} {774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2719 {}} {130 0 0 0-2796 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2719) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#11 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-441 LOC {66 1.0 67 0.0 67 0.0 67 0.8011178} PREDS {{259 0 0 0-2718 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2720 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2720) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-442 LOC {66 1.0 67 0.8011178 67 0.8011178 67 0.8011178} PREDS {{259 0 0 0-2719 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2721 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2721) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 4 NAME COMP_LOOP-3:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-443 LOC {67 0.0 67 0.8011178 67 0.8011178 67 0.8535576413461539 67 0.8535576413461539} PREDS {{259 0 0 0-2720 {}} {258 0 0 0-2717 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2722 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2722) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-444 LOC {67 0.0524399 67 0.8535577 67 0.8535577 67 0.8535577} PREDS {{259 0 0 0-2721 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2723 {}} {258 0 0 0-2725 {}} {258 0 0 0-2727 {}} {258 0 0 0-2729 {}} {258 0 0 0-2731 {}} {258 0 0 0-2734 {}} {258 0 0 0-2735 {}} {258 0 0 0-2737 {}} {258 0 0 0-2738 {}} {258 0 0 0-2741 {}} {258 0 0 0-2742 {}} {258 0 0 0-2745 {}} {258 0 0 0-2746 {}} {258 0 0 0-2778 {}} {258 0 0 0-2780 {}} {258 0 0 0-2782 {}} {258 0 0 0-2784 {}} {258 0 0 0-2786 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2723) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-445 LOC {67 0.0524399 67 0.8535577 67 0.8535577 67 0.8535577} PREDS {{259 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2724 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2724) {AREA_SCORE {} NAME COMP_LOOP:switch#5 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-446 LOC {67 0.0524399 67 0.8535577 67 0.8535577 67 0.8535577} PREDS {{259 0 0 0-2723 {}}} SUCCS {{146 0 0 0-2725 {}} {146 0 0 0-2726 {}} {146 0 0 0-2727 {}} {146 0 0 0-2728 {}} {146 0 0 0-2729 {}} {146 0 0 0-2730 {}} {146 0 0 0-2731 {}} {146 0 0 0-2732 {}}} CYCLES {}}
set a(0-2725) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#2 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-447 LOC {67 0.0524399 67 0.8535577 67 0.8535577 67 0.8535577} PREDS {{146 0 0 0-2724 {}} {258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 1.173 0-2726 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2726) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-448 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.173 0-2725 {}} {146 0 0 0-2724 {}} {130 0 0 0-2302 {}} {258 0 1.173 0-2636 {}} {258 0 1.173 0-2620 {}} {258 0 1.173 0-2501 {}} {258 0 1.173 0-2488 {}} {774 0 1.173 0-2915 {}} {774 0 1.173 0-2899 {}} {774 0 1.173 0-2781 {}} {774 0 1.173 0-2765 {}}} SUCCS {{772 0 0 0-2488 {}} {772 0 0 0-2501 {}} {772 0 0 0-2620 {}} {772 0 0 0-2636 {}} {258 0 0 0-2748 {}} {256 0 0 0-2765 {}} {256 0 0 0-2781 {}} {130 0 0 0-2796 {}} {256 0 0 0-2899 {}} {256 0 0 0-2915 {}}} CYCLES {}}
set a(0-2727) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#3 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-449 LOC {67 0.0524399 67 0.8535577 67 0.8535577 67 0.8535577} PREDS {{146 0 0 0-2724 {}} {258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 1.173 0-2728 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2728) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-450 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.173 0-2727 {}} {146 0 0 0-2724 {}} {130 0 0 0-2302 {}} {258 0 1.173 0-2638 {}} {258 0 1.173 0-2622 {}} {258 0 1.173 0-2503 {}} {258 0 1.173 0-2489 {}} {774 0 1.173 0-2917 {}} {774 0 1.173 0-2901 {}} {774 0 1.173 0-2783 {}} {774 0 1.173 0-2767 {}}} SUCCS {{772 0 0 0-2489 {}} {772 0 0 0-2503 {}} {772 0 0 0-2622 {}} {772 0 0 0-2638 {}} {258 0 0 0-2748 {}} {256 0 0 0-2767 {}} {256 0 0 0-2783 {}} {130 0 0 0-2796 {}} {256 0 0 0-2901 {}} {256 0 0 0-2917 {}}} CYCLES {}}
set a(0-2729) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-451 LOC {67 0.0524399 67 0.8535577 67 0.8535577 67 0.8535577} PREDS {{146 0 0 0-2724 {}} {258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 1.173 0-2730 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2730) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-452 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.173 0-2729 {}} {146 0 0 0-2724 {}} {130 0 0 0-2302 {}} {258 0 1.173 0-2640 {}} {258 0 1.173 0-2624 {}} {258 0 1.173 0-2505 {}} {258 0 1.173 0-2490 {}} {774 0 1.173 0-2919 {}} {774 0 1.173 0-2903 {}} {774 0 1.173 0-2785 {}} {774 0 1.173 0-2769 {}}} SUCCS {{772 0 0 0-2490 {}} {772 0 0 0-2505 {}} {772 0 0 0-2624 {}} {772 0 0 0-2640 {}} {258 0 0 0-2748 {}} {256 0 0 0-2769 {}} {256 0 0 0-2785 {}} {130 0 0 0-2796 {}} {256 0 0 0-2903 {}} {256 0 0 0-2919 {}}} CYCLES {}}
set a(0-2731) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-453 LOC {67 0.0524399 67 0.8535577 67 0.8535577 67 0.8535577} PREDS {{146 0 0 0-2724 {}} {258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 1.173 0-2732 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2732) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-454 LOC {67 1.0 67 0.9415 67 1.0 68 0.09437493750000003 68 0.09437493750000003} PREDS {{259 0 1.173 0-2731 {}} {146 0 0 0-2724 {}} {130 0 0 0-2302 {}} {258 0 1.173 0-2642 {}} {258 0 1.173 0-2626 {}} {258 0 1.173 0-2507 {}} {258 0 1.173 0-2491 {}} {774 0 1.173 0-2921 {}} {774 0 1.173 0-2905 {}} {774 0 1.173 0-2787 {}} {774 0 1.173 0-2771 {}}} SUCCS {{772 0 0 0-2491 {}} {772 0 0 0-2507 {}} {772 0 0 0-2626 {}} {772 0 0 0-2642 {}} {258 0 0 0-2748 {}} {256 0 0 0-2771 {}} {256 0 0 0-2787 {}} {130 0 0 0-2796 {}} {256 0 0 0-2905 {}} {256 0 0 0-2921 {}}} CYCLES {}}
set a(0-2733) {AREA_SCORE {} NAME COMP_LOOP:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-455 LOC {66 1.0 68 0.21615332499999998 68 0.21615332499999998 68 0.21615332499999998 68 0.21615332499999998} PREDS {{258 0 0 0-2302 {}}} SUCCS {{772 0 0 0-2695 {}} {258 0 0 0-2749 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2734) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-456 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{258 0 0 0-2736 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2735) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-457 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2736 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2736) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#9 TYPE NOR PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-458 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-2735 {}} {258 0 0 0-2734 {}} {130 0 0 0-2302 {}}} SUCCS {{258 0 0 0-2748 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2737) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-459 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{258 0 0 0-2740 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2738) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-460 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2739 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2739) {AREA_SCORE {} NAME COMP_LOOP:not#36 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-461 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-2738 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2740 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2740) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#27 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-462 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-2739 {}} {258 0 0 0-2737 {}} {130 0 0 0-2302 {}}} SUCCS {{258 0 0 0-2748 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2741) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#8 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-463 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{258 0 0 0-2744 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2742) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#9 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-464 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2743 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2743) {AREA_SCORE {} NAME COMP_LOOP:not#37 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-465 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-2742 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2744 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2744) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#28 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-466 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-2743 {}} {258 0 0 0-2741 {}} {130 0 0 0-2302 {}}} SUCCS {{258 0 0 0-2748 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2745) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#10 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-467 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{258 0 0 0-2747 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2746) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#11 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-468 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2747 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2747) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#29 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-469 LOC {67 0.0524399 68 0.0 68 0.0 68 0.167275125} PREDS {{259 0 0 0-2746 {}} {258 0 0 0-2745 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2748 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2748) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#5 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-470 LOC {68 0.094375 68 0.167275125 68 0.167275125 68 0.21615326762820514 68 0.21615326762820514} PREDS {{259 0 0 0-2747 {}} {258 0 0 0-2744 {}} {258 0 0 0-2740 {}} {258 0 0 0-2736 {}} {258 0 0 0-2732 {}} {258 0 0 0-2730 {}} {258 0 0 0-2728 {}} {258 0 0 0-2726 {}} {130 0 0 0-2302 {}} {258 0 0 0-2352 {}} {258 0 0 0-2351 {}} {258 0 0 0-2350 {}} {258 0 0 0-2349 {}}} SUCCS {{259 0 0 0-2749 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2749) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:mul TYPE MUL DELAY {12.54 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-471 LOC {68 0.1432532 68 0.21615332499999998 68 0.21615332499999998 68 0.9999999388496399 68 0.9999999388496399} PREDS {{259 0 0 0-2748 {}} {258 0 0 0-2733 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2750 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2750) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-472 LOC {69 0.0 69 0.6009625 69 0.6009625 69 0.6009625} PREDS {{259 0 0 0-2749 {}} {130 0 0 0-2302 {}} {128 0 0 0-2752 {}}} SUCCS {{258 0 0 0-2752 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2751) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-473 LOC {69 0.0 69 0.6009625 69 0.6009625 69 0.6009625} PREDS {{130 0 0 0-2302 {}} {128 0 0 0-2752 {}}} SUCCS {{259 0 0 0-2752 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2752) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-474 LOC {69 1.0 69 0.681 69 1.0 82 0.0064061875000001045 82 0.0064061875000001045} PREDS {{259 0 0 0-2751 {}} {258 0 0 0-2750 {}}} SUCCS {{128 0 0 0-2750 {}} {128 0 0 0-2751 {}} {259 0 0 0-2753 {}}} CYCLES {}}
set a(0-2753) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-475 LOC {82 0.006406225 82 0.5525751 82 0.5525751 82 0.5525751} PREDS {{259 0 0 0-2752 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2754 {}} {258 0 0 0-2772 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2754) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-3:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-476 LOC {82 0.006406225 82 0.5525751 82 0.5525751 82 0.6009624573717949 82 0.6009624573717949} PREDS {{259 0 0 0-2753 {}} {130 0 0 0-2302 {}} {258 0 0 0-2690 {}}} SUCCS {{259 0 0 0-2755 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2755) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-477 LOC {82 0.054793625 82 0.6009625 82 0.6009625 82 0.6009625} PREDS {{259 0 0 0-2754 {}} {130 0 0 0-2302 {}} {128 0 0 0-2757 {}}} SUCCS {{258 0 0 0-2757 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2756) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-478 LOC {82 0.0 82 0.6009625 82 0.6009625 82 0.6009625} PREDS {{130 0 0 0-2302 {}} {128 0 0 0-2757 {}}} SUCCS {{259 0 0 0-2757 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2757) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-479 LOC {82 1.0 82 0.681 82 1.0 95 0.0064061875000001045 95 0.0064061875000001045} PREDS {{259 0 0 0-2756 {}} {258 0 0 0-2755 {}}} SUCCS {{128 0 0 0-2755 {}} {128 0 0 0-2756 {}} {259 0 0 0-2758 {}}} CYCLES {}}
set a(0-2758) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-480 LOC {95 0.006406225 95 0.8535577 95 0.8535577 95 0.8535577} PREDS {{259 0 0 0-2757 {}} {130 0 0 0-2302 {}}} SUCCS {{258 0 1.173 0-2765 {}} {258 0 1.173 0-2767 {}} {258 0 1.173 0-2769 {}} {258 0 1.173 0-2771 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2759) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#1.idiv(9:1))(0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-481 LOC {66 1.0 66 1.0 66 1.0 95 0.8535577} PREDS {{130 0 0 0-2302 {}} {258 0 0 0-2658 {}}} SUCCS {{258 0 0 0-2762 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2760) {AREA_SCORE {} NAME COMP_LOOP:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-482 LOC {66 1.0 66 1.0 66 1.0 66 1.0 95 0.8535577} PREDS {{130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2761 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2761) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-483 LOC {66 1.0 66 1.0 66 1.0 95 0.8535577} PREDS {{259 0 0 0-2760 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2762 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2762) {AREA_SCORE {} NAME COMP_LOOP:conc#43 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-484 LOC {66 1.0 66 1.0 66 1.0 95 0.8535577} PREDS {{259 0 0 0-2761 {}} {258 0 0 0-2759 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2763 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2763) {AREA_SCORE {} NAME COMP_LOOP:switch#12 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-485 LOC {66 1.0 66 1.0 66 1.0 95 0.8535577} PREDS {{259 0 0 0-2762 {}}} SUCCS {{146 0 0 0-2764 {}} {130 0 0 0-2765 {}} {146 0 0 0-2766 {}} {130 0 0 0-2767 {}} {146 0 0 0-2768 {}} {130 0 0 0-2769 {}} {146 0 0 0-2770 {}} {130 0 0 0-2771 {}}} CYCLES {}}
set a(0-2764) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-486 LOC {66 1.0 95 0.0 95 0.0 95 0.8535577} PREDS {{146 0 0 0-2763 {}} {130 0 0 0-2302 {}} {258 0 0 0-2658 {}}} SUCCS {{259 0 1.173 0-2765 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2765) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-487 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-2765 {}} {259 0 1.173 0-2764 {}} {130 0 0 0-2763 {}} {258 0 1.173 0-2758 {}} {256 0 0 0-2726 {}} {130 0 0 0-2302 {}} {256 0 0 0-2665 {}} {258 0 0 0-2636 {}} {258 0 0 0-2620 {}} {256 0 0 0-2584 {}} {256 0 0 0-2527 {}} {258 0 0 0-2501 {}} {258 0 0 0-2488 {}} {256 0 0 0-2452 {}} {256 0 0 0-2383 {}} {774 0 0 0-2915 {}} {774 0 0 0-2899 {}} {772 0 0 0-2863 {}} {772 0 0 0-2806 {}} {774 0 0 0-2781 {}}} SUCCS {{774 0 1.173 0-2383 {}} {774 0 1.173 0-2452 {}} {774 0 0 0-2488 {}} {774 0 0 0-2501 {}} {774 0 1.173 0-2527 {}} {774 0 1.173 0-2584 {}} {774 0 0 0-2620 {}} {774 0 0 0-2636 {}} {774 0 1.173 0-2665 {}} {774 0 1.173 0-2726 {}} {774 0 0 0-2765 {}} {258 0 0 0-2781 {}} {130 0 0 0-2796 {}} {258 0 1.173 0-2806 {}} {258 0 1.173 0-2863 {}} {258 0 0 0-2899 {}} {258 0 0 0-2915 {}}} CYCLES {}}
set a(0-2766) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-488 LOC {66 1.0 95 0.0 95 0.0 95 0.8535577} PREDS {{146 0 0 0-2763 {}} {130 0 0 0-2302 {}} {258 0 0 0-2658 {}}} SUCCS {{259 0 1.173 0-2767 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2767) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-489 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-2767 {}} {259 0 1.173 0-2766 {}} {130 0 0 0-2763 {}} {258 0 1.173 0-2758 {}} {256 0 0 0-2728 {}} {130 0 0 0-2302 {}} {256 0 0 0-2667 {}} {258 0 0 0-2638 {}} {258 0 0 0-2622 {}} {256 0 0 0-2586 {}} {256 0 0 0-2529 {}} {258 0 0 0-2503 {}} {258 0 0 0-2489 {}} {256 0 0 0-2454 {}} {256 0 0 0-2384 {}} {774 0 0 0-2917 {}} {774 0 0 0-2901 {}} {772 0 0 0-2865 {}} {772 0 0 0-2808 {}} {774 0 0 0-2783 {}}} SUCCS {{774 0 1.173 0-2384 {}} {774 0 1.173 0-2454 {}} {774 0 0 0-2489 {}} {774 0 0 0-2503 {}} {774 0 1.173 0-2529 {}} {774 0 1.173 0-2586 {}} {774 0 0 0-2622 {}} {774 0 0 0-2638 {}} {774 0 1.173 0-2667 {}} {774 0 1.173 0-2728 {}} {774 0 0 0-2767 {}} {258 0 0 0-2783 {}} {130 0 0 0-2796 {}} {258 0 1.173 0-2808 {}} {258 0 1.173 0-2865 {}} {258 0 0 0-2901 {}} {258 0 0 0-2917 {}}} CYCLES {}}
set a(0-2768) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-490 LOC {66 1.0 95 0.0 95 0.0 95 0.8535577} PREDS {{146 0 0 0-2763 {}} {130 0 0 0-2302 {}} {258 0 0 0-2658 {}}} SUCCS {{259 0 1.173 0-2769 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2769) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-491 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-2769 {}} {259 0 1.173 0-2768 {}} {130 0 0 0-2763 {}} {258 0 1.173 0-2758 {}} {256 0 0 0-2730 {}} {130 0 0 0-2302 {}} {256 0 0 0-2669 {}} {258 0 0 0-2640 {}} {258 0 0 0-2624 {}} {256 0 0 0-2588 {}} {256 0 0 0-2531 {}} {258 0 0 0-2505 {}} {258 0 0 0-2490 {}} {256 0 0 0-2456 {}} {256 0 0 0-2385 {}} {774 0 0 0-2919 {}} {774 0 0 0-2903 {}} {772 0 0 0-2867 {}} {772 0 0 0-2810 {}} {774 0 0 0-2785 {}}} SUCCS {{774 0 1.173 0-2385 {}} {774 0 1.173 0-2456 {}} {774 0 0 0-2490 {}} {774 0 0 0-2505 {}} {774 0 1.173 0-2531 {}} {774 0 1.173 0-2588 {}} {774 0 0 0-2624 {}} {774 0 0 0-2640 {}} {774 0 1.173 0-2669 {}} {774 0 1.173 0-2730 {}} {774 0 0 0-2769 {}} {258 0 0 0-2785 {}} {130 0 0 0-2796 {}} {258 0 1.173 0-2810 {}} {258 0 1.173 0-2867 {}} {258 0 0 0-2903 {}} {258 0 0 0-2919 {}}} CYCLES {}}
set a(0-2770) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#11.psp)(8-1)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-492 LOC {66 1.0 95 0.0 95 0.0 95 0.8535577} PREDS {{146 0 0 0-2763 {}} {130 0 0 0-2302 {}} {258 0 0 0-2658 {}}} SUCCS {{259 0 1.173 0-2771 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2771) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-493 LOC {95 1.0 95 0.9415 95 1.0 96 0.006249937500000025 96 0.006249937500000025} PREDS {{774 0 0 0-2771 {}} {259 0 1.173 0-2770 {}} {130 0 0 0-2763 {}} {258 0 1.173 0-2758 {}} {256 0 0 0-2732 {}} {130 0 0 0-2302 {}} {256 0 0 0-2671 {}} {258 0 0 0-2642 {}} {258 0 0 0-2626 {}} {256 0 0 0-2590 {}} {256 0 0 0-2533 {}} {258 0 0 0-2507 {}} {258 0 0 0-2491 {}} {256 0 0 0-2458 {}} {256 0 0 0-2386 {}} {774 0 0 0-2921 {}} {774 0 0 0-2905 {}} {772 0 0 0-2869 {}} {772 0 0 0-2812 {}} {774 0 0 0-2787 {}}} SUCCS {{774 0 1.173 0-2386 {}} {774 0 1.173 0-2458 {}} {774 0 0 0-2491 {}} {774 0 0 0-2507 {}} {774 0 1.173 0-2533 {}} {774 0 1.173 0-2590 {}} {774 0 0 0-2626 {}} {774 0 0 0-2642 {}} {774 0 1.173 0-2671 {}} {774 0 1.173 0-2732 {}} {774 0 0 0-2771 {}} {258 0 0 0-2787 {}} {130 0 0 0-2796 {}} {258 0 1.173 0-2812 {}} {258 0 1.173 0-2869 {}} {258 0 0 0-2905 {}} {258 0 0 0-2921 {}}} CYCLES {}}
set a(0-2772) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-494 LOC {82 0.006406225 82 0.9516125999999999 82 0.9516125999999999 83 0.5525751} PREDS {{258 0 0 0-2753 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2773 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2773) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-3:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-495 LOC {82 0.006406225 82 0.9516125999999999 82 0.9516125999999999 82 0.9999999573717948 83 0.6009624573717949} PREDS {{259 0 0 0-2772 {}} {130 0 0 0-2302 {}} {258 0 0 0-2690 {}}} SUCCS {{259 0 0 0-2774 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2774) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-496 LOC {82 0.054793625 83 0.6009625 83 0.6009625 83 0.6009625} PREDS {{259 0 0 0-2773 {}} {130 0 0 0-2302 {}} {128 0 0 0-2776 {}}} SUCCS {{258 0 0 0-2776 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2775) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-497 LOC {82 0.0 83 0.6009625 83 0.6009625 83 0.6009625} PREDS {{130 0 0 0-2302 {}} {128 0 0 0-2776 {}}} SUCCS {{259 0 0 0-2776 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2776) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-3:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-498 LOC {82 1.0 83 0.681 83 1.0 96 0.0064061875000001045 96 0.0064061875000001045} PREDS {{259 0 0 0-2775 {}} {258 0 0 0-2774 {}}} SUCCS {{128 0 0 0-2774 {}} {128 0 0 0-2775 {}} {259 0 0 0-2777 {}}} CYCLES {}}
set a(0-2777) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-499 LOC {95 0.006406225 96 0.8535577 96 0.8535577 96 0.8535577} PREDS {{259 0 0 0-2776 {}} {130 0 0 0-2302 {}}} SUCCS {{258 0 1.173 0-2781 {}} {258 0 1.173 0-2783 {}} {258 0 1.173 0-2785 {}} {258 0 1.173 0-2787 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2778) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(1-0)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-500 LOC {67 0.0524399 67 0.8535577 67 0.8535577 96 0.8535577} PREDS {{258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2779 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2779) {AREA_SCORE {} NAME COMP_LOOP:switch#13 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-501 LOC {67 0.0524399 67 1.0 67 1.0 96 0.8535577} PREDS {{259 0 0 0-2778 {}}} SUCCS {{146 0 0 0-2780 {}} {130 0 0 0-2781 {}} {146 0 0 0-2782 {}} {130 0 0 0-2783 {}} {146 0 0 0-2784 {}} {130 0 0 0-2785 {}} {146 0 0 0-2786 {}} {130 0 0 0-2787 {}}} CYCLES {}}
set a(0-2780) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-502 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8535577} PREDS {{146 0 0 0-2779 {}} {258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 1.173 0-2781 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2781) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-503 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-2781 {}} {259 0 1.173 0-2780 {}} {130 0 0 0-2779 {}} {258 0 1.173 0-2777 {}} {258 0 0 0-2765 {}} {256 0 0 0-2726 {}} {130 0 0 0-2302 {}} {256 0 0 0-2665 {}} {258 0 0 0-2636 {}} {258 0 0 0-2620 {}} {256 0 0 0-2584 {}} {256 0 0 0-2527 {}} {258 0 0 0-2501 {}} {258 0 0 0-2488 {}} {256 0 0 0-2452 {}} {256 0 0 0-2383 {}} {774 0 0 0-2915 {}} {774 0 0 0-2899 {}} {772 0 0 0-2863 {}} {772 0 0 0-2806 {}}} SUCCS {{774 0 1.173 0-2383 {}} {774 0 1.173 0-2452 {}} {774 0 0 0-2488 {}} {774 0 0 0-2501 {}} {774 0 1.173 0-2527 {}} {774 0 1.173 0-2584 {}} {774 0 0 0-2620 {}} {774 0 0 0-2636 {}} {774 0 1.173 0-2665 {}} {774 0 1.173 0-2726 {}} {774 0 0 0-2765 {}} {774 0 0 0-2781 {}} {130 0 0 0-2796 {}} {258 0 1.173 0-2806 {}} {258 0 1.173 0-2863 {}} {258 0 0 0-2899 {}} {258 0 0 0-2915 {}}} CYCLES {}}
set a(0-2782) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-504 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8535577} PREDS {{146 0 0 0-2779 {}} {258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 1.173 0-2783 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2783) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-505 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-2783 {}} {259 0 1.173 0-2782 {}} {130 0 0 0-2779 {}} {258 0 1.173 0-2777 {}} {258 0 0 0-2767 {}} {256 0 0 0-2728 {}} {130 0 0 0-2302 {}} {256 0 0 0-2667 {}} {258 0 0 0-2638 {}} {258 0 0 0-2622 {}} {256 0 0 0-2586 {}} {256 0 0 0-2529 {}} {258 0 0 0-2503 {}} {258 0 0 0-2489 {}} {256 0 0 0-2454 {}} {256 0 0 0-2384 {}} {774 0 0 0-2917 {}} {774 0 0 0-2901 {}} {772 0 0 0-2865 {}} {772 0 0 0-2808 {}}} SUCCS {{774 0 1.173 0-2384 {}} {774 0 1.173 0-2454 {}} {774 0 0 0-2489 {}} {774 0 0 0-2503 {}} {774 0 1.173 0-2529 {}} {774 0 1.173 0-2586 {}} {774 0 0 0-2622 {}} {774 0 0 0-2638 {}} {774 0 1.173 0-2667 {}} {774 0 1.173 0-2728 {}} {774 0 0 0-2767 {}} {774 0 0 0-2783 {}} {130 0 0 0-2796 {}} {258 0 1.173 0-2808 {}} {258 0 1.173 0-2865 {}} {258 0 0 0-2901 {}} {258 0 0 0-2917 {}}} CYCLES {}}
set a(0-2784) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-506 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8535577} PREDS {{146 0 0 0-2779 {}} {258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 1.173 0-2785 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2785) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-507 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-2785 {}} {259 0 1.173 0-2784 {}} {130 0 0 0-2779 {}} {258 0 1.173 0-2777 {}} {258 0 0 0-2769 {}} {256 0 0 0-2730 {}} {130 0 0 0-2302 {}} {256 0 0 0-2669 {}} {258 0 0 0-2640 {}} {258 0 0 0-2624 {}} {256 0 0 0-2588 {}} {256 0 0 0-2531 {}} {258 0 0 0-2505 {}} {258 0 0 0-2490 {}} {256 0 0 0-2456 {}} {256 0 0 0-2385 {}} {774 0 0 0-2919 {}} {774 0 0 0-2903 {}} {772 0 0 0-2867 {}} {772 0 0 0-2810 {}}} SUCCS {{774 0 1.173 0-2385 {}} {774 0 1.173 0-2456 {}} {774 0 0 0-2490 {}} {774 0 0 0-2505 {}} {774 0 1.173 0-2531 {}} {774 0 1.173 0-2588 {}} {774 0 0 0-2624 {}} {774 0 0 0-2640 {}} {774 0 1.173 0-2669 {}} {774 0 1.173 0-2730 {}} {774 0 0 0-2769 {}} {774 0 0 0-2785 {}} {130 0 0 0-2796 {}} {258 0 1.173 0-2810 {}} {258 0 1.173 0-2867 {}} {258 0 0 0-2903 {}} {258 0 0 0-2919 {}}} CYCLES {}}
set a(0-2786) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#3)(9-2)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-508 LOC {67 0.0524399 96 0.0 96 0.0 96 0.8535577} PREDS {{146 0 0 0-2779 {}} {258 0 0 0-2722 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 1.173 0-2787 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2787) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-509 LOC {96 1.0 96 0.9415 96 1.0 97 0.006249937500000025 97 0.006249937500000025} PREDS {{774 0 0 0-2787 {}} {259 0 1.173 0-2786 {}} {130 0 0 0-2779 {}} {258 0 1.173 0-2777 {}} {258 0 0 0-2771 {}} {256 0 0 0-2732 {}} {130 0 0 0-2302 {}} {256 0 0 0-2671 {}} {258 0 0 0-2642 {}} {258 0 0 0-2626 {}} {256 0 0 0-2590 {}} {256 0 0 0-2533 {}} {258 0 0 0-2507 {}} {258 0 0 0-2491 {}} {256 0 0 0-2458 {}} {256 0 0 0-2386 {}} {774 0 0 0-2921 {}} {774 0 0 0-2905 {}} {772 0 0 0-2869 {}} {772 0 0 0-2812 {}}} SUCCS {{774 0 1.173 0-2386 {}} {774 0 1.173 0-2458 {}} {774 0 0 0-2491 {}} {774 0 0 0-2507 {}} {774 0 1.173 0-2533 {}} {774 0 1.173 0-2590 {}} {774 0 0 0-2626 {}} {774 0 0 0-2642 {}} {774 0 1.173 0-2671 {}} {774 0 1.173 0-2732 {}} {774 0 0 0-2771 {}} {774 0 0 0-2787 {}} {130 0 0 0-2796 {}} {258 0 1.173 0-2812 {}} {258 0 1.173 0-2869 {}} {258 0 0 0-2905 {}} {258 0 0 0-2921 {}}} CYCLES {}}
set a(0-2788) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(9-3) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-510 LOC {66 1.0 67 0.965635025 67 0.965635025 98 0.965635025} PREDS {{130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2789 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2789) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-511 LOC {66 1.0 67 0.965635025 67 0.965635025 98 0.965635025} PREDS {{259 0 0 0-2788 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2790 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2790) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-512 LOC {66 1.0 67 0.965635025 67 0.965635025 98 0.965635025} PREDS {{259 0 0 0-2789 {}} {130 0 0 0-2302 {}}} SUCCS {{258 0 0 0-2793 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2791) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-513 LOC {66 1.0 67 0.0 67 0.0 67 0.0 98 0.965635025} PREDS {{130 0 0 0-2302 {}} {774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2792 {}} {130 0 0 0-2796 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2792) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#12 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-514 LOC {66 1.0 67 0.0 67 0.0 98 0.965635025} PREDS {{259 0 0 0-2791 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2793 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2793) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,7,0,8) QUANTITY 2 NAME COMP_LOOP:acc#12 TYPE ACCU DELAY {0.55 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-515 LOC {67 0.0 67 0.965635025 67 0.965635025 67 0.999999946474359 98 0.999999946474359} PREDS {{259 0 0 0-2792 {}} {258 0 0 0-2790 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2794 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2794) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#12)(7) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-516 LOC {67 0.034364975 67 1.0 67 1.0 98 1.0} PREDS {{259 0 0 0-2793 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2795 {}} {130 0 0 0-2796 {}}} CYCLES {}}
set a(0-2795) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-517 LOC {67 0.034364975 97 1.0 97 1.0 98 1.0} PREDS {{259 0 0 0-2794 {}} {130 0 0 0-2302 {}}} SUCCS {{259 0 0 0-2796 {}}} CYCLES {}}
set a(0-2796) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-518 LOC {97 0.0062499999999999995 97 1.0 97 1.0 98 1.0} PREDS {{259 0 0 0-2795 {}} {130 0 0 0-2794 {}} {130 0 0 0-2793 {}} {130 0 0 0-2792 {}} {130 0 0 0-2791 {}} {130 0 0 0-2790 {}} {130 0 0 0-2789 {}} {130 0 0 0-2788 {}} {130 0 0 0-2787 {}} {130 0 0 0-2786 {}} {130 0 0 0-2785 {}} {130 0 0 0-2784 {}} {130 0 0 0-2783 {}} {130 0 0 0-2782 {}} {130 0 0 0-2781 {}} {130 0 0 0-2780 {}} {130 0 0 0-2778 {}} {130 0 0 0-2777 {}} {130 0 0 0-2775 {}} {130 0 0 0-2774 {}} {130 0 0 0-2773 {}} {130 0 0 0-2772 {}} {130 0 0 0-2771 {}} {130 0 0 0-2770 {}} {130 0 0 0-2769 {}} {130 0 0 0-2768 {}} {130 0 0 0-2767 {}} {130 0 0 0-2766 {}} {130 0 0 0-2765 {}} {130 0 0 0-2764 {}} {130 0 0 0-2762 {}} {130 0 0 0-2761 {}} {130 0 0 0-2760 {}} {130 0 0 0-2759 {}} {130 0 0 0-2758 {}} {130 0 0 0-2756 {}} {130 0 0 0-2755 {}} {130 0 0 0-2754 {}} {130 0 0 0-2753 {}} {130 0 0 0-2751 {}} {130 0 0 0-2750 {}} {130 0 0 0-2749 {}} {130 0 0 0-2748 {}} {130 0 0 0-2747 {}} {130 0 0 0-2746 {}} {130 0 0 0-2745 {}} {130 0 0 0-2744 {}} {130 0 0 0-2743 {}} {130 0 0 0-2742 {}} {130 0 0 0-2741 {}} {130 0 0 0-2740 {}} {130 0 0 0-2739 {}} {130 0 0 0-2738 {}} {130 0 0 0-2737 {}} {130 0 0 0-2736 {}} {130 0 0 0-2735 {}} {130 0 0 0-2734 {}} {130 0 0 0-2733 {}} {130 0 0 0-2732 {}} {130 0 0 0-2731 {}} {130 0 0 0-2730 {}} {130 0 0 0-2729 {}} {130 0 0 0-2728 {}} {130 0 0 0-2727 {}} {130 0 0 0-2726 {}} {130 0 0 0-2725 {}} {130 0 0 0-2723 {}} {130 0 0 0-2722 {}} {130 0 0 0-2721 {}} {130 0 0 0-2720 {}} {130 0 0 0-2719 {}} {130 0 0 0-2718 {}} {130 0 0 0-2717 {}} {130 0 0 0-2716 {}} {130 0 0 0-2302 {}}} SUCCS {{128 0 0 0-2831 {}} {128 0 0 0-2832 {}} {128 0 0 0-2833 {}} {64 0 0 0-2303 {}}} CYCLES {}}
set a(0-2797) {AREA_SCORE {} NAME COMP_LOOP:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-519 LOC {0 1.0 1 0.0 1 0.0 1 0.0 97 0.818691925} PREDS {} SUCCS {{259 0 0 0-2798 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2798) {AREA_SCORE {} NAME COMP_LOOP-4:slc(VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-520 LOC {0 1.0 1 0.0 1 0.0 97 0.818691925} PREDS {{259 0 0 0-2797 {}}} SUCCS {{258 0 0 0-2802 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2799) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-521 LOC {0 1.0 1 0.0 1 0.0 1 0.0 97 0.818691925} PREDS {{774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2800 {}} {130 0 0 0-2303 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2800) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#13 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-522 LOC {0 1.0 1 0.0 1 0.0 97 0.818691925} PREDS {{259 0 0 0-2799 {}}} SUCCS {{259 0 0 0-2801 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2801) {AREA_SCORE {} NAME COMP_LOOP:conc#19 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-523 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 97 0.818691925} PREDS {{259 0 0 0-2800 {}}} SUCCS {{259 0 0 0-2802 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2802) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 4 NAME COMP_LOOP-4:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-524 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 97 0.8535576477564102} PREDS {{259 0 0 0-2801 {}} {258 0 0 0-2798 {}}} SUCCS {{259 0 0 0-2803 {}} {258 0 0 0-2805 {}} {258 0 0 0-2807 {}} {258 0 0 0-2809 {}} {258 0 0 0-2811 {}} {258 0 0 0-2813 {}} {258 0 0 0-2814 {}} {258 0 0 0-2816 {}} {258 0 0 0-2817 {}} {258 0 0 0-2820 {}} {258 0 0 0-2821 {}} {258 0 0 0-2824 {}} {258 0 0 0-2825 {}} {130 0 0 0-2303 {}} {258 0 0 0-2896 {}} {258 0 0 0-2898 {}} {258 0 0 0-2900 {}} {258 0 0 0-2902 {}} {258 0 0 0-2904 {}}} CYCLES {}}
set a(0-2803) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-525 LOC {1 0.034865775 1 1.0 1 1.0 97 0.8535577} PREDS {{259 0 0 0-2802 {}}} SUCCS {{259 0 0 0-2804 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2804) {AREA_SCORE {} NAME COMP_LOOP:switch#6 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-526 LOC {1 0.034865775 1 1.0 1 1.0 97 0.8535577} PREDS {{259 0 0 0-2803 {}}} SUCCS {{146 0 0 0-2805 {}} {146 0 0 0-2806 {}} {146 0 0 0-2807 {}} {146 0 0 0-2808 {}} {146 0 0 0-2809 {}} {146 0 0 0-2810 {}} {146 0 0 0-2811 {}} {146 0 0 0-2812 {}}} CYCLES {}}
set a(0-2805) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#2 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-527 LOC {1 0.034865775 97 0.8535577 97 0.8535577 97 0.8535577} PREDS {{146 0 0 0-2804 {}} {258 0 0 0-2802 {}}} SUCCS {{259 0 1.173 0-2806 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2806) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-528 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.173 0-2805 {}} {146 0 0 0-2804 {}} {258 0 1.173 0-2781 {}} {258 0 1.173 0-2765 {}} {258 0 1.173 0-2636 {}} {258 0 1.173 0-2620 {}} {258 0 1.173 0-2501 {}} {258 0 1.173 0-2488 {}} {774 0 1.173 0-2915 {}} {774 0 1.173 0-2899 {}}} SUCCS {{772 0 0 0-2488 {}} {772 0 0 0-2501 {}} {772 0 0 0-2620 {}} {772 0 0 0-2636 {}} {772 0 0 0-2765 {}} {772 0 0 0-2781 {}} {258 0 0 0-2827 {}} {130 0 0 0-2303 {}} {256 0 0 0-2899 {}} {256 0 0 0-2915 {}}} CYCLES {}}
set a(0-2807) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#3 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-529 LOC {1 0.034865775 97 0.8535577 97 0.8535577 97 0.8535577} PREDS {{146 0 0 0-2804 {}} {258 0 0 0-2802 {}}} SUCCS {{259 0 1.173 0-2808 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2808) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-530 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.173 0-2807 {}} {146 0 0 0-2804 {}} {258 0 1.173 0-2783 {}} {258 0 1.173 0-2767 {}} {258 0 1.173 0-2638 {}} {258 0 1.173 0-2622 {}} {258 0 1.173 0-2503 {}} {258 0 1.173 0-2489 {}} {774 0 1.173 0-2917 {}} {774 0 1.173 0-2901 {}}} SUCCS {{772 0 0 0-2489 {}} {772 0 0 0-2503 {}} {772 0 0 0-2622 {}} {772 0 0 0-2638 {}} {772 0 0 0-2767 {}} {772 0 0 0-2783 {}} {258 0 0 0-2827 {}} {130 0 0 0-2303 {}} {256 0 0 0-2901 {}} {256 0 0 0-2917 {}}} CYCLES {}}
set a(0-2809) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-531 LOC {1 0.034865775 97 0.8535577 97 0.8535577 97 0.8535577} PREDS {{146 0 0 0-2804 {}} {258 0 0 0-2802 {}}} SUCCS {{259 0 1.173 0-2810 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2810) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-532 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.173 0-2809 {}} {146 0 0 0-2804 {}} {258 0 1.173 0-2785 {}} {258 0 1.173 0-2769 {}} {258 0 1.173 0-2640 {}} {258 0 1.173 0-2624 {}} {258 0 1.173 0-2505 {}} {258 0 1.173 0-2490 {}} {774 0 1.173 0-2919 {}} {774 0 1.173 0-2903 {}}} SUCCS {{772 0 0 0-2490 {}} {772 0 0 0-2505 {}} {772 0 0 0-2624 {}} {772 0 0 0-2640 {}} {772 0 0 0-2769 {}} {772 0 0 0-2785 {}} {258 0 0 0-2827 {}} {130 0 0 0-2303 {}} {256 0 0 0-2903 {}} {256 0 0 0-2919 {}}} CYCLES {}}
set a(0-2811) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-533 LOC {1 0.034865775 97 0.8535577 97 0.8535577 97 0.8535577} PREDS {{146 0 0 0-2804 {}} {258 0 0 0-2802 {}}} SUCCS {{259 0 1.173 0-2812 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2812) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-534 LOC {97 1.0 97 0.9415 97 1.0 98 0.09437493750000003 98 0.09437493750000003} PREDS {{259 0 1.173 0-2811 {}} {146 0 0 0-2804 {}} {258 0 1.173 0-2787 {}} {258 0 1.173 0-2771 {}} {258 0 1.173 0-2642 {}} {258 0 1.173 0-2626 {}} {258 0 1.173 0-2507 {}} {258 0 1.173 0-2491 {}} {774 0 1.173 0-2921 {}} {774 0 1.173 0-2905 {}}} SUCCS {{772 0 0 0-2491 {}} {772 0 0 0-2507 {}} {772 0 0 0-2626 {}} {772 0 0 0-2642 {}} {772 0 0 0-2771 {}} {772 0 0 0-2787 {}} {258 0 0 0-2827 {}} {130 0 0 0-2303 {}} {256 0 0 0-2905 {}} {256 0 0 0-2921 {}}} CYCLES {}}
set a(0-2813) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-535 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-2802 {}}} SUCCS {{258 0 0 0-2815 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2814) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-536 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-2802 {}}} SUCCS {{259 0 0 0-2815 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2815) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#12 TYPE NOR PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-537 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-2814 {}} {258 0 0 0-2813 {}}} SUCCS {{258 0 0 0-2827 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2816) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-538 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-2802 {}}} SUCCS {{258 0 0 0-2819 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2817) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-539 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-2802 {}}} SUCCS {{259 0 0 0-2818 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2818) {AREA_SCORE {} NAME COMP_LOOP:not#42 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-540 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-2817 {}}} SUCCS {{259 0 0 0-2819 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2819) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#36 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-541 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-2818 {}} {258 0 0 0-2816 {}}} SUCCS {{258 0 0 0-2827 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2820) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#8 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-542 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-2802 {}}} SUCCS {{258 0 0 0-2823 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2821) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#9 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-543 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-2802 {}}} SUCCS {{259 0 0 0-2822 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2822) {AREA_SCORE {} NAME COMP_LOOP:not#43 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-544 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-2821 {}}} SUCCS {{259 0 0 0-2823 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2823) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#37 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-545 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-2822 {}} {258 0 0 0-2820 {}}} SUCCS {{258 0 0 0-2827 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2824) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#10 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-546 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-2802 {}}} SUCCS {{258 0 0 0-2826 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2825) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#11 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-547 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{258 0 0 0-2802 {}}} SUCCS {{259 0 0 0-2826 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2826) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#38 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-548 LOC {1 0.034865775 98 0.0 98 0.0 98 0.9511217999999999} PREDS {{259 0 0 0-2825 {}} {258 0 0 0-2824 {}}} SUCCS {{259 0 0 0-2827 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2827) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#6 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-549 LOC {98 0.094375 98 0.9511217999999999 98 0.9511217999999999 98 0.999999942628205 98 0.999999942628205} PREDS {{259 0 0 0-2826 {}} {258 0 0 0-2823 {}} {258 0 0 0-2819 {}} {258 0 0 0-2815 {}} {258 0 0 0-2812 {}} {258 0 0 0-2810 {}} {258 0 0 0-2808 {}} {258 0 0 0-2806 {}} {258 0 0 0-2348 {}} {258 0 0 0-2347 {}} {258 0 0 0-2346 {}} {258 0 0 0-2345 {}}} SUCCS {{130 0 0 0-2303 {}} {258 0 0 0-2891 {}} {258 0 0 0-2907 {}}} CYCLES {}}
set a(0-2828) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-550 LOC {0 1.0 98 0.0 98 0.0 98 0.0 98 1.0} PREDS {{774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2829 {}} {130 0 0 0-2303 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2829) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#14 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-551 LOC {0 1.0 98 0.0 98 0.0 98 1.0} PREDS {{259 0 0 0-2828 {}}} SUCCS {{259 0 0 0-2830 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2830) {AREA_SCORE {} NAME COMP_LOOP-4:conc TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-552 LOC {0 1.0 98 0.0 98 0.0 98 1.0} PREDS {{259 0 0 0-2829 {}}} SUCCS {{259 0 0 0-2831 {}} {130 0 0 0-2303 {}}} CYCLES {}}
set a(0-2831) {AREA_SCORE {} NAME COMP_LOOP:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-553 LOC {97 0.0 98 0.0 98 0.0 98 0.0 98 1.0} PREDS {{259 0 0 0-2830 {}} {128 0 0 0-2796 {}} {772 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2303 {}}} CYCLES {}}
set a(0-2832) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-554 LOC {97 0.0 98 1.0 98 1.0 98 1.0 98 1.0} PREDS {{128 0 0 0-2796 {}} {772 0 0 0-2870 {}} {772 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2303 {}}} CYCLES {}}
set a(0-2833) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-4:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-555 LOC {97 0.0 98 1.0 98 1.0 98 1.0 98 1.0} PREDS {{128 0 0 0-2796 {}} {772 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2303 {}}} CYCLES {}}
set a(0-2834) {AREA_SCORE {} NAME modExp_dev#1:while:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-556 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-2852 {}}} SUCCS {{259 0 0 0-2835 {}} {256 0 0 0-2852 {}}} CYCLES {}}
set a(0-2835) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-557 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-2834 {}}} SUCCS {{128 0 0 0-2845 {}} {128 0 0 0-2846 {}} {128 0 0 0-2852 {}}} CYCLES {}}
set a(0-2836) {AREA_SCORE {} NAME modExp_dev#1:while:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-558 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-2846 {}}} SUCCS {{258 0 0 0-2838 {}} {256 0 0 0-2846 {}}} CYCLES {}}
set a(0-2837) {AREA_SCORE {} NAME modExp_dev#1:while:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-559 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-2838 {}}} CYCLES {}}
set a(0-2838) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-560 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-2837 {}} {258 0 0 0-2836 {}}} SUCCS {{259 0 0 0-2839 {}}} CYCLES {}}
set a(0-2839) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base TYPE {C-CORE PORT} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-561 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-2838 {}} {128 0 0 0-2841 {}}} SUCCS {{258 0 0 0-2841 {}}} CYCLES {}}
set a(0-2840) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m TYPE {C-CORE PORT} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-562 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-2841 {}}} SUCCS {{259 0 0 0-2841 {}}} CYCLES {}}
set a(0-2841) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-563 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-2840 {}} {258 0 0 0-2839 {}}} SUCCS {{128 0 0 0-2839 {}} {128 0 0 0-2840 {}} {259 0 0 0-2842 {}}} CYCLES {}}
set a(0-2842) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return TYPE {C-CORE PORT} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-564 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-2841 {}}} SUCCS {{258 0 0 0-2846 {}}} CYCLES {}}
set a(0-2843) {AREA_SCORE {} NAME modExp_dev#1:while:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-565 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-2845 {}}} SUCCS {{259 0 0 0-2844 {}} {256 0 0 0-2845 {}}} CYCLES {}}
set a(0-2844) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-4:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-566 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-2843 {}}} SUCCS {{259 0 0 0-2845 {}} {258 0 0 0-2847 {}}} CYCLES {}}
set a(0-2845) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-567 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-2845 {}} {259 0 0 0-2844 {}} {256 0 0 0-2843 {}} {128 0 0 0-2835 {}}} SUCCS {{774 0 0 0-2843 {}} {772 0 0 0-2845 {}}} CYCLES {}}
set a(0-2846) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-568 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-2846 {}} {258 0 0 0-2842 {}} {256 0 0 0-2836 {}} {128 0 0 0-2835 {}}} SUCCS {{774 0 0 0-2836 {}} {772 0 0 0-2846 {}}} CYCLES {}}
set a(0-2847) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:not TYPE NOT PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-569 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-2844 {}}} SUCCS {{259 0 0 0-2848 {}}} CYCLES {}}
set a(0-2848) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-570 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-2847 {}}} SUCCS {{259 0 0 0-2849 {}}} CYCLES {}}
set a(0-2849) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-4:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-571 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-2848 {}}} SUCCS {{259 0 0 0-2850 {}}} CYCLES {}}
set a(0-2850) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-572 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-2849 {}}} SUCCS {{259 0 0 0-2851 {}}} CYCLES {}}
set a(0-2851) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:while:not TYPE NOT PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-573 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-2850 {}}} SUCCS {{259 0 0 0-2852 {}}} CYCLES {}}
set a(0-2852) {AREA_SCORE {} NAME modExp_dev#1:while:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2303 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-574 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-2852 {}} {259 0 0 0-2851 {}} {128 0 0 0-2835 {}} {256 0 0 0-2834 {}}} SUCCS {{774 0 0 0-2834 {}} {772 0 0 0-2852 {}}} CYCLES {}}
set a(0-2303) {CHI {0-2834 0-2835 0-2836 0-2837 0-2838 0-2839 0-2840 0-2841 0-2842 0-2843 0-2844 0-2845 0-2846 0-2847 0-2848 0-2849 0-2850 0-2851 0-2852} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {17415 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 17415 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 17415 NAME COMP_LOOP-4:modExp_dev#1:while TYPE LOOP DELAY {348320.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-575 LOC {98 1.0 98 1.0 98 1.0 98 1.0} PREDS {{259 0 0 0-2833 {}} {258 0 0 0-2832 {}} {258 0 0 0-2831 {}} {130 0 0 0-2830 {}} {130 0 0 0-2829 {}} {130 0 0 0-2828 {}} {130 0 0 0-2827 {}} {130 0 0 0-2826 {}} {130 0 0 0-2825 {}} {130 0 0 0-2824 {}} {130 0 0 0-2823 {}} {130 0 0 0-2822 {}} {130 0 0 0-2821 {}} {130 0 0 0-2820 {}} {130 0 0 0-2819 {}} {130 0 0 0-2818 {}} {130 0 0 0-2817 {}} {130 0 0 0-2816 {}} {130 0 0 0-2815 {}} {130 0 0 0-2814 {}} {130 0 0 0-2813 {}} {130 0 0 0-2812 {}} {130 0 0 0-2811 {}} {130 0 0 0-2810 {}} {130 0 0 0-2809 {}} {130 0 0 0-2808 {}} {130 0 0 0-2807 {}} {130 0 0 0-2806 {}} {130 0 0 0-2805 {}} {130 0 0 0-2803 {}} {130 0 0 0-2802 {}} {130 0 0 0-2801 {}} {130 0 0 0-2800 {}} {130 0 0 0-2799 {}} {130 0 0 0-2798 {}} {130 0 0 0-2797 {}} {64 0 0 0-2796 {}} {64 0 0 0-2302 {}}} SUCCS {{772 0 0 0-2831 {}} {772 0 0 0-2832 {}} {772 0 0 0-2833 {}} {131 0 0 0-2853 {}} {130 0 0 0-2854 {}} {130 0 0 0-2855 {}} {130 0 0 0-2856 {}} {130 0 0 0-2857 {}} {130 0 0 0-2858 {}} {130 0 0 0-2859 {}} {130 0 0 0-2860 {}} {130 0 0 0-2862 {}} {130 0 0 0-2863 {}} {130 0 0 0-2864 {}} {130 0 0 0-2865 {}} {130 0 0 0-2866 {}} {130 0 0 0-2867 {}} {130 0 0 0-2868 {}} {130 0 0 0-2869 {}} {258 0 0 0-2870 {}} {130 0 0 0-2871 {}} {130 0 0 0-2872 {}} {130 0 0 0-2873 {}} {130 0 0 0-2874 {}} {130 0 0 0-2875 {}} {130 0 0 0-2876 {}} {130 0 0 0-2877 {}} {130 0 0 0-2878 {}} {130 0 0 0-2879 {}} {130 0 0 0-2880 {}} {130 0 0 0-2881 {}} {130 0 0 0-2882 {}} {130 0 0 0-2883 {}} {130 0 0 0-2884 {}} {130 0 0 0-2885 {}} {130 0 0 0-2886 {}} {130 0 0 0-2887 {}} {130 0 0 0-2888 {}} {130 0 0 0-2890 {}} {130 0 0 0-2891 {}} {130 0 0 0-2892 {}} {130 0 0 0-2893 {}} {130 0 0 0-2895 {}} {130 0 0 0-2896 {}} {130 0 0 0-2898 {}} {130 0 0 0-2899 {}} {130 0 0 0-2900 {}} {130 0 0 0-2901 {}} {130 0 0 0-2902 {}} {130 0 0 0-2903 {}} {130 0 0 0-2904 {}} {130 0 0 0-2905 {}} {130 0 0 0-2906 {}} {130 0 0 0-2907 {}} {130 0 0 0-2908 {}} {130 0 0 0-2909 {}} {130 0 0 0-2911 {}} {130 0 0 0-2912 {}} {130 0 0 0-2914 {}} {130 0 0 0-2915 {}} {130 0 0 0-2916 {}} {130 0 0 0-2917 {}} {130 0 0 0-2918 {}} {130 0 0 0-2919 {}} {130 0 0 0-2920 {}} {130 0 0 0-2921 {}} {130 0 0 0-2922 {}} {130 0 0 0-2923 {}} {130 0 0 0-2924 {}} {130 0 0 0-2925 {}} {130 0 0 0-2926 {}} {130 0 0 0-2927 {}} {130 0 0 0-2928 {}} {130 0 0 0-2929 {}} {130 0 0 0-2930 {}} {130 0 0 0-2931 {}} {130 0 0 0-2932 {}} {130 0 0 0-2933 {}}} CYCLES {}}
set a(0-2853) {AREA_SCORE {} NAME COMP_LOOP:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-576 LOC {98 1.0 99 0.0 99 0.0 99 0.0 99 0.8011178} PREDS {{131 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2854 {}}} CYCLES {}}
set a(0-2854) {AREA_SCORE {} NAME COMP_LOOP-4:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-577 LOC {98 1.0 99 0.0 99 0.0 99 0.8011178} PREDS {{259 0 0 0-2853 {}} {130 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2858 {}}} CYCLES {}}
set a(0-2855) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-578 LOC {98 1.0 99 0.0 99 0.0 99 0.0 99 0.8011178} PREDS {{130 0 0 0-2303 {}} {774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2856 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2856) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#15 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-579 LOC {98 1.0 99 0.0 99 0.0 99 0.8011178} PREDS {{259 0 0 0-2855 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2857 {}}} CYCLES {}}
set a(0-2857) {AREA_SCORE {} NAME COMP_LOOP:conc#21 TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-580 LOC {98 1.0 99 0.8011178 99 0.8011178 99 0.8011178} PREDS {{259 0 0 0-2856 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2858 {}}} CYCLES {}}
set a(0-2858) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 4 NAME COMP_LOOP-4:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-581 LOC {99 0.0 99 0.8011178 99 0.8011178 99 0.8535576413461539 99 0.8535576413461539} PREDS {{259 0 0 0-2857 {}} {258 0 0 0-2854 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2859 {}}} CYCLES {}}
set a(0-2859) {AREA_SCORE {} NAME COMP_LOOP-4:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-582 LOC {99 0.0524399 99 0.8535577 99 0.8535577 99 0.8535577} PREDS {{259 0 0 0-2858 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2860 {}} {258 0 0 0-2862 {}} {258 0 0 0-2864 {}} {258 0 0 0-2866 {}} {258 0 0 0-2868 {}} {258 0 0 0-2871 {}} {258 0 0 0-2872 {}} {258 0 0 0-2874 {}} {258 0 0 0-2875 {}} {258 0 0 0-2878 {}} {258 0 0 0-2879 {}} {258 0 0 0-2882 {}} {258 0 0 0-2883 {}} {258 0 0 0-2912 {}} {258 0 0 0-2914 {}} {258 0 0 0-2916 {}} {258 0 0 0-2918 {}} {258 0 0 0-2920 {}}} CYCLES {}}
set a(0-2860) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-583 LOC {99 0.0524399 99 0.8535577 99 0.8535577 99 0.8535577} PREDS {{259 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2861 {}}} CYCLES {}}
set a(0-2861) {AREA_SCORE {} NAME COMP_LOOP:switch#7 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-584 LOC {99 0.0524399 99 0.8535577 99 0.8535577 99 0.8535577} PREDS {{259 0 0 0-2860 {}}} SUCCS {{146 0 0 0-2862 {}} {146 0 0 0-2863 {}} {146 0 0 0-2864 {}} {146 0 0 0-2865 {}} {146 0 0 0-2866 {}} {146 0 0 0-2867 {}} {146 0 0 0-2868 {}} {146 0 0 0-2869 {}}} CYCLES {}}
set a(0-2862) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#2 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-585 LOC {99 0.0524399 99 0.8535577 99 0.8535577 99 0.8535577} PREDS {{146 0 0 0-2861 {}} {258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 1.173 0-2863 {}}} CYCLES {}}
set a(0-2863) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-586 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.173 0-2862 {}} {146 0 0 0-2861 {}} {130 0 0 0-2303 {}} {258 0 1.173 0-2781 {}} {258 0 1.173 0-2765 {}} {258 0 1.173 0-2636 {}} {258 0 1.173 0-2620 {}} {258 0 1.173 0-2501 {}} {258 0 1.173 0-2488 {}} {774 0 1.173 0-2915 {}} {774 0 1.173 0-2899 {}}} SUCCS {{772 0 0 0-2488 {}} {772 0 0 0-2501 {}} {772 0 0 0-2620 {}} {772 0 0 0-2636 {}} {772 0 0 0-2765 {}} {772 0 0 0-2781 {}} {258 0 0 0-2885 {}} {256 0 0 0-2899 {}} {256 0 0 0-2915 {}}} CYCLES {}}
set a(0-2864) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#3 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-587 LOC {99 0.0524399 99 0.8535577 99 0.8535577 99 0.8535577} PREDS {{146 0 0 0-2861 {}} {258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 1.173 0-2865 {}}} CYCLES {}}
set a(0-2865) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-588 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.173 0-2864 {}} {146 0 0 0-2861 {}} {130 0 0 0-2303 {}} {258 0 1.173 0-2783 {}} {258 0 1.173 0-2767 {}} {258 0 1.173 0-2638 {}} {258 0 1.173 0-2622 {}} {258 0 1.173 0-2503 {}} {258 0 1.173 0-2489 {}} {774 0 1.173 0-2917 {}} {774 0 1.173 0-2901 {}}} SUCCS {{772 0 0 0-2489 {}} {772 0 0 0-2503 {}} {772 0 0 0-2622 {}} {772 0 0 0-2638 {}} {772 0 0 0-2767 {}} {772 0 0 0-2783 {}} {258 0 0 0-2885 {}} {256 0 0 0-2901 {}} {256 0 0 0-2917 {}}} CYCLES {}}
set a(0-2866) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-589 LOC {99 0.0524399 99 0.8535577 99 0.8535577 99 0.8535577} PREDS {{146 0 0 0-2861 {}} {258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 1.173 0-2867 {}}} CYCLES {}}
set a(0-2867) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-590 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.173 0-2866 {}} {146 0 0 0-2861 {}} {130 0 0 0-2303 {}} {258 0 1.173 0-2785 {}} {258 0 1.173 0-2769 {}} {258 0 1.173 0-2640 {}} {258 0 1.173 0-2624 {}} {258 0 1.173 0-2505 {}} {258 0 1.173 0-2490 {}} {774 0 1.173 0-2919 {}} {774 0 1.173 0-2903 {}}} SUCCS {{772 0 0 0-2490 {}} {772 0 0 0-2505 {}} {772 0 0 0-2624 {}} {772 0 0 0-2640 {}} {772 0 0 0-2769 {}} {772 0 0 0-2785 {}} {258 0 0 0-2885 {}} {256 0 0 0-2903 {}} {256 0 0 0-2919 {}}} CYCLES {}}
set a(0-2868) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-591 LOC {99 0.0524399 99 0.8535577 99 0.8535577 99 0.8535577} PREDS {{146 0 0 0-2861 {}} {258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 1.173 0-2869 {}}} CYCLES {}}
set a(0-2869) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-592 LOC {99 1.0 99 0.9415 99 1.0 100 0.09437493750000003 100 0.09437493750000003} PREDS {{259 0 1.173 0-2868 {}} {146 0 0 0-2861 {}} {130 0 0 0-2303 {}} {258 0 1.173 0-2787 {}} {258 0 1.173 0-2771 {}} {258 0 1.173 0-2642 {}} {258 0 1.173 0-2626 {}} {258 0 1.173 0-2507 {}} {258 0 1.173 0-2491 {}} {774 0 1.173 0-2921 {}} {774 0 1.173 0-2905 {}}} SUCCS {{772 0 0 0-2491 {}} {772 0 0 0-2507 {}} {772 0 0 0-2626 {}} {772 0 0 0-2642 {}} {772 0 0 0-2771 {}} {772 0 0 0-2787 {}} {258 0 0 0-2885 {}} {256 0 0 0-2905 {}} {256 0 0 0-2921 {}}} CYCLES {}}
set a(0-2870) {AREA_SCORE {} NAME COMP_LOOP:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-593 LOC {98 1.0 100 0.21615332499999998 100 0.21615332499999998 100 0.21615332499999998 100 0.21615332499999998} PREDS {{258 0 0 0-2303 {}}} SUCCS {{772 0 0 0-2832 {}} {258 0 0 0-2886 {}}} CYCLES {}}
set a(0-2871) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#4 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-594 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2873 {}}} CYCLES {}}
set a(0-2872) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-595 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2873 {}}} CYCLES {}}
set a(0-2873) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#13 TYPE NOR PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-596 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-2872 {}} {258 0 0 0-2871 {}} {130 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2885 {}}} CYCLES {}}
set a(0-2874) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-597 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2877 {}}} CYCLES {}}
set a(0-2875) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-598 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2876 {}}} CYCLES {}}
set a(0-2876) {AREA_SCORE {} NAME COMP_LOOP:not#44 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-599 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-2875 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2877 {}}} CYCLES {}}
set a(0-2877) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#39 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-600 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-2876 {}} {258 0 0 0-2874 {}} {130 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2885 {}}} CYCLES {}}
set a(0-2878) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#8 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-601 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2881 {}}} CYCLES {}}
set a(0-2879) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#9 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-602 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2880 {}}} CYCLES {}}
set a(0-2880) {AREA_SCORE {} NAME COMP_LOOP:not#45 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-603 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-2879 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2881 {}}} CYCLES {}}
set a(0-2881) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#40 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-604 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-2880 {}} {258 0 0 0-2878 {}} {130 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2885 {}}} CYCLES {}}
set a(0-2882) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#10 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-605 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2884 {}}} CYCLES {}}
set a(0-2883) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#11 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-606 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2884 {}}} CYCLES {}}
set a(0-2884) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#41 TYPE AND PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-607 LOC {99 0.0524399 100 0.0 100 0.0 100 0.167275125} PREDS {{259 0 0 0-2883 {}} {258 0 0 0-2882 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2885 {}}} CYCLES {}}
set a(0-2885) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#7 TYPE MUX1HOT DELAY {0.78 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-608 LOC {100 0.094375 100 0.167275125 100 0.167275125 100 0.21615326762820514 100 0.21615326762820514} PREDS {{259 0 0 0-2884 {}} {258 0 0 0-2881 {}} {258 0 0 0-2877 {}} {258 0 0 0-2873 {}} {258 0 0 0-2869 {}} {258 0 0 0-2867 {}} {258 0 0 0-2865 {}} {258 0 0 0-2863 {}} {130 0 0 0-2303 {}} {258 0 0 0-2344 {}} {258 0 0 0-2343 {}} {258 0 0 0-2342 {}} {258 0 0 0-2341 {}}} SUCCS {{259 0 0 0-2886 {}}} CYCLES {}}
set a(0-2886) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:mul TYPE MUL DELAY {12.54 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-609 LOC {100 0.1432532 100 0.21615332499999998 100 0.21615332499999998 100 0.9999999388496399 100 0.9999999388496399} PREDS {{259 0 0 0-2885 {}} {258 0 0 0-2870 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2887 {}}} CYCLES {}}
set a(0-2887) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-610 LOC {101 0.0 101 0.6009625 101 0.6009625 101 0.6009625} PREDS {{259 0 0 0-2886 {}} {130 0 0 0-2303 {}} {128 0 0 0-2889 {}}} SUCCS {{258 0 0 0-2889 {}}} CYCLES {}}
set a(0-2888) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-611 LOC {101 0.0 101 0.6009625 101 0.6009625 101 0.6009625} PREDS {{130 0 0 0-2303 {}} {128 0 0 0-2889 {}}} SUCCS {{259 0 0 0-2889 {}}} CYCLES {}}
set a(0-2889) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-612 LOC {101 1.0 101 0.681 101 1.0 114 0.0064061875000001045 114 0.0064061875000001045} PREDS {{259 0 0 0-2888 {}} {258 0 0 0-2887 {}}} SUCCS {{128 0 0 0-2887 {}} {128 0 0 0-2888 {}} {259 0 0 0-2890 {}}} CYCLES {}}
set a(0-2890) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-613 LOC {114 0.006406225 114 0.5525751 114 0.5525751 114 0.5525751} PREDS {{259 0 0 0-2889 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2891 {}} {258 0 0 0-2906 {}}} CYCLES {}}
set a(0-2891) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-4:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-614 LOC {114 0.006406225 114 0.5525751 114 0.5525751 114 0.6009624573717949 114 0.6009624573717949} PREDS {{259 0 0 0-2890 {}} {130 0 0 0-2303 {}} {258 0 0 0-2827 {}}} SUCCS {{259 0 0 0-2892 {}}} CYCLES {}}
set a(0-2892) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-615 LOC {114 0.054793625 114 0.6009625 114 0.6009625 114 0.6009625} PREDS {{259 0 0 0-2891 {}} {130 0 0 0-2303 {}} {128 0 0 0-2894 {}}} SUCCS {{258 0 0 0-2894 {}}} CYCLES {}}
set a(0-2893) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-616 LOC {114 0.0 114 0.6009625 114 0.6009625 114 0.6009625} PREDS {{130 0 0 0-2303 {}} {128 0 0 0-2894 {}}} SUCCS {{259 0 0 0-2894 {}}} CYCLES {}}
set a(0-2894) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-617 LOC {114 1.0 114 0.681 114 1.0 127 0.0064061875000001045 127 0.0064061875000001045} PREDS {{259 0 0 0-2893 {}} {258 0 0 0-2892 {}}} SUCCS {{128 0 0 0-2892 {}} {128 0 0 0-2893 {}} {259 0 0 0-2895 {}}} CYCLES {}}
set a(0-2895) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-618 LOC {127 0.006406225 127 0.8535577 127 0.8535577 127 0.8535577} PREDS {{259 0 0 0-2894 {}} {130 0 0 0-2303 {}}} SUCCS {{258 0 1.173 0-2899 {}} {258 0 1.173 0-2901 {}} {258 0 1.173 0-2903 {}} {258 0 1.173 0-2905 {}}} CYCLES {}}
set a(0-2896) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(1-0)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-619 LOC {98 1.0 98 1.0 98 1.0 127 0.8535577} PREDS {{130 0 0 0-2303 {}} {258 0 0 0-2802 {}}} SUCCS {{259 0 0 0-2897 {}}} CYCLES {}}
set a(0-2897) {AREA_SCORE {} NAME COMP_LOOP:switch#14 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-620 LOC {98 1.0 98 1.0 98 1.0 127 0.8535577} PREDS {{259 0 0 0-2896 {}}} SUCCS {{146 0 0 0-2898 {}} {130 0 0 0-2899 {}} {146 0 0 0-2900 {}} {130 0 0 0-2901 {}} {146 0 0 0-2902 {}} {130 0 0 0-2903 {}} {146 0 0 0-2904 {}} {130 0 0 0-2905 {}}} CYCLES {}}
set a(0-2898) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-621 LOC {98 1.0 127 0.0 127 0.0 127 0.8535577} PREDS {{146 0 0 0-2897 {}} {130 0 0 0-2303 {}} {258 0 0 0-2802 {}}} SUCCS {{259 0 1.173 0-2899 {}}} CYCLES {}}
set a(0-2899) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-622 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-2899 {}} {259 0 1.173 0-2898 {}} {130 0 0 0-2897 {}} {258 0 1.173 0-2895 {}} {256 0 0 0-2863 {}} {130 0 0 0-2303 {}} {256 0 0 0-2806 {}} {258 0 0 0-2781 {}} {258 0 0 0-2765 {}} {256 0 0 0-2726 {}} {256 0 0 0-2665 {}} {258 0 0 0-2636 {}} {258 0 0 0-2620 {}} {256 0 0 0-2584 {}} {256 0 0 0-2527 {}} {258 0 0 0-2501 {}} {258 0 0 0-2488 {}} {256 0 0 0-2452 {}} {256 0 0 0-2383 {}} {774 0 0 0-2915 {}}} SUCCS {{774 0 1.173 0-2383 {}} {774 0 1.173 0-2452 {}} {774 0 0 0-2488 {}} {774 0 0 0-2501 {}} {774 0 1.173 0-2527 {}} {774 0 1.173 0-2584 {}} {774 0 0 0-2620 {}} {774 0 0 0-2636 {}} {774 0 1.173 0-2665 {}} {774 0 1.173 0-2726 {}} {774 0 0 0-2765 {}} {774 0 0 0-2781 {}} {774 0 1.173 0-2806 {}} {774 0 1.173 0-2863 {}} {774 0 0 0-2899 {}} {258 0 0 0-2915 {}}} CYCLES {}}
set a(0-2900) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-623 LOC {98 1.0 127 0.0 127 0.0 127 0.8535577} PREDS {{146 0 0 0-2897 {}} {130 0 0 0-2303 {}} {258 0 0 0-2802 {}}} SUCCS {{259 0 1.173 0-2901 {}}} CYCLES {}}
set a(0-2901) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-624 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-2901 {}} {259 0 1.173 0-2900 {}} {130 0 0 0-2897 {}} {258 0 1.173 0-2895 {}} {256 0 0 0-2865 {}} {130 0 0 0-2303 {}} {256 0 0 0-2808 {}} {258 0 0 0-2783 {}} {258 0 0 0-2767 {}} {256 0 0 0-2728 {}} {256 0 0 0-2667 {}} {258 0 0 0-2638 {}} {258 0 0 0-2622 {}} {256 0 0 0-2586 {}} {256 0 0 0-2529 {}} {258 0 0 0-2503 {}} {258 0 0 0-2489 {}} {256 0 0 0-2454 {}} {256 0 0 0-2384 {}} {774 0 0 0-2917 {}}} SUCCS {{774 0 1.173 0-2384 {}} {774 0 1.173 0-2454 {}} {774 0 0 0-2489 {}} {774 0 0 0-2503 {}} {774 0 1.173 0-2529 {}} {774 0 1.173 0-2586 {}} {774 0 0 0-2622 {}} {774 0 0 0-2638 {}} {774 0 1.173 0-2667 {}} {774 0 1.173 0-2728 {}} {774 0 0 0-2767 {}} {774 0 0 0-2783 {}} {774 0 1.173 0-2808 {}} {774 0 1.173 0-2865 {}} {774 0 0 0-2901 {}} {258 0 0 0-2917 {}}} CYCLES {}}
set a(0-2902) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-625 LOC {98 1.0 127 0.0 127 0.0 127 0.8535577} PREDS {{146 0 0 0-2897 {}} {130 0 0 0-2303 {}} {258 0 0 0-2802 {}}} SUCCS {{259 0 1.173 0-2903 {}}} CYCLES {}}
set a(0-2903) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-626 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-2903 {}} {259 0 1.173 0-2902 {}} {130 0 0 0-2897 {}} {258 0 1.173 0-2895 {}} {256 0 0 0-2867 {}} {130 0 0 0-2303 {}} {256 0 0 0-2810 {}} {258 0 0 0-2785 {}} {258 0 0 0-2769 {}} {256 0 0 0-2730 {}} {256 0 0 0-2669 {}} {258 0 0 0-2640 {}} {258 0 0 0-2624 {}} {256 0 0 0-2588 {}} {256 0 0 0-2531 {}} {258 0 0 0-2505 {}} {258 0 0 0-2490 {}} {256 0 0 0-2456 {}} {256 0 0 0-2385 {}} {774 0 0 0-2919 {}}} SUCCS {{774 0 1.173 0-2385 {}} {774 0 1.173 0-2456 {}} {774 0 0 0-2490 {}} {774 0 0 0-2505 {}} {774 0 1.173 0-2531 {}} {774 0 1.173 0-2588 {}} {774 0 0 0-2624 {}} {774 0 0 0-2640 {}} {774 0 1.173 0-2669 {}} {774 0 1.173 0-2730 {}} {774 0 0 0-2769 {}} {774 0 0 0-2785 {}} {774 0 1.173 0-2810 {}} {774 0 1.173 0-2867 {}} {774 0 0 0-2903 {}} {258 0 0 0-2919 {}}} CYCLES {}}
set a(0-2904) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-2)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-627 LOC {98 1.0 127 0.0 127 0.0 127 0.8535577} PREDS {{146 0 0 0-2897 {}} {130 0 0 0-2303 {}} {258 0 0 0-2802 {}}} SUCCS {{259 0 1.173 0-2905 {}}} CYCLES {}}
set a(0-2905) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-628 LOC {127 1.0 127 0.9415 127 1.0 128 0.006249937500000025 128 0.006249937500000025} PREDS {{774 0 0 0-2905 {}} {259 0 1.173 0-2904 {}} {130 0 0 0-2897 {}} {258 0 1.173 0-2895 {}} {256 0 0 0-2869 {}} {130 0 0 0-2303 {}} {256 0 0 0-2812 {}} {258 0 0 0-2787 {}} {258 0 0 0-2771 {}} {256 0 0 0-2732 {}} {256 0 0 0-2671 {}} {258 0 0 0-2642 {}} {258 0 0 0-2626 {}} {256 0 0 0-2590 {}} {256 0 0 0-2533 {}} {258 0 0 0-2507 {}} {258 0 0 0-2491 {}} {256 0 0 0-2458 {}} {256 0 0 0-2386 {}} {774 0 0 0-2921 {}}} SUCCS {{774 0 1.173 0-2386 {}} {774 0 1.173 0-2458 {}} {774 0 0 0-2491 {}} {774 0 0 0-2507 {}} {774 0 1.173 0-2533 {}} {774 0 1.173 0-2590 {}} {774 0 0 0-2626 {}} {774 0 0 0-2642 {}} {774 0 1.173 0-2671 {}} {774 0 1.173 0-2732 {}} {774 0 0 0-2771 {}} {774 0 0 0-2787 {}} {774 0 1.173 0-2812 {}} {774 0 1.173 0-2869 {}} {774 0 0 0-2905 {}} {258 0 0 0-2921 {}}} CYCLES {}}
set a(0-2906) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-629 LOC {114 0.006406225 114 0.9516125999999999 114 0.9516125999999999 115 0.5525751} PREDS {{258 0 0 0-2890 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2907 {}}} CYCLES {}}
set a(0-2907) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 8 NAME COMP_LOOP-4:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-630 LOC {114 0.006406225 114 0.9516125999999999 114 0.9516125999999999 114 0.9999999573717948 115 0.6009624573717949} PREDS {{259 0 0 0-2906 {}} {130 0 0 0-2303 {}} {258 0 0 0-2827 {}}} SUCCS {{259 0 0 0-2908 {}}} CYCLES {}}
set a(0-2908) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-631 LOC {114 0.054793625 115 0.6009625 115 0.6009625 115 0.6009625} PREDS {{259 0 0 0-2907 {}} {130 0 0 0-2303 {}} {128 0 0 0-2910 {}}} SUCCS {{258 0 0 0-2910 {}}} CYCLES {}}
set a(0-2909) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-632 LOC {114 0.0 115 0.6009625 115 0.6009625 115 0.6009625} PREDS {{130 0 0 0-2303 {}} {128 0 0 0-2910 {}}} SUCCS {{259 0 0 0-2910 {}}} CYCLES {}}
set a(0-2910) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-4:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-633 LOC {114 1.0 115 0.681 115 1.0 128 0.0064061875000001045 128 0.0064061875000001045} PREDS {{259 0 0 0-2909 {}} {258 0 0 0-2908 {}}} SUCCS {{128 0 0 0-2908 {}} {128 0 0 0-2909 {}} {259 0 0 0-2911 {}}} CYCLES {}}
set a(0-2911) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-634 LOC {127 0.006406225 128 0.8535577 128 0.8535577 128 0.8535577} PREDS {{259 0 0 0-2910 {}} {130 0 0 0-2303 {}}} SUCCS {{258 0 1.173 0-2915 {}} {258 0 1.173 0-2917 {}} {258 0 1.173 0-2919 {}} {258 0 1.173 0-2921 {}}} CYCLES {}}
set a(0-2912) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(1-0)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-635 LOC {99 0.0524399 99 0.8535577 99 0.8535577 128 0.8535577} PREDS {{258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2913 {}}} CYCLES {}}
set a(0-2913) {AREA_SCORE {} NAME COMP_LOOP:switch#15 TYPE SELECT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-636 LOC {99 0.0524399 99 1.0 99 1.0 128 0.8535577} PREDS {{259 0 0 0-2912 {}}} SUCCS {{146 0 0 0-2914 {}} {130 0 0 0-2915 {}} {146 0 0 0-2916 {}} {130 0 0 0-2917 {}} {146 0 0 0-2918 {}} {130 0 0 0-2919 {}} {146 0 0 0-2920 {}} {130 0 0 0-2921 {}}} CYCLES {}}
set a(0-2914) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#5 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-637 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8535577} PREDS {{146 0 0 0-2913 {}} {258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 1.173 0-2915 {}}} CYCLES {}}
set a(0-2915) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-638 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-2915 {}} {259 0 1.173 0-2914 {}} {130 0 0 0-2913 {}} {258 0 1.173 0-2911 {}} {258 0 0 0-2899 {}} {256 0 0 0-2863 {}} {130 0 0 0-2303 {}} {256 0 0 0-2806 {}} {258 0 0 0-2781 {}} {258 0 0 0-2765 {}} {256 0 0 0-2726 {}} {256 0 0 0-2665 {}} {258 0 0 0-2636 {}} {258 0 0 0-2620 {}} {256 0 0 0-2584 {}} {256 0 0 0-2527 {}} {258 0 0 0-2501 {}} {258 0 0 0-2488 {}} {256 0 0 0-2452 {}} {256 0 0 0-2383 {}}} SUCCS {{774 0 1.173 0-2383 {}} {774 0 1.173 0-2452 {}} {774 0 0 0-2488 {}} {774 0 0 0-2501 {}} {774 0 1.173 0-2527 {}} {774 0 1.173 0-2584 {}} {774 0 0 0-2620 {}} {774 0 0 0-2636 {}} {774 0 1.173 0-2665 {}} {774 0 1.173 0-2726 {}} {774 0 0 0-2765 {}} {774 0 0 0-2781 {}} {774 0 1.173 0-2806 {}} {774 0 1.173 0-2863 {}} {774 0 0 0-2899 {}} {774 0 0 0-2915 {}}} CYCLES {}}
set a(0-2916) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#6 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-639 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8535577} PREDS {{146 0 0 0-2913 {}} {258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 1.173 0-2917 {}}} CYCLES {}}
set a(0-2917) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-640 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-2917 {}} {259 0 1.173 0-2916 {}} {130 0 0 0-2913 {}} {258 0 1.173 0-2911 {}} {258 0 0 0-2901 {}} {256 0 0 0-2865 {}} {130 0 0 0-2303 {}} {256 0 0 0-2808 {}} {258 0 0 0-2783 {}} {258 0 0 0-2767 {}} {256 0 0 0-2728 {}} {256 0 0 0-2667 {}} {258 0 0 0-2638 {}} {258 0 0 0-2622 {}} {256 0 0 0-2586 {}} {256 0 0 0-2529 {}} {258 0 0 0-2503 {}} {258 0 0 0-2489 {}} {256 0 0 0-2454 {}} {256 0 0 0-2384 {}}} SUCCS {{774 0 1.173 0-2384 {}} {774 0 1.173 0-2454 {}} {774 0 0 0-2489 {}} {774 0 0 0-2503 {}} {774 0 1.173 0-2529 {}} {774 0 1.173 0-2586 {}} {774 0 0 0-2622 {}} {774 0 0 0-2638 {}} {774 0 1.173 0-2667 {}} {774 0 1.173 0-2728 {}} {774 0 0 0-2767 {}} {774 0 0 0-2783 {}} {774 0 1.173 0-2808 {}} {774 0 1.173 0-2865 {}} {774 0 0 0-2901 {}} {774 0 0 0-2917 {}}} CYCLES {}}
set a(0-2918) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#7 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-641 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8535577} PREDS {{146 0 0 0-2913 {}} {258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 1.173 0-2919 {}}} CYCLES {}}
set a(0-2919) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-642 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-2919 {}} {259 0 1.173 0-2918 {}} {130 0 0 0-2913 {}} {258 0 1.173 0-2911 {}} {258 0 0 0-2903 {}} {256 0 0 0-2867 {}} {130 0 0 0-2303 {}} {256 0 0 0-2810 {}} {258 0 0 0-2785 {}} {258 0 0 0-2769 {}} {256 0 0 0-2730 {}} {256 0 0 0-2669 {}} {258 0 0 0-2640 {}} {258 0 0 0-2624 {}} {256 0 0 0-2588 {}} {256 0 0 0-2531 {}} {258 0 0 0-2505 {}} {258 0 0 0-2490 {}} {256 0 0 0-2456 {}} {256 0 0 0-2385 {}}} SUCCS {{774 0 1.173 0-2385 {}} {774 0 1.173 0-2456 {}} {774 0 0 0-2490 {}} {774 0 0 0-2505 {}} {774 0 1.173 0-2531 {}} {774 0 1.173 0-2588 {}} {774 0 0 0-2624 {}} {774 0 0 0-2640 {}} {774 0 1.173 0-2669 {}} {774 0 1.173 0-2730 {}} {774 0 0 0-2769 {}} {774 0 0 0-2785 {}} {774 0 1.173 0-2810 {}} {774 0 1.173 0-2867 {}} {774 0 0 0-2903 {}} {774 0 0 0-2919 {}}} CYCLES {}}
set a(0-2920) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-2)#1 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-643 LOC {99 0.0524399 128 0.0 128 0.0 128 0.8535577} PREDS {{146 0 0 0-2913 {}} {258 0 0 0-2859 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 1.173 0-2921 {}}} CYCLES {}}
set a(0-2921) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-644 LOC {128 1.0 128 0.9415 128 1.0 129 0.006249937500000025 129 0.006249937500000025} PREDS {{774 0 0 0-2921 {}} {259 0 1.173 0-2920 {}} {130 0 0 0-2913 {}} {258 0 1.173 0-2911 {}} {258 0 0 0-2905 {}} {256 0 0 0-2869 {}} {130 0 0 0-2303 {}} {256 0 0 0-2812 {}} {258 0 0 0-2787 {}} {258 0 0 0-2771 {}} {256 0 0 0-2732 {}} {256 0 0 0-2671 {}} {258 0 0 0-2642 {}} {258 0 0 0-2626 {}} {256 0 0 0-2590 {}} {256 0 0 0-2533 {}} {258 0 0 0-2507 {}} {258 0 0 0-2491 {}} {256 0 0 0-2458 {}} {256 0 0 0-2386 {}}} SUCCS {{774 0 1.173 0-2386 {}} {774 0 1.173 0-2458 {}} {774 0 0 0-2491 {}} {774 0 0 0-2507 {}} {774 0 1.173 0-2533 {}} {774 0 1.173 0-2590 {}} {774 0 0 0-2626 {}} {774 0 0 0-2642 {}} {774 0 1.173 0-2671 {}} {774 0 1.173 0-2732 {}} {774 0 0 0-2771 {}} {774 0 0 0-2787 {}} {774 0 1.173 0-2812 {}} {774 0 1.173 0-2869 {}} {774 0 0 0-2905 {}} {774 0 0 0-2921 {}}} CYCLES {}}
set a(0-2922) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-645 LOC {98 1.0 99 0.0 99 0.0 99 0.0 129 0.93101965} PREDS {{130 0 0 0-2303 {}} {774 0 0 0-2925 {}}} SUCCS {{259 0 0 0-2923 {}} {256 0 0 0-2925 {}}} CYCLES {}}
set a(0-2923) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#3 TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-646 LOC {98 1.0 99 0.0 99 0.0 129 0.93101965} PREDS {{259 0 0 0-2922 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2924 {}}} CYCLES {}}
set a(0-2924) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME COMP_LOOP:acc#13 TYPE ACCU DELAY {0.55 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-647 LOC {99 0.0 99 0.93101965 99 0.93101965 99 0.9651341708333333 129 0.9651341708333333} PREDS {{259 0 0 0-2923 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2925 {}} {258 0 0 0-2926 {}}} CYCLES {}}
set a(0-2925) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(9:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-648 LOC {99 0.034114575 99 0.9651342249999999 99 0.9651342249999999 99 0.9651342249999999 129 1.0} PREDS {{772 0 0 0-2925 {}} {259 0 0 0-2924 {}} {256 0 0 0-2922 {}} {256 0 0 0-2855 {}} {130 0 0 0-2303 {}} {256 0 0 0-2828 {}} {256 0 0 0-2799 {}} {256 0 0 0-2791 {}} {256 0 0 0-2718 {}} {256 0 0 0-2691 {}} {256 0 0 0-2655 {}} {256 0 0 0-2646 {}} {256 0 0 0-2576 {}} {256 0 0 0-2549 {}} {256 0 0 0-2520 {}} {256 0 0 0-2511 {}} {256 0 0 0-2444 {}} {256 0 0 0-2415 {}} {256 0 0 0-2410 {}} {256 0 0 0-2377 {}}} SUCCS {{774 0 0 0-2377 {}} {774 0 0 0-2410 {}} {774 0 0 0-2415 {}} {774 0 0 0-2444 {}} {774 0 0 0-2511 {}} {774 0 0 0-2520 {}} {774 0 0 0-2549 {}} {774 0 0 0-2576 {}} {774 0 0 0-2646 {}} {774 0 0 0-2655 {}} {774 0 0 0-2691 {}} {774 0 0 0-2718 {}} {774 0 0 0-2791 {}} {774 0 0 0-2799 {}} {774 0 0 0-2828 {}} {774 0 0 0-2855 {}} {774 0 0 0-2922 {}} {772 0 0 0-2925 {}}} CYCLES {}}
set a(0-2926) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-649 LOC {99 0.034114575 99 0.9651342249999999 99 0.9651342249999999 129 0.9651342249999999} PREDS {{258 0 0 0-2924 {}} {130 0 0 0-2303 {}}} SUCCS {{258 0 0 0-2930 {}}} CYCLES {}}
set a(0-2927) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-650 LOC {98 1.0 99 0.9651342249999999 99 0.9651342249999999 129 0.9651342249999999} PREDS {{130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2928 {}}} CYCLES {}}
set a(0-2928) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-651 LOC {98 1.0 99 0.9651342249999999 99 0.9651342249999999 129 0.9651342249999999} PREDS {{259 0 0 0-2927 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2929 {}}} CYCLES {}}
set a(0-2929) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-652 LOC {98 1.0 99 0.9651342249999999 99 0.9651342249999999 129 0.9651342249999999} PREDS {{259 0 0 0-2928 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2930 {}}} CYCLES {}}
set a(0-2930) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {0.56 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-653 LOC {99 0.034114575 99 0.9651342249999999 99 0.9651342249999999 99 0.9999999477564101 129 0.9999999477564101} PREDS {{259 0 0 0-2929 {}} {258 0 0 0-2926 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2931 {}}} CYCLES {}}
set a(0-2931) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-654 LOC {99 0.06898035 99 1.0 99 1.0 129 1.0} PREDS {{259 0 0 0-2930 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2932 {}}} CYCLES {}}
set a(0-2932) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-655 LOC {99 0.06898035 99 1.0 99 1.0 129 1.0} PREDS {{259 0 0 0-2931 {}} {130 0 0 0-2303 {}}} SUCCS {{259 0 0 0-2933 {}}} CYCLES {}}
set a(0-2933) {AREA_SCORE {} NAME COMP_LOOP:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2299 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-656 LOC {99 0.06898035 99 1.0 99 1.0 99 1.0 129 1.0} PREDS {{772 0 0 0-2933 {}} {259 0 0 0-2932 {}} {130 0 0 0-2303 {}} {256 0 0 0-2373 {}}} SUCCS {{774 0 0 0-2373 {}} {772 0 0 0-2933 {}}} CYCLES {}}
set a(0-2299) {CHI {0-2341 0-2342 0-2343 0-2344 0-2345 0-2346 0-2347 0-2348 0-2349 0-2350 0-2351 0-2352 0-2353 0-2354 0-2355 0-2356 0-2357 0-2358 0-2359 0-2360 0-2361 0-2362 0-2363 0-2364 0-2365 0-2366 0-2367 0-2368 0-2369 0-2370 0-2371 0-2372 0-2373 0-2374 0-2375 0-2376 0-2377 0-2378 0-2379 0-2380 0-2381 0-2382 0-2383 0-2384 0-2385 0-2386 0-2387 0-2388 0-2389 0-2390 0-2391 0-2392 0-2393 0-2394 0-2395 0-2396 0-2397 0-2398 0-2399 0-2400 0-2401 0-2402 0-2403 0-2404 0-2405 0-2406 0-2407 0-2408 0-2409 0-2410 0-2411 0-2412 0-2413 0-2414 0-2415 0-2416 0-2417 0-2418 0-2419 0-2420 0-2421 0-2422 0-2300 0-2442 0-2443 0-2444 0-2445 0-2446 0-2447 0-2448 0-2449 0-2450 0-2451 0-2452 0-2453 0-2454 0-2455 0-2456 0-2457 0-2458 0-2459 0-2460 0-2461 0-2462 0-2463 0-2464 0-2465 0-2466 0-2467 0-2468 0-2469 0-2470 0-2471 0-2472 0-2473 0-2474 0-2475 0-2476 0-2477 0-2478 0-2479 0-2480 0-2481 0-2482 0-2483 0-2484 0-2485 0-2486 0-2487 0-2488 0-2489 0-2490 0-2491 0-2492 0-2493 0-2494 0-2495 0-2496 0-2497 0-2498 0-2499 0-2500 0-2501 0-2502 0-2503 0-2504 0-2505 0-2506 0-2507 0-2508 0-2509 0-2510 0-2511 0-2512 0-2513 0-2514 0-2515 0-2516 0-2517 0-2518 0-2519 0-2520 0-2521 0-2522 0-2523 0-2524 0-2525 0-2526 0-2527 0-2528 0-2529 0-2530 0-2531 0-2532 0-2533 0-2534 0-2535 0-2536 0-2537 0-2538 0-2539 0-2540 0-2541 0-2542 0-2543 0-2544 0-2545 0-2546 0-2547 0-2548 0-2549 0-2550 0-2551 0-2552 0-2553 0-2554 0-2301 0-2574 0-2575 0-2576 0-2577 0-2578 0-2579 0-2580 0-2581 0-2582 0-2583 0-2584 0-2585 0-2586 0-2587 0-2588 0-2589 0-2590 0-2591 0-2592 0-2593 0-2594 0-2595 0-2596 0-2597 0-2598 0-2599 0-2600 0-2601 0-2602 0-2603 0-2604 0-2605 0-2606 0-2607 0-2608 0-2609 0-2610 0-2611 0-2612 0-2613 0-2614 0-2615 0-2616 0-2617 0-2618 0-2619 0-2620 0-2621 0-2622 0-2623 0-2624 0-2625 0-2626 0-2627 0-2628 0-2629 0-2630 0-2631 0-2632 0-2633 0-2634 0-2635 0-2636 0-2637 0-2638 0-2639 0-2640 0-2641 0-2642 0-2643 0-2644 0-2645 0-2646 0-2647 0-2648 0-2649 0-2650 0-2651 0-2652 0-2653 0-2654 0-2655 0-2656 0-2657 0-2658 0-2659 0-2660 0-2661 0-2662 0-2663 0-2664 0-2665 0-2666 0-2667 0-2668 0-2669 0-2670 0-2671 0-2672 0-2673 0-2674 0-2675 0-2676 0-2677 0-2678 0-2679 0-2680 0-2681 0-2682 0-2683 0-2684 0-2685 0-2686 0-2687 0-2688 0-2689 0-2690 0-2691 0-2692 0-2693 0-2694 0-2695 0-2696 0-2302 0-2716 0-2717 0-2718 0-2719 0-2720 0-2721 0-2722 0-2723 0-2724 0-2725 0-2726 0-2727 0-2728 0-2729 0-2730 0-2731 0-2732 0-2733 0-2734 0-2735 0-2736 0-2737 0-2738 0-2739 0-2740 0-2741 0-2742 0-2743 0-2744 0-2745 0-2746 0-2747 0-2748 0-2749 0-2750 0-2751 0-2752 0-2753 0-2754 0-2755 0-2756 0-2757 0-2758 0-2759 0-2760 0-2761 0-2762 0-2763 0-2764 0-2765 0-2766 0-2767 0-2768 0-2769 0-2770 0-2771 0-2772 0-2773 0-2774 0-2775 0-2776 0-2777 0-2778 0-2779 0-2780 0-2781 0-2782 0-2783 0-2784 0-2785 0-2786 0-2787 0-2788 0-2789 0-2790 0-2791 0-2792 0-2793 0-2794 0-2795 0-2796 0-2797 0-2798 0-2799 0-2800 0-2801 0-2802 0-2803 0-2804 0-2805 0-2806 0-2807 0-2808 0-2809 0-2810 0-2811 0-2812 0-2813 0-2814 0-2815 0-2816 0-2817 0-2818 0-2819 0-2820 0-2821 0-2822 0-2823 0-2824 0-2825 0-2826 0-2827 0-2828 0-2829 0-2830 0-2831 0-2832 0-2833 0-2303 0-2853 0-2854 0-2855 0-2856 0-2857 0-2858 0-2859 0-2860 0-2861 0-2862 0-2863 0-2864 0-2865 0-2866 0-2867 0-2868 0-2869 0-2870 0-2871 0-2872 0-2873 0-2874 0-2875 0-2876 0-2877 0-2878 0-2879 0-2880 0-2881 0-2882 0-2883 0-2884 0-2885 0-2886 0-2887 0-2888 0-2889 0-2890 0-2891 0-2892 0-2893 0-2894 0-2895 0-2896 0-2897 0-2898 0-2899 0-2900 0-2901 0-2902 0-2903 0-2904 0-2905 0-2906 0-2907 0-2908 0-2909 0-2910 0-2911 0-2912 0-2913 0-2914 0-2915 0-2916 0-2917 0-2918 0-2919 0-2920 0-2921 0-2922 0-2923 0-2924 0-2925 0-2926 0-2927 0-2928 0-2929 0-2930 0-2931 0-2932 0-2933} ITERATIONS 129 RESET_LATENCY {0 ?} CSTEPS 129 UNROLL 4 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219429 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 16641 TOTAL_CYCLES_IN 149769 TOTAL_CYCLES_UNDER 69660 TOTAL_CYCLES 219429 NAME COMP_LOOP TYPE LOOP DELAY {4388600.00 ns} PAR 0-2298 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-657 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-2340 {}} {258 0 0 0-2339 {}} {774 0 0 0-2941 {}}} SUCCS {{772 0 0 0-2339 {}} {772 0 0 0-2340 {}} {131 0 0 0-2934 {}} {130 0 0 0-2935 {}} {130 0 0 0-2936 {}} {130 0 0 0-2937 {}} {130 0 0 0-2938 {}} {130 0 0 0-2939 {}} {130 0 0 0-2940 {}} {256 0 0 0-2941 {}}} CYCLES {}}
set a(0-2934) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-2298 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-658 LOC {0 1.0 1 0.9217548499999999 1 0.9217548499999999 1 0.9217548499999999 1 0.9217548499999999} PREDS {{131 0 0 0-2299 {}} {774 0 0 0-2941 {}}} SUCCS {{259 0 0 0-2935 {}} {130 0 0 0-2940 {}} {256 0 0 0-2941 {}}} CYCLES {}}
set a(0-2935) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(32,0,10,0,32) QUANTITY 1 NAME VEC_LOOP:acc#1 TYPE ACCU DELAY {0.65 ns} PAR 0-2298 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-659 LOC {1 0.0 1 0.9217548499999999 1 0.9217548499999999 1 0.9621293868589743 1 0.9621293868589743} PREDS {{259 0 0 0-2934 {}} {130 0 0 0-2299 {}}} SUCCS {{259 0 0 0-2936 {}} {130 0 0 0-2940 {}} {258 0 0 0-2941 {}}} CYCLES {}}
set a(0-2936) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-2298 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-660 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.962129425} PREDS {{259 0 0 0-2935 {}} {130 0 0 0-2299 {}}} SUCCS {{259 0 0 0-2937 {}} {130 0 0 0-2940 {}}} CYCLES {}}
set a(0-2937) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.61 ns} PAR 0-2298 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-661 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.9999999554487179 1 0.9999999554487179} PREDS {{259 0 0 0-2936 {}} {130 0 0 0-2299 {}}} SUCCS {{259 0 0 0-2938 {}} {130 0 0 0-2940 {}}} CYCLES {}}
set a(0-2938) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-2298 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-662 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2937 {}} {130 0 0 0-2299 {}}} SUCCS {{259 0 0 0-2939 {}} {130 0 0 0-2940 {}}} CYCLES {}}
set a(0-2939) {AREA_SCORE {} NAME VEC_LOOP:not TYPE NOT PAR 0-2298 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-663 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2938 {}} {130 0 0 0-2299 {}}} SUCCS {{259 0 0 0-2940 {}}} CYCLES {}}
set a(0-2940) {AREA_SCORE {} NAME VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-2298 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-664 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2939 {}} {130 0 0 0-2938 {}} {130 0 0 0-2937 {}} {130 0 0 0-2936 {}} {130 0 0 0-2935 {}} {130 0 0 0-2934 {}} {130 0 0 0-2299 {}}} SUCCS {{129 0 0 0-2941 {}}} CYCLES {}}
set a(0-2941) {AREA_SCORE {} NAME asn(VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2298 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.962129425 1 1.0} PREDS {{772 0 0 0-2941 {}} {129 0 0 0-2940 {}} {258 0 0 0-2935 {}} {256 0 0 0-2934 {}} {256 0 0 0-2299 {}}} SUCCS {{774 0 0 0-2299 {}} {774 0 0 0-2934 {}} {772 0 0 0-2941 {}}} CYCLES {}}
set a(0-2298) {CHI {0-2339 0-2340 0-2299 0-2934 0-2935 0-2936 0-2937 0-2938 0-2939 0-2940 0-2941} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 1 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219438 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 9 TOTAL_CYCLES_UNDER 219429 TOTAL_CYCLES 219438 NAME VEC_LOOP TYPE LOOP DELAY {4388780.00 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-665 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-2338 {}} {258 0 0 0-2297 {}} {258 0 0 0-2308 {}}} SUCCS {{772 0 0 0-2312 {}} {772 0 0 0-2338 {}} {131 0 0 0-2942 {}} {130 0 0 0-2943 {}} {130 0 0 0-2944 {}} {130 0 0 0-2945 {}} {130 0 0 0-2946 {}} {130 0 0 0-2947 {}} {130 0 0 0-2948 {}}} CYCLES {}}
set a(0-2942) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-666 LOC {4 1.0 5 0.96875 5 0.96875 5 0.96875 5 0.96875} PREDS {{131 0 0 0-2298 {}} {774 0 0 0-2949 {}}} SUCCS {{259 0 0 0-2943 {}} {130 0 0 0-2948 {}} {256 0 0 0-2949 {}}} CYCLES {}}
set a(0-2943) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-667 LOC {5 0.0 5 0.96875 5 0.96875 5 0.9843749375 5 0.9843749375} PREDS {{259 0 0 0-2942 {}} {130 0 0 0-2298 {}}} SUCCS {{259 0 0 0-2944 {}} {130 0 0 0-2948 {}} {258 0 0 0-2949 {}}} CYCLES {}}
set a(0-2944) {AREA_SCORE {} NAME STAGE_LOOP:i:slc(STAGE_LOOP:i(3:0))(3-1) TYPE READSLICE PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-668 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.984375} PREDS {{259 0 0 0-2943 {}} {130 0 0 0-2298 {}}} SUCCS {{259 0 0 0-2945 {}} {130 0 0 0-2948 {}}} CYCLES {}}
set a(0-2945) {AREA_SCORE 3.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(3,0,3,0,3) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.25 ns} PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-669 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.9999999375 5 0.9999999375} PREDS {{259 0 0 0-2944 {}} {130 0 0 0-2298 {}}} SUCCS {{259 0 0 0-2946 {}} {130 0 0 0-2948 {}}} CYCLES {}}
set a(0-2946) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(2) TYPE READSLICE PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-670 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2945 {}} {130 0 0 0-2298 {}}} SUCCS {{259 0 0 0-2947 {}} {130 0 0 0-2948 {}}} CYCLES {}}
set a(0-2947) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-671 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2946 {}} {130 0 0 0-2298 {}}} SUCCS {{259 0 0 0-2948 {}}} CYCLES {}}
set a(0-2948) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-2296 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-672 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-2947 {}} {130 0 0 0-2946 {}} {130 0 0 0-2945 {}} {130 0 0 0-2944 {}} {130 0 0 0-2943 {}} {130 0 0 0-2942 {}} {130 0 0 0-2298 {}}} SUCCS {{129 0 0 0-2949 {}}} CYCLES {}}
set a(0-2949) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-2296 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.984375 5 1.0} PREDS {{772 0 0 0-2949 {}} {129 0 0 0-2948 {}} {258 0 0 0-2943 {}} {256 0 0 0-2942 {}} {256 0 0 0-2307 {}}} SUCCS {{774 0 0 0-2307 {}} {774 0 0 0-2942 {}} {772 0 0 0-2949 {}}} CYCLES {}}
set a(0-2296) {CHI {0-2307 0-2308 0-2309 0-2310 0-2311 0-2312 0-2313 0-2314 0-2315 0-2316 0-2317 0-2318 0-2319 0-2297 0-2338 0-2298 0-2942 0-2943 0-2944 0-2945 0-2946 0-2947 0-2948 0-2949} ITERATIONS 9 RESET_LATENCY {0 ?} CSTEPS 5 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219618 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 45 TOTAL_CYCLES_IN 45 TOTAL_CYCLES_UNDER 219573 TOTAL_CYCLES 219618 NAME STAGE_LOOP TYPE LOOP DELAY {4392380.00 ns} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-673 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2306 {}} {258 0 0 0-2305 {}} {258 0 0 0-2304 {}}} SUCCS {{772 0 0 0-2306 {}} {131 0 0 0-2950 {}} {130 0 0 0-2951 {}} {130 0 0 0-2952 {}} {130 0 0 0-2953 {}} {130 0 0 0-2954 {}} {130 0 0 0-2955 {}} {130 0 0 0-2956 {}} {130 0 0 0-2957 {}} {130 0 0 0-2958 {}} {130 0 0 0-2959 {}} {130 0 0 0-2960 {}} {130 0 0 0-2961 {}} {130 0 0 0-2962 {}} {130 0 0 0-2963 {}} {130 0 0 0-2964 {}} {130 0 0 0-2965 {}} {130 0 0 0-2966 {}} {130 0 0 0-2967 {}}} CYCLES {}}
set a(0-2950) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-674 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-2296 {}} {128 0 0 0-2951 {}}} SUCCS {{259 0 0 0-2951 {}}} CYCLES {}}
set a(0-2951) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-675 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2951 {}} {259 0 0 0-2950 {}} {130 0 0 0-2296 {}} {256 0 0 0-2305 {}}} SUCCS {{774 0 0 0-2305 {}} {128 0 0 0-2950 {}} {772 0 0 0-2951 {}} {259 0 0 0-2952 {}}} CYCLES {}}
set a(0-2952) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-676 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2951 {}} {130 0 0 0-2296 {}}} SUCCS {} CYCLES {}}
set a(0-2953) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-677 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2296 {}} {128 0 0 0-2954 {}}} SUCCS {{259 0 0 0-2954 {}}} CYCLES {}}
set a(0-2954) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-678 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2954 {}} {259 0 0 0-2953 {}} {130 0 0 0-2296 {}} {256 0 0 0-2304 {}}} SUCCS {{774 0 0 0-2304 {}} {128 0 0 0-2953 {}} {772 0 0 0-2954 {}} {259 0 0 0-2955 {}}} CYCLES {}}
set a(0-2955) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-679 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2954 {}} {130 0 0 0-2296 {}}} SUCCS {} CYCLES {}}
set a(0-2956) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-680 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2296 {}} {128 0 0 0-2957 {}}} SUCCS {{259 0 0 0-2957 {}}} CYCLES {}}
set a(0-2957) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-681 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2957 {}} {259 0 0 0-2956 {}} {130 0 0 0-2296 {}}} SUCCS {{128 0 0 0-2956 {}} {772 0 0 0-2957 {}} {259 0 0 0-2958 {}}} CYCLES {}}
set a(0-2958) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-682 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2957 {}} {130 0 0 0-2296 {}}} SUCCS {} CYCLES {}}
set a(0-2959) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-683 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2296 {}} {128 0 0 0-2960 {}}} SUCCS {{259 0 0 0-2960 {}}} CYCLES {}}
set a(0-2960) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-684 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2960 {}} {259 0 0 0-2959 {}} {130 0 0 0-2296 {}}} SUCCS {{128 0 0 0-2959 {}} {772 0 0 0-2960 {}} {259 0 0 0-2961 {}}} CYCLES {}}
set a(0-2961) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-685 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2960 {}} {130 0 0 0-2296 {}}} SUCCS {} CYCLES {}}
set a(0-2962) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-686 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2296 {}} {128 0 0 0-2963 {}}} SUCCS {{259 0 0 0-2963 {}}} CYCLES {}}
set a(0-2963) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-687 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2963 {}} {259 0 0 0-2962 {}} {130 0 0 0-2296 {}}} SUCCS {{128 0 0 0-2962 {}} {772 0 0 0-2963 {}} {259 0 0 0-2964 {}}} CYCLES {}}
set a(0-2964) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-688 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2963 {}} {130 0 0 0-2296 {}}} SUCCS {} CYCLES {}}
set a(0-2965) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-689 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-2296 {}} {128 0 0 0-2966 {}}} SUCCS {{259 0 0 0-2966 {}}} CYCLES {}}
set a(0-2966) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-690 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2966 {}} {259 0 0 0-2965 {}} {130 0 0 0-2296 {}}} SUCCS {{128 0 0 0-2965 {}} {772 0 0 0-2966 {}} {259 0 0 0-2967 {}}} CYCLES {}}
set a(0-2967) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-2295 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-691 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2966 {}} {130 0 0 0-2296 {}}} SUCCS {} CYCLES {}}
set a(0-2295) {CHI {0-2304 0-2305 0-2306 0-2296 0-2950 0-2951 0-2952 0-2953 0-2954 0-2955 0-2956 0-2957 0-2958 0-2959 0-2960 0-2961 0-2962 0-2963 0-2964 0-2965 0-2966 0-2967} ITERATIONS Infinite LATENCY {219615 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219620 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 219618 TOTAL_CYCLES 219620 NAME main TYPE LOOP DELAY {4392420.00 ns} PAR 0-2294 XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-692 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2294) {CHI 0-2295 ITERATIONS Infinite LATENCY {219615 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219620 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 219620 TOTAL_CYCLES 219620 NAME core:rlp TYPE LOOP DELAY {4392420.00 ns} PAR {} XREFS 0123c900-9a37-4c88-abfb-ad419cb3c5d8-693 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2294-TOTALCYCLES) {219620}
set a(0-2294-QMOD) {ccs_in(5,64) 0-2304 ccs_in(6,64) 0-2305 mgc_shift_l(1,0,4,10) 0-2308 mgc_add(64,0,1,1,65) {0-2309 0-2329 0-2433 0-2565 0-2707 0-2844} mgc_div(65,11,1) 0-2310 mgc_add(65,0,2,1,65) {0-2316 0-2334 0-2438 0-2570 0-2712 0-2849} mgc_mul(64,0,64,0,64) {0-2323 0-2427 0-2475 0-2559 0-2607 0-2701 0-2749 0-2838 0-2886} modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() {0-2326 0-2430 0-2478 0-2483 0-2496 0-2562 0-2610 0-2615 0-2631 0-2704 0-2752 0-2757 0-2776 0-2841 0-2889 0-2894 0-2910} mgc_add(8,0,7,0,8) {0-2379 0-2793} BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) {0-2383 0-2452 0-2488 0-2501 0-2527 0-2584 0-2620 0-2636 0-2665 0-2726 0-2765 0-2781 0-2806 0-2863 0-2899 0-2915} BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) {0-2384 0-2454 0-2489 0-2503 0-2529 0-2586 0-2622 0-2638 0-2667 0-2728 0-2767 0-2783 0-2808 0-2865 0-2901 0-2917} BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) {0-2385 0-2456 0-2490 0-2505 0-2531 0-2588 0-2624 0-2640 0-2669 0-2730 0-2769 0-2785 0-2810 0-2867 0-2903 0-2919} BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) {0-2386 0-2458 0-2491 0-2507 0-2533 0-2590 0-2626 0-2642 0-2671 0-2732 0-2771 0-2787 0-2812 0-2869 0-2905 0-2921} mgc_mux1hot(64,4) {0-2409 0-2474 0-2548 0-2606 0-2690 0-2748 0-2827 0-2885} mgc_add(8,0,2,1,8) 0-2419 mgc_add3(11,0,9,0,10,0,11) {0-2447 0-2579 0-2721 0-2858} mgc_add(64,0,64,0,64) {0-2480 0-2493 0-2612 0-2628 0-2754 0-2773 0-2891 0-2907} mgc_add(10,0,9,0,10) {0-2514 0-2523 0-2649 0-2802} mgc_add(9,0,8,0,9) 0-2658 mgc_add(7,0,2,1,8) 0-2924 mgc_add(10,0,10,0,10) 0-2930 mgc_add(32,0,10,0,32) 0-2935 mgc_add(22,0,1,1,23) 0-2937 mgc_add(4,0,2,1,4) 0-2943 mgc_add(3,0,3,0,3) 0-2945 mgc_io_sync(0) {0-2951 0-2954 0-2957 0-2960 0-2963 0-2966}}
set a(0-2294-PROC_NAME) {core}
set a(0-2294-HIER_NAME) {/inPlaceNTT_DIT/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-2294}

