 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Sun May  1 18:02:29 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc

  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U176/Z (CKBD8BWP)                                       0.03 *     0.09 f
  U17998/ZN (INR2XD4BWP)                                  0.04 *     0.13 f
  U10428/Z (AN2D8BWP)                                     0.03 *     0.16 f
  add_0_root_add_190_2/U1_1/CO (FA1D0BWP)                 0.08 *     0.24 f
  add_0_root_add_190_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.28 f
  add_0_root_add_190_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.32 f
  add_0_root_add_190_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.36 f
  add_0_root_add_190_2/U1_5/CO (FA1D0BWP)                 0.04 *     0.40 f
  add_0_root_add_190_2/U1_6/CO (FA1D0BWP)                 0.04 *     0.44 f
  add_0_root_add_190_2/U1_7/CO (FA1D0BWP)                 0.04 *     0.48 f
  add_0_root_add_190_2/U1_8/CO (FA1D0BWP)                 0.04 *     0.51 f
  add_0_root_add_190_2/U1_9/CO (FA1D0BWP)                 0.04 *     0.55 f
  add_0_root_add_190_2/U1_10/S (FA1D0BWP)                 0.05 *     0.60 r
  U14486/ZN (CKND2D1BWP)                                  0.04 *     0.63 f
  U869/ZN (CKND1BWP)                                      0.04 *     0.67 r
  U18186/ZN (CKND2D1BWP)                                  0.02 *     0.69 f
  U6148/Z (XOR2D0BWP)                                     0.03 *     0.73 f
  node0/mult_49/S2_2_8/S (FA1D0BWP)                       0.05 *     0.78 r
  node0/mult_49/S2_3_7/S (FA1D0BWP)                       0.05 *     0.83 f
  node0/mult_49/S4_6/S (FA1D0BWP)                         0.06 *     0.89 r
  U8530/Z (CKXOR2D1BWP)                                   0.05 *     0.94 f
  U12022/ZN (ND2D0BWP)                                    0.02 *     0.96 r
  U12024/ZN (OAI21D1BWP)                                  0.02 *     0.98 f
  U8527/Z (XOR2D0BWP)                                     0.07 *     1.05 r
  node0/add_2_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.08 *     1.13 r
  node0/add_2_root_add_0_root_add_49_3/U1_11/S (FA1D0BWP)
                                                          0.05 *     1.18 f
  node0/add_0_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.08 *     1.26 f
  node0/add_0_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.30 f
  U905/ZN (ND2D1BWP)                                      0.02 *     1.32 r
  U909/ZN (ND3D1BWP)                                      0.02 *     1.34 f
  node0/add_0_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.38 f
  node0/add_0_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.42 f
  node0/add_0_root_add_0_root_add_49_3/U1_16/CO (FA1D2BWP)
                                                          0.03 *     1.46 f
  U198/ZN (CKND2D1BWP)                                    0.01 *     1.47 r
  U206/ZN (ND3D1BWP)                                      0.05 *     1.52 f
  node0/add_0_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.05 *     1.57 f
  node0/add_0_root_add_0_root_add_49_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.61 f
  node0/add_0_root_add_0_root_add_49_3/U1_20/Z (XOR3D1BWP)
                                                          0.04 *     1.65 r
  U1144/ZN (CKND2D2BWP)                                   0.01 *     1.67 f
  U1146/ZN (ND2D4BWP)                                     0.02 *     1.68 r
  node0/mul2_reg[20]/D (EDFQD1BWP)                        0.00 *     1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul2_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.06       0.06 r
  U176/Z (CKBD8BWP)                                       0.03 *     0.09 r
  U1211/ZN (ND2D2BWP)                                     0.01 *     0.10 f
  U224/ZN (CKND2BWP)                                      0.04 *     0.14 r
  U11131/Z (AN2D4BWP)                                     0.04 *     0.18 r
  add_1_root_add_206_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.24 r
  add_1_root_add_206_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.27 r
  add_1_root_add_206_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.31 r
  add_1_root_add_206_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.35 r
  add_1_root_add_206_2/U1_5/CO (FA1D0BWP)                 0.04 *     0.39 r
  add_1_root_add_206_2/U1_6/S (FA1D0BWP)                  0.05 *     0.44 f
  add_0_root_add_206_2/U1_6/CO (FA1D1BWP)                 0.07 *     0.51 f
  add_0_root_add_206_2/U1_7/CO (FA1D0BWP)                 0.04 *     0.55 f
  add_0_root_add_206_2/U1_8/CO (FA1D0BWP)                 0.04 *     0.59 f
  add_0_root_add_206_2/U1_9/CO (FA1D0BWP)                 0.04 *     0.63 f
  add_0_root_add_206_2/U1_10/CO (FA1D0BWP)                0.04 *     0.67 f
  add_0_root_add_206_2/U1_11/S (FA1D0BWP)                 0.05 *     0.72 r
  U10853/ZN (CKND2D1BWP)                                  0.03 *     0.76 f
  U1373/ZN (CKND1BWP)                                     0.03 *     0.79 r
  U10907/ZN (CKND2D0BWP)                                  0.02 *     0.81 f
  U1243/Z (XOR2D0BWP)                                     0.05 *     0.86 r
  node1/mult_50_2/S2_2_9/S (FA1D0BWP)                     0.05 *     0.91 f
  node1/mult_50_2/S2_3_8/S (FA1D0BWP)                     0.04 *     0.95 f
  node1/mult_50_2/S4_7/S (FA1D0BWP)                       0.05 *     1.00 r
  U3561/Z (XOR2D0BWP)                                     0.04 *     1.04 f
  U11818/Z (CKAN2D0BWP)                                   0.03 *     1.07 f
  U10777/ZN (NR2D0BWP)                                    0.03 *     1.10 r
  U3555/Z (XOR2D0BWP)                                     0.06 *     1.16 f
  node1/add_1_root_add_0_root_add_50_3/U1_11/CO (FA1D1BWP)
                                                          0.07 *     1.23 f
  node1/add_1_root_add_0_root_add_50_3/U1_12/CO (FA1D1BWP)
                                                          0.04 *     1.26 f
  U1049/ZN (ND2D1BWP)                                     0.01 *     1.28 r
  U1051/ZN (ND3D1BWP)                                     0.02 *     1.30 f
  node1/add_1_root_add_0_root_add_50_3/U1_14/CO (FA1D1BWP)
                                                          0.04 *     1.34 f
  U1182/ZN (ND2D1BWP)                                     0.01 *     1.35 r
  U1185/ZN (ND3D1BWP)                                     0.02 *     1.37 f
  node1/add_1_root_add_0_root_add_50_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.42 f
  node1/add_1_root_add_0_root_add_50_3/U1_17/S (FA1D0BWP)
                                                          0.06 *     1.48 r
  node1/add_0_root_add_0_root_add_50_3/U1_17/CO (FA1D0BWP)
                                                          0.07 *     1.54 r
  node1/add_0_root_add_0_root_add_50_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.58 r
  node1/add_0_root_add_0_root_add_50_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.62 r
  U10738/ZN (XNR3D1BWP)                                   0.05 *     1.67 f
  U13194/ZN (IOA21D1BWP)                                  0.03 *     1.69 f
  node1/mul3_reg[20]/D (EDFQD1BWP)                        0.00 *     1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul3_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.06       0.06 r
  U176/Z (CKBD8BWP)                                       0.03 *     0.09 r
  U1211/ZN (ND2D2BWP)                                     0.01 *     0.10 f
  U224/ZN (CKND2BWP)                                      0.04 *     0.14 r
  U11131/Z (AN2D4BWP)                                     0.04 *     0.18 r
  add_1_root_add_206_2/U1_1/S (FA1D0BWP)                  0.07 *     0.25 r
  add_0_root_add_206_2/U1_1/CO (FA1D0BWP)                 0.07 *     0.32 r
  add_0_root_add_206_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.35 r
  add_0_root_add_206_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.39 r
  add_0_root_add_206_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.43 r
  add_0_root_add_206_2/U1_5/CO (FA1D0BWP)                 0.04 *     0.48 r
  add_0_root_add_206_2/U1_6/CO (FA1D1BWP)                 0.04 *     0.51 r
  add_0_root_add_206_2/U1_7/S (FA1D0BWP)                  0.05 *     0.56 f
  U10852/ZN (CKND2D1BWP)                                  0.04 *     0.60 r
  U582/ZN (CKND1BWP)                                      0.03 *     0.62 f
  U10904/ZN (CKND2D1BWP)                                  0.02 *     0.64 r
  U728/Z (CKXOR2D0BWP)                                    0.04 *     0.69 f
  node1/mult_51_2/S2_2_5/S (FA1D0BWP)                     0.05 *     0.74 r
  node1/mult_51_2/S2_3_4/S (FA1D0BWP)                     0.05 *     0.79 f
  node1/mult_51_2/S4_3/S (FA1D0BWP)                       0.06 *     0.85 r
  U3183/Z (XOR2D0BWP)                                     0.05 *     0.90 f
  U11824/Z (CKAN2D0BWP)                                   0.03 *     0.93 f
  U14298/ZN (AOI21D1BWP)                                  0.04 *     0.97 r
  U10958/ZN (OAI21D0BWP)                                  0.03 *     1.00 f
  U12491/ZN (AOI21D1BWP)                                  0.04 *     1.04 r
  U997/ZN (NR2D1BWP)                                      0.01 *     1.06 f
  U1000/Z (OR2D0BWP)                                      0.04 *     1.10 f
  U10781/ZN (AOI21D0BWP)                                  0.04 *     1.13 r
  U11362/ZN (INR2D0BWP)                                   0.02 *     1.15 f
  U10750/ZN (NR2D0BWP)                                    0.04 *     1.18 r
  U10816/ZN (OAI21D0BWP)                                  0.03 *     1.21 f
  U11429/ZN (AOI21D0BWP)                                  0.04 *     1.25 r
  U11453/ZN (OAI21D0BWP)                                  0.03 *     1.28 f
  U11987/ZN (CKND2D0BWP)                                  0.03 *     1.31 r
  U12543/ZN (AOI22D0BWP)                                  0.03 *     1.33 f
  U12542/Z (OR2D0BWP)                                     0.04 *     1.37 f
  U3100/Z (XOR2D0BWP)                                     0.05 *     1.42 r
  node1/add_1_root_add_0_root_add_51_3/U1_18/CO (FA1D0BWP)
                                                          0.07 *     1.49 r
  node1/add_1_root_add_0_root_add_51_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.52 r
  node1/add_1_root_add_0_root_add_51_3/U1_20/Z (XOR3D1BWP)
                                                          0.05 *     1.57 f
  U10735/ZN (XNR3D1BWP)                                   0.08 *     1.65 r
  U951/ZN (ND2D1BWP)                                      0.02 *     1.67 f
  U952/ZN (ND2D1BWP)                                      0.01 *     1.68 r
  node1/mul4_reg[20]/D (EDFQD1BWP)                        0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul4_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.06       0.06 r
  U176/Z (CKBD8BWP)                                       0.03 *     0.09 r
  U1211/ZN (ND2D2BWP)                                     0.01 *     0.10 f
  U224/ZN (CKND2BWP)                                      0.04 *     0.14 r
  U11131/Z (AN2D4BWP)                                     0.04 *     0.18 r
  add_1_root_add_201_2/U1_1/S (FA1D0BWP)                  0.07 *     0.25 f
  add_0_root_add_201_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.31 f
  add_0_root_add_201_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.35 f
  add_0_root_add_201_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.39 f
  add_0_root_add_201_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.43 f
  add_0_root_add_201_2/U1_5/CO (FA1D0BWP)                 0.04 *     0.47 f
  add_0_root_add_201_2/U1_6/CO (FA1D0BWP)                 0.04 *     0.52 f
  add_0_root_add_201_2/U1_7/S (FA1D0BWP)                  0.05 *     0.57 r
  U10850/ZN (ND2D1BWP)                                    0.04 *     0.61 f
  U574/ZN (CKND1BWP)                                      0.05 *     0.66 r
  U10900/ZN (CKND2D1BWP)                                  0.02 *     0.68 f
  U1988/Z (CKXOR2D0BWP)                                   0.03 *     0.71 f
  node1/mult_48_2/S2_2_5/S (FA1D0BWP)                     0.05 *     0.76 r
  node1/mult_48_2/S2_3_4/S (FA1D0BWP)                     0.05 *     0.81 f
  node1/mult_48_2/S4_3/S (FA1D0BWP)                       0.06 *     0.87 r
  U4378/Z (CKXOR2D1BWP)                                   0.04 *     0.92 f
  U11805/Z (AN2XD1BWP)                                    0.02 *     0.94 f
  U10770/ZN (NR2XD0BWP)                                   0.02 *     0.96 r
  U4372/Z (XOR2D1BWP)                                     0.04 *     1.00 f
  node1/add_1_root_add_0_root_add_48_3/U1_7/CO (FA1D1BWP)
                                                          0.07 *     1.07 f
  U1207/ZN (CKND2D1BWP)                                   0.02 *     1.08 r
  U1209/ZN (ND3D1BWP)                                     0.03 *     1.11 f
  node1/add_1_root_add_0_root_add_48_3/U1_9/CO (FA1D1BWP)
                                                          0.04 *     1.15 f
  node1/add_1_root_add_0_root_add_48_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.19 f
  node1/add_1_root_add_0_root_add_48_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.24 f
  node1/add_1_root_add_0_root_add_48_3/U1_12/CO (FA1D2BWP)
                                                          0.03 *     1.27 f
  U1192/ZN (CKND2D1BWP)                                   0.02 *     1.29 r
  U1195/ZN (ND3D2BWP)                                     0.02 *     1.31 f
  node1/add_1_root_add_0_root_add_48_3/U1_14/CO (FA1D2BWP)
                                                          0.04 *     1.35 f
  node1/add_1_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.38 f
  node1/add_1_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.42 f
  node1/add_1_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.46 f
  node1/add_1_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.50 f
  node1/add_1_root_add_0_root_add_48_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.54 f
  node1/add_1_root_add_0_root_add_48_3/U1_20/Z (XOR3D0BWP)
                                                          0.04 *     1.58 f
  U10733/ZN (XNR3D1BWP)                                   0.08 *     1.66 r
  U1163/ZN (CKND2D2BWP)                                   0.01 *     1.67 f
  U1164/ZN (ND2D2BWP)                                     0.01 *     1.69 r
  node1/mul1_reg[20]/D (EDFQD1BWP)                        0.00 *     1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul1_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.06       0.06 r
  U176/Z (CKBD8BWP)                                       0.03 *     0.09 r
  U1211/ZN (ND2D2BWP)                                     0.01 *     0.10 f
  U224/ZN (CKND2BWP)                                      0.04 *     0.14 r
  U11131/Z (AN2D4BWP)                                     0.04 *     0.18 r
  add_1_root_add_201_2/U1_1/S (FA1D0BWP)                  0.07 *     0.25 f
  add_0_root_add_201_2/U1_1/CO (FA1D0BWP)                 0.06 *     0.31 f
  add_0_root_add_201_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.35 f
  add_0_root_add_201_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.39 f
  add_0_root_add_201_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.43 f
  add_0_root_add_201_2/U1_5/CO (FA1D0BWP)                 0.04 *     0.47 f
  add_0_root_add_201_2/U1_6/CO (FA1D0BWP)                 0.04 *     0.52 f
  add_0_root_add_201_2/U1_7/CO (FA1D0BWP)                 0.04 *     0.56 f
  add_0_root_add_201_2/U1_8/S (FA1D0BWP)                  0.05 *     0.61 r
  U10970/ZN (ND2D1BWP)                                    0.04 *     0.66 f
  U609/ZN (CKND1BWP)                                      0.04 *     0.69 r
  U14169/ZN (CKND2D0BWP)                                  0.03 *     0.72 f
  U1592/Z (XOR2D0BWP)                                     0.05 *     0.77 f
  node1/mult_49_2/S2_2_7/S (FA1D0BWP)                     0.05 *     0.83 r
  node1/mult_49_2/S2_3_6/S (FA1D0BWP)                     0.05 *     0.88 f
  node1/mult_49_2/S4_5/S (FA1D0BWP)                       0.06 *     0.93 r
  U10842/Z (XOR2D0BWP)                                    0.04 *     0.98 f
  U10937/Z (AN3D0BWP)                                     0.03 *     1.01 f
  U10818/ZN (NR2D0BWP)                                    0.03 *     1.03 r
  U3963/Z (XOR2D0BWP)                                     0.04 *     1.08 f
  node1/add_1_root_add_0_root_add_49_3/U1_9/CO (FA1D0BWP)
                                                          0.07 *     1.15 f
  node1/add_1_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.19 f
  node1/add_1_root_add_0_root_add_49_3/U1_11/CO (FA1D2BWP)
                                                          0.04 *     1.23 f
  node1/add_1_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.27 f
  node1/add_1_root_add_0_root_add_49_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.31 f
  node1/add_1_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.35 f
  node1/add_1_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.38 f
  node1/add_1_root_add_0_root_add_49_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.43 f
  U1198/ZN (CKND2D1BWP)                                   0.02 *     1.45 r
  U1202/ZN (ND3D1BWP)                                     0.02 *     1.47 f
  node1/add_1_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.51 f
  node1/add_1_root_add_0_root_add_49_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.55 f
  node1/add_1_root_add_0_root_add_49_3/U1_20/Z (XOR3D1BWP)
                                                          0.03 *     1.58 f
  U10736/ZN (XNR3D1BWP)                                   0.08 *     1.66 r
  U911/ZN (CKND2D2BWP)                                    0.01 *     1.67 f
  U912/ZN (CKND2D2BWP)                                    0.01 *     1.69 r
  node1/mul2_reg[20]/D (EDFQD1BWP)                        0.00 *     1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul2_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U18433/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U18434/ZN (NR2XD0BWP)                                   0.02 *     0.28 r
  U622/S (FA1D0BWP)                                       0.05 *     0.33 f
  U625/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U627/S (FA1D0BWP)                                       0.05 *     0.45 r
  U18429/ZN (AOI22D0BWP)                                  0.03 *     0.48 f
  U260/Z (BUFFD2BWP)                                      0.06 *     0.55 f
  U16564/ZN (NR2D0BWP)                                    0.05 *     0.59 r
  node1/mult_43_4/S1_2_0/CO (FA1D0BWP)                    0.08 *     0.68 r
  node1/mult_43_4/S1_3_0/CO (FA1D0BWP)                    0.07 *     0.74 r
  node1/mult_43_4/S1_4_0/CO (FA1D0BWP)                    0.07 *     0.81 r
  node1/mult_43_4/S1_5_0/CO (FA1D0BWP)                    0.07 *     0.88 r
  node1/mult_43_4/S4_0/S (FA1D0BWP)                       0.08 *     0.95 r
  U4520/Z (XOR2D0BWP)                                     0.04 *     1.00 f
  U16889/ZN (IND2D0BWP)                                   0.03 *     1.03 f
  U15128/Z (OA21D0BWP)                                    0.04 *     1.08 f
  U15189/ZN (OAI21D0BWP)                                  0.03 *     1.11 r
  U15250/ZN (AOI21D0BWP)                                  0.03 *     1.14 f
  U15258/ZN (CKND2D0BWP)                                  0.02 *     1.16 r
  U4495/ZN (XNR2D0BWP)                                    0.06 *     1.23 r
  node1/add_1_root_add_43_3/U1_10/CO (FA1D0BWP)           0.08 *     1.30 r
  node1/add_1_root_add_43_3/U1_11/CO (FA1D0BWP)           0.04 *     1.34 r
  node1/add_1_root_add_43_3/U1_12/CO (FA1D0BWP)           0.04 *     1.38 r
  node1/add_1_root_add_43_3/U1_13/Z (XOR3D0BWP)           0.06 *     1.43 f
  node1/add_0_root_add_43_3/U1_13/CO (FA1D0BWP)           0.06 *     1.50 f
  node1/add_0_root_add_43_3/U1_14/Z (XOR3D0BWP)           0.08 *     1.58 r
  U13637/ZN (CKND2D1BWP)                                  0.07 *     1.64 f
  U12500/ZN (IOA21D0BWP)                                  0.04 *     1.68 r
  node1/mul4_reg[19]/D (EDFQD1BWP)                        0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul4_reg[19]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U18353/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U18354/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U629/S (FA1D0BWP)                                       0.05 *     0.34 f
  U633/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U635/S (FA1D0BWP)                                       0.06 *     0.48 r
  U18357/ZN (AOI22D4BWP)                                  0.05 *     0.52 f
  U16327/ZN (NR2D0BWP)                                    0.04 *     0.57 r
  node0/mult_43_2/S1_2_0/CO (FA1D0BWP)                    0.08 *     0.65 r
  node0/mult_43_2/S1_3_0/CO (FA1D0BWP)                    0.07 *     0.71 r
  node0/mult_43_2/S1_4_0/CO (FA1D0BWP)                    0.07 *     0.78 r
  node0/mult_43_2/S1_5_0/CO (FA1D0BWP)                    0.07 *     0.85 r
  node0/mult_43_2/S4_0/S (FA1D0BWP)                       0.07 *     0.92 r
  U17015/ZN (INR2D0BWP)                                   0.04 *     0.96 r
  U14703/ZN (NR2D0BWP)                                    0.02 *     0.98 f
  U13632/ZN (IND2D0BWP)                                   0.03 *     1.01 f
  U9070/Z (XOR2D0BWP)                                     0.05 *     1.06 r
  node0/add_2_root_add_43_3/U1_7/CO (FA1D0BWP)            0.06 *     1.12 r
  node0/add_2_root_add_43_3/U1_8/CO (FA1D0BWP)            0.04 *     1.16 r
  node0/add_2_root_add_43_3/U1_9/CO (FA1D0BWP)            0.04 *     1.20 r
  node0/add_2_root_add_43_3/U1_10/CO (FA1D0BWP)           0.04 *     1.24 r
  node0/add_2_root_add_43_3/U1_11/S (FA1D0BWP)            0.04 *     1.28 f
  U1386/Z (CKBD0BWP)                                      0.06 *     1.34 f
  node0/add_0_root_add_43_3/U1_11/CO (FA1D0BWP)           0.09 *     1.43 f
  node0/add_0_root_add_43_3/U1_12/CO (FA1D0BWP)           0.04 *     1.47 f
  node0/add_0_root_add_43_3/U1_13/CO (FA1D0BWP)           0.04 *     1.50 f
  node0/add_0_root_add_43_3/U1_14/Z (XOR3D0BWP)           0.08 *     1.59 r
  U13628/ZN (CKND2D1BWP)                                  0.06 *     1.64 f
  U12743/ZN (IOA21D0BWP)                                  0.04 *     1.68 r
  node0/mul4_reg[15]/D (EDFQD1BWP)                        0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul4_reg[15]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node1/mul2_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul3_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/mul2_reg[12]/CP (EDFQD1BWP)                       0.00       0.00 r
  node1/mul2_reg[12]/Q (EDFQD1BWP)                        0.08       0.08 r
  U18214/ZN (INR2XD2BWP)                                  0.04 *     0.12 f
  U18215/Z (AN2XD1BWP)                                    0.04 *     0.15 f
  add_0_root_add_196_2/U1_1/CO (FA1D0BWP)                 0.07 *     0.23 f
  add_0_root_add_196_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.27 f
  add_0_root_add_196_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.31 f
  add_0_root_add_196_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.35 f
  add_0_root_add_196_2/U1_5/CO (FA1D0BWP)                 0.05 *     0.40 f
  U955/ZN (CKND2D1BWP)                                    0.02 *     0.42 r
  U958/ZN (ND3D1BWP)                                      0.02 *     0.44 f
  add_0_root_add_196_2/U1_7/CO (FA1D1BWP)                 0.03 *     0.48 f
  add_0_root_add_196_2/U1_8/S (FA1D0BWP)                  0.05 *     0.53 r
  U427/Z (BUFFD4BWP)                                      0.03 *     0.55 r
  U14552/ZN (CKND2D3BWP)                                  0.03 *     0.58 f
  U560/ZN (CKND0BWP)                                      0.05 *     0.63 r
  U18244/ZN (CKND2D0BWP)                                  0.03 *     0.66 f
  U5676/Z (XOR2D0BWP)                                     0.04 *     0.70 f
  node0/mult_50_2/S2_2_6/S (FA1D0BWP)                     0.05 *     0.75 r
  node0/mult_50_2/S2_3_5/S (FA1D0BWP)                     0.05 *     0.80 f
  node0/mult_50_2/S4_4/S (FA1D0BWP)                       0.06 *     0.86 r
  U8047/Z (XOR2D0BWP)                                     0.04 *     0.91 f
  U12112/ZN (NR2D0BWP)                                    0.03 *     0.94 r
  U11506/ZN (IND2D0BWP)                                   0.03 *     0.97 r
  U8042/Z (XOR2D0BWP)                                     0.07 *     1.03 f
  node0/add_1_root_add_0_root_add_50_3/U1_8/CO (FA1D0BWP)
                                                          0.08 *     1.12 f
  node0/add_1_root_add_0_root_add_50_3/U1_9/CO (FA1D0BWP)
                                                          0.04 *     1.15 f
  node0/add_1_root_add_0_root_add_50_3/U1_10/CO (FA1D0BWP)
                                                          0.04 *     1.19 f
  node0/add_1_root_add_0_root_add_50_3/U1_11/CO (FA1D0BWP)
                                                          0.04 *     1.23 f
  node0/add_1_root_add_0_root_add_50_3/U1_12/S (FA1D0BWP)
                                                          0.05 *     1.29 r
  node0/add_0_root_add_0_root_add_50_3/U1_12/CO (FA1D0BWP)
                                                          0.07 *     1.35 r
  node0/add_0_root_add_0_root_add_50_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.39 r
  node0/add_0_root_add_0_root_add_50_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.43 r
  node0/add_0_root_add_0_root_add_50_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.47 r
  node0/add_0_root_add_0_root_add_50_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.51 r
  node0/add_0_root_add_0_root_add_50_3/U1_17/CO (FA1D1BWP)
                                                          0.03 *     1.54 r
  node0/add_0_root_add_0_root_add_50_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.58 r
  node0/add_0_root_add_0_root_add_50_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.62 r
  node0/add_0_root_add_0_root_add_50_3/U1_20/Z (XOR3D1BWP)
                                                          0.05 *     1.67 f
  U13489/ZN (IOA21D0BWP)                                  0.03 *     1.69 f
  node0/mul3_reg[20]/D (EDFQD1BWP)                        0.00 *     1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul3_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul1_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U176/Z (CKBD8BWP)                                       0.03 *     0.09 f
  U1211/ZN (ND2D2BWP)                                     0.01 *     0.10 r
  U224/ZN (CKND2BWP)                                      0.03 *     0.14 f
  U11131/Z (AN2D4BWP)                                     0.03 *     0.17 f
  add_0_root_add_191_2/U1_1/CO (FA1D0BWP)                 0.07 *     0.24 f
  add_0_root_add_191_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.28 f
  add_0_root_add_191_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.32 f
  add_0_root_add_191_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.37 f
  add_0_root_add_191_2/U1_5/CO (FA1D1BWP)                 0.04 *     0.41 f
  U1150/ZN (CKND2D1BWP)                                   0.02 *     0.42 r
  U1151/ZN (ND3D1BWP)                                     0.03 *     0.45 f
  add_0_root_add_191_2/U1_7/CO (FA1D2BWP)                 0.03 *     0.48 f
  add_0_root_add_191_2/U1_8/CO (FA1D1BWP)                 0.03 *     0.52 f
  add_0_root_add_191_2/U1_9/S (FA1D1BWP)                  0.07 *     0.59 r
  U1153/ZN (CKND2D1BWP)                                   0.04 *     0.62 f
  U511/ZN (CKND1BWP)                                      0.04 *     0.66 r
  U18274/ZN (CKND2D0BWP)                                  0.03 *     0.69 f
  U6448/Z (XOR2D0BWP)                                     0.04 *     0.73 f
  node0/mult_48_2/S2_2_7/S (FA1D0BWP)                     0.06 *     0.78 r
  node0/mult_48_2/S2_3_6/S (FA1D0BWP)                     0.05 *     0.83 f
  node0/mult_48_2/S4_5/S (FA1D0BWP)                       0.06 *     0.89 r
  U8832/Z (XOR2D0BWP)                                     0.05 *     0.94 f
  U12732/ZN (AOI21D1BWP)                                  0.03 *     0.97 r
  U12810/ZN (CKND0BWP)                                    0.02 *     0.98 f
  U12809/ZN (AOI21D0BWP)                                  0.04 *     1.02 r
  U12265/ZN (OAI21D0BWP)                                  0.03 *     1.05 f
  U8814/Z (XOR2D0BWP)                                     0.08 *     1.13 r
  node0/add_1_root_add_0_root_add_48_3/U1_11/CO (FA1D0BWP)
                                                          0.08 *     1.22 r
  node0/add_1_root_add_0_root_add_48_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.25 r
  node0/add_1_root_add_0_root_add_48_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.29 r
  node0/add_1_root_add_0_root_add_48_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.33 r
  node0/add_1_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.37 r
  node0/add_1_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.41 r
  node0/add_1_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.45 r
  node0/add_1_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.49 r
  node0/add_1_root_add_0_root_add_48_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.53 r
  node0/add_1_root_add_0_root_add_48_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 *     1.58 f
  node0/add_0_root_add_0_root_add_48_3/U1_20/Z (XOR3D0BWP)
                                                          0.08 *     1.66 r
  U13488/ZN (IOA21D1BWP)                                  0.03 *     1.69 r
  node0/mul1_reg[20]/D (EDFQD1BWP)                        0.00 *     1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul1_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: node1/mul2_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul4_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node1/mul2_reg[12]/CP (EDFQD1BWP)                       0.00       0.00 r
  node1/mul2_reg[12]/Q (EDFQD1BWP)                        0.08       0.08 r
  U18214/ZN (INR2XD2BWP)                                  0.04 *     0.12 f
  U18215/Z (AN2XD1BWP)                                    0.04 *     0.15 f
  add_0_root_add_196_2/U1_1/CO (FA1D0BWP)                 0.07 *     0.23 f
  add_0_root_add_196_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.27 f
  add_0_root_add_196_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.31 f
  add_0_root_add_196_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.35 f
  add_0_root_add_196_2/U1_5/CO (FA1D0BWP)                 0.05 *     0.40 f
  U955/ZN (CKND2D1BWP)                                    0.02 *     0.42 r
  U958/ZN (ND3D1BWP)                                      0.02 *     0.44 f
  add_0_root_add_196_2/U1_7/CO (FA1D1BWP)                 0.03 *     0.48 f
  add_0_root_add_196_2/U1_8/CO (FA1D0BWP)                 0.04 *     0.51 f
  add_0_root_add_196_2/U1_9/CO (FA1D0BWP)                 0.04 *     0.55 f
  add_0_root_add_196_2/U1_10/CO (FA1D2BWP)                0.04 *     0.59 f
  U944/Z (XOR3D1BWP)                                      0.09 *     0.68 r
  U14734/ZN (ND2D1BWP)                                    0.06 *     0.74 f
  U1317/ZN (CKND1BWP)                                     0.05 *     0.79 r
  U14791/ZN (CKND2D0BWP)                                  0.03 *     0.82 f
  U5310/Z (CKXOR2D0BWP)                                   0.05 *     0.87 f
  node0/mult_51_2/S2_2_10/S (FA1D0BWP)                    0.05 *     0.92 r
  node0/mult_51_2/S2_3_9/S (FA1D0BWP)                     0.05 *     0.96 f
  node0/mult_51_2/S4_8/S (FA1D0BWP)                       0.06 *     1.03 r
  U7611/ZN (XNR2D0BWP)                                    0.05 *     1.07 f
  U12071/ZN (NR2D1BWP)                                    0.03 *     1.10 r
  U11497/ZN (IND2D1BWP)                                   0.03 *     1.13 r
  U7607/Z (XOR2D0BWP)                                     0.06 *     1.19 f
  node0/add_1_root_add_0_root_add_51_3/U1_12/CO (FA1D0BWP)
                                                          0.08 *     1.27 f
  node0/add_1_root_add_0_root_add_51_3/U1_13/CO (FA1D0BWP)
                                                          0.04 *     1.31 f
  node0/add_1_root_add_0_root_add_51_3/U1_14/S (FA1D0BWP)
                                                          0.05 *     1.36 r
  node0/add_0_root_add_0_root_add_51_3/U1_14/CO (FA1D0BWP)
                                                          0.07 *     1.43 r
  node0/add_0_root_add_0_root_add_51_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.47 r
  node0/add_0_root_add_0_root_add_51_3/U1_16/CO (FA1D0BWP)
                                                          0.04 *     1.51 r
  node0/add_0_root_add_0_root_add_51_3/U1_17/CO (FA1D0BWP)
                                                          0.04 *     1.55 r
  node0/add_0_root_add_0_root_add_51_3/U1_18/CO (FA1D0BWP)
                                                          0.04 *     1.58 r
  node0/add_0_root_add_0_root_add_51_3/U1_19/CO (FA1D0BWP)
                                                          0.04 *     1.62 r
  node0/add_0_root_add_0_root_add_51_3/U1_20/Z (XOR3D1BWP)
                                                          0.05 *     1.66 f
  U13478/ZN (IOA21D0BWP)                                  0.03 *     1.69 f
  node0/mul4_reg[20]/D (EDFQD1BWP)                        0.00 *     1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul4_reg[20]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U18433/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U18434/ZN (NR2XD0BWP)                                   0.02 *     0.28 r
  U622/S (FA1D0BWP)                                       0.05 *     0.33 f
  U625/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U627/S (FA1D0BWP)                                       0.05 *     0.45 r
  U18429/ZN (AOI22D0BWP)                                  0.03 *     0.48 f
  U260/Z (BUFFD2BWP)                                      0.06 *     0.55 f
  U16564/ZN (NR2D0BWP)                                    0.05 *     0.59 r
  node1/mult_43_4/S1_2_0/CO (FA1D0BWP)                    0.08 *     0.68 r
  node1/mult_43_4/S1_3_0/CO (FA1D0BWP)                    0.07 *     0.74 r
  node1/mult_43_4/S1_4_0/CO (FA1D0BWP)                    0.07 *     0.81 r
  node1/mult_43_4/S1_5_0/CO (FA1D0BWP)                    0.07 *     0.88 r
  node1/mult_43_4/S4_0/S (FA1D0BWP)                       0.08 *     0.95 r
  U4520/Z (XOR2D0BWP)                                     0.04 *     1.00 f
  U16889/ZN (IND2D0BWP)                                   0.03 *     1.03 f
  U15128/Z (OA21D0BWP)                                    0.04 *     1.08 f
  U15189/ZN (OAI21D0BWP)                                  0.03 *     1.11 r
  U15250/ZN (AOI21D0BWP)                                  0.03 *     1.14 f
  U15258/ZN (CKND2D0BWP)                                  0.02 *     1.16 r
  U4495/ZN (XNR2D0BWP)                                    0.06 *     1.23 r
  node1/add_1_root_add_43_3/U1_10/CO (FA1D0BWP)           0.08 *     1.30 r
  node1/add_1_root_add_43_3/U1_11/CO (FA1D0BWP)           0.04 *     1.34 r
  node1/add_1_root_add_43_3/U1_12/CO (FA1D0BWP)           0.04 *     1.38 r
  node1/add_1_root_add_43_3/U1_13/Z (XOR3D0BWP)           0.06 *     1.43 f
  node1/add_0_root_add_43_3/U1_13/CO (FA1D0BWP)           0.06 *     1.50 f
  node1/add_0_root_add_43_3/U1_14/Z (XOR3D0BWP)           0.08 *     1.58 r
  U13637/ZN (CKND2D1BWP)                                  0.07 *     1.64 f
  U12765/ZN (IOA21D0BWP)                                  0.03 *     1.68 r
  node1/mul4_reg[14]/D (EDFQD1BWP)                        0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul4_reg[14]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U18433/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U18434/ZN (NR2XD0BWP)                                   0.02 *     0.28 r
  U622/S (FA1D0BWP)                                       0.05 *     0.33 f
  U625/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U627/S (FA1D0BWP)                                       0.05 *     0.45 r
  U18429/ZN (AOI22D0BWP)                                  0.03 *     0.48 f
  U260/Z (BUFFD2BWP)                                      0.06 *     0.55 f
  U16564/ZN (NR2D0BWP)                                    0.05 *     0.59 r
  node1/mult_43_4/S1_2_0/CO (FA1D0BWP)                    0.08 *     0.68 r
  node1/mult_43_4/S1_3_0/CO (FA1D0BWP)                    0.07 *     0.74 r
  node1/mult_43_4/S1_4_0/CO (FA1D0BWP)                    0.07 *     0.81 r
  node1/mult_43_4/S1_5_0/CO (FA1D0BWP)                    0.07 *     0.88 r
  node1/mult_43_4/S4_0/S (FA1D0BWP)                       0.08 *     0.95 r
  U4520/Z (XOR2D0BWP)                                     0.04 *     1.00 f
  U16889/ZN (IND2D0BWP)                                   0.03 *     1.03 f
  U15128/Z (OA21D0BWP)                                    0.04 *     1.08 f
  U15189/ZN (OAI21D0BWP)                                  0.03 *     1.11 r
  U15250/ZN (AOI21D0BWP)                                  0.03 *     1.14 f
  U15258/ZN (CKND2D0BWP)                                  0.02 *     1.16 r
  U4495/ZN (XNR2D0BWP)                                    0.06 *     1.23 r
  node1/add_1_root_add_43_3/U1_10/CO (FA1D0BWP)           0.08 *     1.30 r
  node1/add_1_root_add_43_3/U1_11/CO (FA1D0BWP)           0.04 *     1.34 r
  node1/add_1_root_add_43_3/U1_12/CO (FA1D0BWP)           0.04 *     1.38 r
  node1/add_1_root_add_43_3/U1_13/Z (XOR3D0BWP)           0.06 *     1.43 f
  node1/add_0_root_add_43_3/U1_13/CO (FA1D0BWP)           0.06 *     1.50 f
  node1/add_0_root_add_43_3/U1_14/Z (XOR3D0BWP)           0.08 *     1.58 r
  U13637/ZN (CKND2D1BWP)                                  0.07 *     1.64 f
  U12548/ZN (IOA21D0BWP)                                  0.03 *     1.68 r
  node1/mul4_reg[18]/D (EDFQD1BWP)                        0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul4_reg[18]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U18353/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U18354/ZN (NR2D0BWP)                                    0.03 *     0.29 r
  U629/S (FA1D0BWP)                                       0.05 *     0.34 f
  U633/CO (FA1D0BWP)                                      0.08 *     0.42 f
  U635/S (FA1D0BWP)                                       0.06 *     0.48 r
  U18357/ZN (AOI22D4BWP)                                  0.05 *     0.52 f
  U16327/ZN (NR2D0BWP)                                    0.04 *     0.57 r
  node0/mult_43_2/S1_2_0/CO (FA1D0BWP)                    0.08 *     0.65 r
  node0/mult_43_2/S1_3_0/CO (FA1D0BWP)                    0.07 *     0.71 r
  node0/mult_43_2/S1_4_0/CO (FA1D0BWP)                    0.07 *     0.78 r
  node0/mult_43_2/S1_5_0/CO (FA1D0BWP)                    0.07 *     0.85 r
  node0/mult_43_2/S4_0/S (FA1D0BWP)                       0.07 *     0.92 r
  U17015/ZN (INR2D0BWP)                                   0.04 *     0.96 r
  U14703/ZN (NR2D0BWP)                                    0.02 *     0.98 f
  U13632/ZN (IND2D0BWP)                                   0.03 *     1.01 f
  U9070/Z (XOR2D0BWP)                                     0.05 *     1.06 r
  node0/add_2_root_add_43_3/U1_7/CO (FA1D0BWP)            0.06 *     1.12 r
  node0/add_2_root_add_43_3/U1_8/CO (FA1D0BWP)            0.04 *     1.16 r
  node0/add_2_root_add_43_3/U1_9/CO (FA1D0BWP)            0.04 *     1.20 r
  node0/add_2_root_add_43_3/U1_10/CO (FA1D0BWP)           0.04 *     1.24 r
  node0/add_2_root_add_43_3/U1_11/S (FA1D0BWP)            0.04 *     1.28 f
  U1386/Z (CKBD0BWP)                                      0.06 *     1.34 f
  node0/add_0_root_add_43_3/U1_11/CO (FA1D0BWP)           0.09 *     1.43 f
  node0/add_0_root_add_43_3/U1_12/CO (FA1D0BWP)           0.04 *     1.47 f
  node0/add_0_root_add_43_3/U1_13/CO (FA1D0BWP)           0.04 *     1.50 f
  node0/add_0_root_add_43_3/U1_14/Z (XOR3D0BWP)           0.08 *     1.59 r
  U13628/ZN (CKND2D1BWP)                                  0.06 *     1.64 f
  U12744/ZN (IOA21D0BWP)                                  0.04 *     1.68 r
  node0/mul4_reg[14]/D (EDFQD1BWP)                        0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul4_reg[14]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U18433/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U18434/ZN (NR2XD0BWP)                                   0.02 *     0.28 r
  U622/S (FA1D0BWP)                                       0.05 *     0.33 f
  U625/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U627/S (FA1D0BWP)                                       0.05 *     0.45 r
  U18429/ZN (AOI22D0BWP)                                  0.03 *     0.48 f
  U260/Z (BUFFD2BWP)                                      0.06 *     0.55 f
  U16564/ZN (NR2D0BWP)                                    0.05 *     0.59 r
  node1/mult_43_4/S1_2_0/CO (FA1D0BWP)                    0.08 *     0.68 r
  node1/mult_43_4/S1_3_0/CO (FA1D0BWP)                    0.07 *     0.74 r
  node1/mult_43_4/S1_4_0/CO (FA1D0BWP)                    0.07 *     0.81 r
  node1/mult_43_4/S1_5_0/CO (FA1D0BWP)                    0.07 *     0.88 r
  node1/mult_43_4/S4_0/S (FA1D0BWP)                       0.08 *     0.95 r
  U4520/Z (XOR2D0BWP)                                     0.04 *     1.00 f
  U16889/ZN (IND2D0BWP)                                   0.03 *     1.03 f
  U15128/Z (OA21D0BWP)                                    0.04 *     1.08 f
  U15189/ZN (OAI21D0BWP)                                  0.03 *     1.11 r
  U15250/ZN (AOI21D0BWP)                                  0.03 *     1.14 f
  U15258/ZN (CKND2D0BWP)                                  0.02 *     1.16 r
  U4495/ZN (XNR2D0BWP)                                    0.06 *     1.23 r
  node1/add_1_root_add_43_3/U1_10/CO (FA1D0BWP)           0.08 *     1.30 r
  node1/add_1_root_add_43_3/U1_11/CO (FA1D0BWP)           0.04 *     1.34 r
  node1/add_1_root_add_43_3/U1_12/CO (FA1D0BWP)           0.04 *     1.38 r
  node1/add_1_root_add_43_3/U1_13/Z (XOR3D0BWP)           0.06 *     1.43 f
  node1/add_0_root_add_43_3/U1_13/CO (FA1D0BWP)           0.06 *     1.50 f
  node1/add_0_root_add_43_3/U1_14/Z (XOR3D0BWP)           0.08 *     1.58 r
  U13637/ZN (CKND2D1BWP)                                  0.07 *     1.64 f
  U12730/ZN (IOA21D0BWP)                                  0.03 *     1.68 r
  node1/mul4_reg[17]/D (EDFQD1BWP)                        0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul4_reg[17]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U18433/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U18434/ZN (NR2XD0BWP)                                   0.02 *     0.28 r
  U622/S (FA1D0BWP)                                       0.05 *     0.33 f
  U625/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U627/S (FA1D0BWP)                                       0.05 *     0.45 r
  U18429/ZN (AOI22D0BWP)                                  0.03 *     0.48 f
  U260/Z (BUFFD2BWP)                                      0.06 *     0.55 f
  U16564/ZN (NR2D0BWP)                                    0.05 *     0.59 r
  node1/mult_43_4/S1_2_0/CO (FA1D0BWP)                    0.08 *     0.68 r
  node1/mult_43_4/S1_3_0/CO (FA1D0BWP)                    0.07 *     0.74 r
  node1/mult_43_4/S1_4_0/CO (FA1D0BWP)                    0.07 *     0.81 r
  node1/mult_43_4/S1_5_0/CO (FA1D0BWP)                    0.07 *     0.88 r
  node1/mult_43_4/S4_0/S (FA1D0BWP)                       0.08 *     0.95 r
  U4520/Z (XOR2D0BWP)                                     0.04 *     1.00 f
  U16889/ZN (IND2D0BWP)                                   0.03 *     1.03 f
  U15128/Z (OA21D0BWP)                                    0.04 *     1.08 f
  U15189/ZN (OAI21D0BWP)                                  0.03 *     1.11 r
  U15250/ZN (AOI21D0BWP)                                  0.03 *     1.14 f
  U15258/ZN (CKND2D0BWP)                                  0.02 *     1.16 r
  U4495/ZN (XNR2D0BWP)                                    0.06 *     1.23 r
  node1/add_1_root_add_43_3/U1_10/CO (FA1D0BWP)           0.08 *     1.30 r
  node1/add_1_root_add_43_3/U1_11/CO (FA1D0BWP)           0.04 *     1.34 r
  node1/add_1_root_add_43_3/U1_12/CO (FA1D0BWP)           0.04 *     1.38 r
  node1/add_1_root_add_43_3/U1_13/Z (XOR3D0BWP)           0.06 *     1.43 f
  node1/add_0_root_add_43_3/U1_13/CO (FA1D0BWP)           0.06 *     1.50 f
  node1/add_0_root_add_43_3/U1_14/Z (XOR3D0BWP)           0.08 *     1.58 r
  U13637/ZN (CKND2D1BWP)                                  0.07 *     1.64 f
  U12763/ZN (IOA21D0BWP)                                  0.03 *     1.68 r
  node1/mul4_reg[16]/D (EDFQD1BWP)                        0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul4_reg[16]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul2_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U18341/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U18342/ZN (NR2XD0BWP)                                   0.02 *     0.28 r
  U615/S (FA1D0BWP)                                       0.05 *     0.33 f
  U618/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U620/S (FA1D0BWP)                                       0.06 *     0.46 r
  U18339/ZN (AOI22D4BWP)                                  0.05 *     0.51 f
  U16385/ZN (NR2D0BWP)                                    0.05 *     0.56 r
  node1/mult_41/S1_2_0/CO (FA1D0BWP)                      0.08 *     0.65 r
  node1/mult_41/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.71 r
  node1/mult_41/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.78 r
  node1/mult_41/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.85 r
  node1/mult_41/S4_0/S (FA1D0BWP)                         0.07 *     0.92 r
  U4978/Z (XOR2D0BWP)                                     0.05 *     0.97 f
  U16821/ZN (IND2D0BWP)                                   0.03 *     1.00 f
  U15055/Z (OA21D0BWP)                                    0.04 *     1.05 f
  U15156/ZN (OAI21D0BWP)                                  0.03 *     1.08 r
  U15207/ZN (AOI21D0BWP)                                  0.02 *     1.10 f
  U14690/ZN (CKND2D0BWP)                                  0.02 *     1.12 r
  U4950/ZN (XNR2D0BWP)                                    0.06 *     1.18 r
  node1/add_2_root_add_41_3/U1_10/CO (FA1D0BWP)           0.08 *     1.26 r
  node1/add_2_root_add_41_3/U1_11/CO (FA1D0BWP)           0.04 *     1.30 r
  node1/add_2_root_add_41_3/U1_12/Z (XOR3D1BWP)           0.07 *     1.38 f
  node1/add_0_root_add_41_3/U1_12/CO (FA1D0BWP)           0.08 *     1.46 f
  node1/add_0_root_add_41_3/U1_13/CO (FA1D0BWP)           0.04 *     1.50 f
  node1/add_0_root_add_41_3/U1_14/Z (XOR3D0BWP)           0.09 *     1.59 r
  U13639/ZN (ND2D4BWP)                                    0.05 *     1.64 f
  U12770/ZN (IOA21D0BWP)                                  0.04 *     1.68 r
  node1/mul2_reg[15]/D (EDFQD1BWP)                        0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul2_reg[15]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: node0/out_comp_ready_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node0/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.00 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.07       0.07 f
  U176/Z (CKBD8BWP)                                       0.03 *     0.09 f
  U17998/ZN (INR2XD4BWP)                                  0.04 *     0.13 f
  U10428/Z (AN2D8BWP)                                     0.03 *     0.16 f
  add_0_root_add_190_2/U1_1/CO (FA1D0BWP)                 0.08 *     0.24 f
  add_0_root_add_190_2/U1_2/CO (FA1D0BWP)                 0.04 *     0.28 f
  add_0_root_add_190_2/U1_3/CO (FA1D0BWP)                 0.04 *     0.32 f
  add_0_root_add_190_2/U1_4/CO (FA1D0BWP)                 0.04 *     0.36 f
  add_0_root_add_190_2/U1_5/CO (FA1D0BWP)                 0.04 *     0.40 f
  add_0_root_add_190_2/U1_6/CO (FA1D0BWP)                 0.04 *     0.44 f
  add_0_root_add_190_2/U1_7/CO (FA1D0BWP)                 0.04 *     0.48 f
  add_0_root_add_190_2/U1_8/CO (FA1D0BWP)                 0.04 *     0.51 f
  add_0_root_add_190_2/U1_9/CO (FA1D0BWP)                 0.04 *     0.55 f
  add_0_root_add_190_2/U1_10/S (FA1D0BWP)                 0.05 *     0.60 r
  U14486/ZN (CKND2D1BWP)                                  0.04 *     0.63 f
  U869/ZN (CKND1BWP)                                      0.04 *     0.67 r
  U18186/ZN (CKND2D1BWP)                                  0.02 *     0.69 f
  U6148/Z (XOR2D0BWP)                                     0.03 *     0.73 f
  node0/mult_49/S2_2_8/S (FA1D0BWP)                       0.05 *     0.78 r
  node0/mult_49/S2_3_7/S (FA1D0BWP)                       0.05 *     0.83 f
  node0/mult_49/S4_6/S (FA1D0BWP)                         0.06 *     0.89 r
  U8530/Z (CKXOR2D1BWP)                                   0.05 *     0.94 f
  U12022/ZN (ND2D0BWP)                                    0.02 *     0.96 r
  U12024/ZN (OAI21D1BWP)                                  0.02 *     0.98 f
  U8527/Z (XOR2D0BWP)                                     0.07 *     1.05 r
  node0/add_2_root_add_0_root_add_49_3/U1_10/CO (FA1D0BWP)
                                                          0.08 *     1.13 r
  node0/add_2_root_add_0_root_add_49_3/U1_11/S (FA1D0BWP)
                                                          0.05 *     1.18 f
  node0/add_0_root_add_0_root_add_49_3/U1_11/CO (FA1D0BWP)
                                                          0.08 *     1.26 f
  node0/add_0_root_add_0_root_add_49_3/U1_12/CO (FA1D0BWP)
                                                          0.04 *     1.30 f
  U905/ZN (ND2D1BWP)                                      0.02 *     1.32 r
  U909/ZN (ND3D1BWP)                                      0.02 *     1.34 f
  node0/add_0_root_add_0_root_add_49_3/U1_14/CO (FA1D0BWP)
                                                          0.04 *     1.38 f
  node0/add_0_root_add_0_root_add_49_3/U1_15/CO (FA1D0BWP)
                                                          0.04 *     1.42 f
  node0/add_0_root_add_0_root_add_49_3/U1_16/CO (FA1D2BWP)
                                                          0.03 *     1.46 f
  U198/ZN (CKND2D1BWP)                                    0.01 *     1.47 r
  U206/ZN (ND3D1BWP)                                      0.05 *     1.52 f
  node0/add_0_root_add_0_root_add_49_3/U1_18/CO (FA1D0BWP)
                                                          0.05 *     1.57 f
  node0/add_0_root_add_0_root_add_49_3/U1_19/S (FA1D0BWP)
                                                          0.05 *     1.62 r
  U12751/ZN (IOA21D1BWP)                                  0.05 *     1.67 r
  node0/mul2_reg[19]/D (EDFQD1BWP)                        0.00 *     1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul2_reg[19]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00       0.25 r
  U18433/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U18434/ZN (NR2XD0BWP)                                   0.02 *     0.28 r
  U622/S (FA1D0BWP)                                       0.05 *     0.33 f
  U625/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U627/S (FA1D0BWP)                                       0.05 *     0.45 r
  U18429/ZN (AOI22D0BWP)                                  0.03 *     0.48 f
  U260/Z (BUFFD2BWP)                                      0.06 *     0.55 f
  U16564/ZN (NR2D0BWP)                                    0.05 *     0.59 r
  node1/mult_43_4/S1_2_0/CO (FA1D0BWP)                    0.08 *     0.68 r
  node1/mult_43_4/S1_3_0/CO (FA1D0BWP)                    0.07 *     0.74 r
  node1/mult_43_4/S1_4_0/CO (FA1D0BWP)                    0.07 *     0.81 r
  node1/mult_43_4/S1_5_0/CO (FA1D0BWP)                    0.07 *     0.88 r
  node1/mult_43_4/S4_0/S (FA1D0BWP)                       0.08 *     0.95 r
  U4520/Z (XOR2D0BWP)                                     0.04 *     1.00 f
  U16889/ZN (IND2D0BWP)                                   0.03 *     1.03 f
  U15128/Z (OA21D0BWP)                                    0.04 *     1.08 f
  U15189/ZN (OAI21D0BWP)                                  0.03 *     1.11 r
  U15250/ZN (AOI21D0BWP)                                  0.03 *     1.14 f
  U15258/ZN (CKND2D0BWP)                                  0.02 *     1.16 r
  U4495/ZN (XNR2D0BWP)                                    0.06 *     1.23 r
  node1/add_1_root_add_43_3/U1_10/CO (FA1D0BWP)           0.08 *     1.30 r
  node1/add_1_root_add_43_3/U1_11/CO (FA1D0BWP)           0.04 *     1.34 r
  node1/add_1_root_add_43_3/U1_12/CO (FA1D0BWP)           0.04 *     1.38 r
  node1/add_1_root_add_43_3/U1_13/Z (XOR3D0BWP)           0.06 *     1.43 f
  node1/add_0_root_add_43_3/U1_13/CO (FA1D0BWP)           0.06 *     1.50 f
  node1/add_0_root_add_43_3/U1_14/Z (XOR3D0BWP)           0.08 *     1.58 r
  U13637/ZN (CKND2D1BWP)                                  0.07 *     1.64 f
  U12764/ZN (IOA21D0BWP)                                  0.03 *     1.68 r
  node1/mul4_reg[15]/D (EDFQD1BWP)                        0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul4_reg[15]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul2_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U18341/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U18342/ZN (NR2XD0BWP)                                   0.02 *     0.28 r
  U615/S (FA1D0BWP)                                       0.05 *     0.33 f
  U618/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U620/S (FA1D0BWP)                                       0.06 *     0.46 r
  U18339/ZN (AOI22D4BWP)                                  0.05 *     0.51 f
  U16385/ZN (NR2D0BWP)                                    0.05 *     0.56 r
  node1/mult_41/S1_2_0/CO (FA1D0BWP)                      0.08 *     0.65 r
  node1/mult_41/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.71 r
  node1/mult_41/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.78 r
  node1/mult_41/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.85 r
  node1/mult_41/S4_0/S (FA1D0BWP)                         0.07 *     0.92 r
  U4978/Z (XOR2D0BWP)                                     0.05 *     0.97 f
  U16821/ZN (IND2D0BWP)                                   0.03 *     1.00 f
  U15055/Z (OA21D0BWP)                                    0.04 *     1.05 f
  U15156/ZN (OAI21D0BWP)                                  0.03 *     1.08 r
  U15207/ZN (AOI21D0BWP)                                  0.02 *     1.10 f
  U14690/ZN (CKND2D0BWP)                                  0.02 *     1.12 r
  U4950/ZN (XNR2D0BWP)                                    0.06 *     1.18 r
  node1/add_2_root_add_41_3/U1_10/CO (FA1D0BWP)           0.08 *     1.26 r
  node1/add_2_root_add_41_3/U1_11/CO (FA1D0BWP)           0.04 *     1.30 r
  node1/add_2_root_add_41_3/U1_12/Z (XOR3D1BWP)           0.07 *     1.38 f
  node1/add_0_root_add_41_3/U1_12/CO (FA1D0BWP)           0.08 *     1.46 f
  node1/add_0_root_add_41_3/U1_13/CO (FA1D0BWP)           0.04 *     1.50 f
  node1/add_0_root_add_41_3/U1_14/Z (XOR3D0BWP)           0.09 *     1.59 r
  U13639/ZN (ND2D4BWP)                                    0.05 *     1.64 f
  U12497/ZN (IOA21D0BWP)                                  0.04 *     1.67 r
  node1/mul2_reg[19]/D (EDFQD1BWP)                        0.00 *     1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul2_reg[19]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: x0_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x0_node0[0] (in)                                        0.00       0.25 r
  U18341/ZN (CKND0BWP)                                    0.01 *     0.26 f
  U18342/ZN (NR2XD0BWP)                                   0.02 *     0.28 r
  U615/S (FA1D0BWP)                                       0.05 *     0.33 f
  U618/CO (FA1D0BWP)                                      0.08 *     0.41 f
  U620/S (FA1D0BWP)                                       0.06 *     0.46 r
  U18339/ZN (AOI22D4BWP)                                  0.05 *     0.51 f
  U16385/ZN (NR2D0BWP)                                    0.05 *     0.56 r
  node1/mult_41/S1_2_0/CO (FA1D0BWP)                      0.08 *     0.65 r
  node1/mult_41/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.71 r
  node1/mult_41/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.78 r
  node1/mult_41/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.85 r
  node1/mult_41/S4_0/S (FA1D0BWP)                         0.07 *     0.92 r
  U4978/Z (XOR2D0BWP)                                     0.05 *     0.97 f
  U16821/ZN (IND2D0BWP)                                   0.03 *     1.00 f
  U15055/Z (OA21D0BWP)                                    0.04 *     1.05 f
  U15156/ZN (OAI21D0BWP)                                  0.03 *     1.08 r
  U15207/ZN (AOI21D0BWP)                                  0.02 *     1.10 f
  U14690/ZN (CKND2D0BWP)                                  0.02 *     1.12 r
  U4950/ZN (XNR2D0BWP)                                    0.06 *     1.18 r
  node1/add_2_root_add_41_3/U1_10/CO (FA1D0BWP)           0.08 *     1.26 r
  node1/add_2_root_add_41_3/U1_11/CO (FA1D0BWP)           0.04 *     1.30 r
  node1/add_2_root_add_41_3/U1_12/Z (XOR3D1BWP)           0.07 *     1.38 f
  node1/add_0_root_add_41_3/U1_12/CO (FA1D0BWP)           0.08 *     1.46 f
  node1/add_0_root_add_41_3/U1_13/S (FA1D0BWP)            0.05 *     1.51 r
  U1390/Z (DEL050D1BWP)                                   0.09 *     1.60 r
  U12948/Z (AO22D0BWP)                                    0.07 *     1.67 r
  node1/mul2_reg[13]/D (EDFQD1BWP)                        0.00 *     1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul2_reg[13]/CP (EDFQD1BWP)                       0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
