--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 6.786ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.214ns (311.139MHz) (Tdcmpco)
  Physical resource: CLK_GEN/DCM_SYS/CLK2X
  Logical resource: CLK_GEN/DCM_SYS/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_GEN/clk_100m_unbuf
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLK_GEN/DCM_SYS/CLKIN
  Logical resource: CLK_GEN/DCM_SYS/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLK_GEN/DCM_SYS/CLKIN
  Logical resource: CLK_GEN/DCM_SYS/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_GEN/clk_50m_unbuf" derived from 
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  HIGH 
10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9427071 paths analyzed, 2092 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.665ns.
--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M0/lcdstate_8 (SLICE_X49Y73.F2), 139946 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_0 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.653ns (Levels of Logic = 14)
  Clock Path Skew:      -0.012ns (0.073 - 0.085)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_0 to DISPLAY/DISPLCD/M0/lcdstate_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.YQ      Tcko                  0.652   DISPLAY/DISPLCD/M0/lcdcount<1>
                                                       DISPLAY/DISPLCD/M0/lcdcount_0
    SLICE_X53Y82.F3      net (fanout=1)        0.383   DISPLAY/DISPLCD/M0/lcdcount<0>
    SLICE_X53Y82.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<0>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_lut<0>_INV_0
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<0>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<1>
    SLICE_X53Y83.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<1>
    SLICE_X53Y83.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<2>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<2>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<3>
    SLICE_X52Y89.G4      net (fanout=4)        0.711   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<3>
    SLICE_X52Y89.Y       Tilo                  0.759   N706
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000133
    SLICE_X52Y90.F3      net (fanout=8)        0.339   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000133
    SLICE_X52Y90.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000145
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000145
    SLICE_X50Y85.G2      net (fanout=4)        1.044   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000145
    SLICE_X50Y85.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0004
    SLICE_X50Y85.F4      net (fanout=11)       0.344   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0004
    SLICE_X50Y85.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
    SLICE_X50Y83.G2      net (fanout=1)        0.398   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
    SLICE_X50Y83.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N621
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>79
    SLICE_X50Y83.F3      net (fanout=12)       0.075   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>
    SLICE_X50Y83.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/N621
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq000011
    SLICE_X47Y84.BX      net (fanout=7)        0.981   DISPLAY/DISPLCD/M0/N621
    SLICE_X47Y84.X       Tbxx                  0.739   N753
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<5>_SW2
    SLICE_X49Y80.G3      net (fanout=1)        0.877   N753
    SLICE_X49Y80.Y       Tilo                  0.704   N404
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000211_SW0_SW0
    SLICE_X49Y80.F2      net (fanout=1)        0.428   DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000211_SW0_SW0/O
    SLICE_X49Y80.X       Tilo                  0.704   N404
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<7>_SW0
    SLICE_X51Y76.G4      net (fanout=1)        0.844   N404
    SLICE_X51Y76.Y       Tilo                  0.704   N491
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<7>
    SLICE_X50Y77.G1      net (fanout=8)        0.587   DISPLAY/DISPLCD/M0/_old_lcdstate_25<7>
    SLICE_X50Y77.Y       Tilo                  0.759   N699
                                                       DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00031_SW2
    SLICE_X49Y73.F2      net (fanout=1)        0.958   N493
    SLICE_X49Y73.CLK     Tfck                  0.837   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>166
                                                       DISPLAY/DISPLCD/M0/lcdstate_8
    -------------------------------------------------  ---------------------------
    Total                                     19.653ns (11.684ns logic, 7.969ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_4 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.536ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_4 to DISPLAY/DISPLCD/M0/lcdstate_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.XQ      Tcko                  0.591   DISPLAY/DISPLCD/M0/lcdcount<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount_4
    SLICE_X53Y84.F3      net (fanout=1)        0.869   DISPLAY/DISPLCD/M0/lcdcount<4>
    SLICE_X53Y84.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount<4>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X53Y86.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<9>
    SLICE_X52Y90.G3      net (fanout=5)        0.322   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<9>
    SLICE_X52Y90.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000145
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000115
    SLICE_X52Y90.F4      net (fanout=5)        0.068   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000115
    SLICE_X52Y90.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000145
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000145
    SLICE_X50Y85.G2      net (fanout=4)        1.044   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000145
    SLICE_X50Y85.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0004
    SLICE_X50Y85.F4      net (fanout=11)       0.344   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0004
    SLICE_X50Y85.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
    SLICE_X50Y83.G2      net (fanout=1)        0.398   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
    SLICE_X50Y83.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N621
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>79
    SLICE_X50Y83.F3      net (fanout=12)       0.075   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>
    SLICE_X50Y83.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/N621
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq000011
    SLICE_X47Y84.BX      net (fanout=7)        0.981   DISPLAY/DISPLCD/M0/N621
    SLICE_X47Y84.X       Tbxx                  0.739   N753
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<5>_SW2
    SLICE_X49Y80.G3      net (fanout=1)        0.877   N753
    SLICE_X49Y80.Y       Tilo                  0.704   N404
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000211_SW0_SW0
    SLICE_X49Y80.F2      net (fanout=1)        0.428   DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000211_SW0_SW0/O
    SLICE_X49Y80.X       Tilo                  0.704   N404
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<7>_SW0
    SLICE_X51Y76.G4      net (fanout=1)        0.844   N404
    SLICE_X51Y76.Y       Tilo                  0.704   N491
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<7>
    SLICE_X50Y77.G1      net (fanout=8)        0.587   DISPLAY/DISPLCD/M0/_old_lcdstate_25<7>
    SLICE_X50Y77.Y       Tilo                  0.759   N699
                                                       DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00031_SW2
    SLICE_X49Y73.F2      net (fanout=1)        0.958   N493
    SLICE_X49Y73.CLK     Tfck                  0.837   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>166
                                                       DISPLAY/DISPLCD/M0/lcdstate_8
    -------------------------------------------------  ---------------------------
    Total                                     19.536ns (11.741ns logic, 7.795ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_4 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.535ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_4 to DISPLAY/DISPLCD/M0/lcdstate_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.XQ      Tcko                  0.591   DISPLAY/DISPLCD/M0/lcdcount<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount_4
    SLICE_X53Y84.F3      net (fanout=1)        0.869   DISPLAY/DISPLCD/M0/lcdcount<4>
    SLICE_X53Y84.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount<4>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X53Y86.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X53Y86.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X53Y87.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X53Y87.X       Tcinx                 0.462   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<10>
    SLICE_X52Y89.G3      net (fanout=4)        0.339   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<10>
    SLICE_X52Y89.Y       Tilo                  0.759   N706
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000133
    SLICE_X52Y90.F3      net (fanout=8)        0.339   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000133
    SLICE_X52Y90.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000145
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000145
    SLICE_X50Y85.G2      net (fanout=4)        1.044   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000145
    SLICE_X50Y85.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0004
    SLICE_X50Y85.F4      net (fanout=11)       0.344   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0004
    SLICE_X50Y85.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
    SLICE_X50Y83.G2      net (fanout=1)        0.398   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>49
    SLICE_X50Y83.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N621
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>79
    SLICE_X50Y83.F3      net (fanout=12)       0.075   DISPLAY/DISPLCD/M0/_old_lcdcount_14<11>
    SLICE_X50Y83.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/N621
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq000011
    SLICE_X47Y84.BX      net (fanout=7)        0.981   DISPLAY/DISPLCD/M0/N621
    SLICE_X47Y84.X       Tbxx                  0.739   N753
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<5>_SW2
    SLICE_X49Y80.G3      net (fanout=1)        0.877   N753
    SLICE_X49Y80.Y       Tilo                  0.704   N404
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000211_SW0_SW0
    SLICE_X49Y80.F2      net (fanout=1)        0.428   DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000211_SW0_SW0/O
    SLICE_X49Y80.X       Tilo                  0.704   N404
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<7>_SW0
    SLICE_X51Y76.G4      net (fanout=1)        0.844   N404
    SLICE_X51Y76.Y       Tilo                  0.704   N491
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<7>
    SLICE_X50Y77.G1      net (fanout=8)        0.587   DISPLAY/DISPLCD/M0/_old_lcdstate_25<7>
    SLICE_X50Y77.Y       Tilo                  0.759   N699
                                                       DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00031_SW2
    SLICE_X49Y73.F2      net (fanout=1)        0.958   N493
    SLICE_X49Y73.CLK     Tfck                  0.837   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>166
                                                       DISPLAY/DISPLCD/M0/lcdstate_8
    -------------------------------------------------  ---------------------------
    Total                                     19.535ns (11.452ns logic, 8.083ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M0/lcdstate_8 (SLICE_X49Y73.F4), 412689 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_4 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.661ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_4 to DISPLAY/DISPLCD/M0/lcdstate_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.XQ      Tcko                  0.591   DISPLAY/DISPLCD/M0/lcdcount<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount_4
    SLICE_X53Y84.F3      net (fanout=1)        0.869   DISPLAY/DISPLCD/M0/lcdcount<4>
    SLICE_X53Y84.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount<4>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<7>
    SLICE_X52Y87.G1      net (fanout=3)        0.453   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<7>
    SLICE_X52Y87.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159
    SLICE_X52Y87.F3      net (fanout=1)        0.023   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159/O
    SLICE_X52Y87.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
    SLICE_X48Y89.G2      net (fanout=13)       1.016   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
    SLICE_X48Y89.X       Tif5x                 1.152   N727
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_13<5>_SW1_F
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_13<5>_SW1
    SLICE_X46Y88.F4      net (fanout=4)        0.371   N727
    SLICE_X46Y88.X       Tilo                  0.759   N827
                                                       DISPLAY/DISPLCD/M0/_old_elcd_2741_SW1_SW0
    SLICE_X50Y84.G3      net (fanout=1)        0.874   N827
    SLICE_X50Y84.Y       Tilo                  0.759   N617
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>39_SW3
    SLICE_X50Y84.F1      net (fanout=1)        0.439   DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>39_SW3/O
    SLICE_X50Y84.X       Tilo                  0.759   N617
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq00021_SW0
    SLICE_X51Y79.G2      net (fanout=1)        0.575   N617
    SLICE_X51Y79.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N671
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>
    SLICE_X49Y82.F2      net (fanout=14)       0.782   DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>
    SLICE_X49Y82.X       Tilo                  0.704   N408
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>_SW0
    SLICE_X49Y77.F2      net (fanout=1)        1.210   N408
    SLICE_X49Y77.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>
    SLICE_X49Y76.F1      net (fanout=8)        0.204   DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>
    SLICE_X49Y76.X       Tilo                  0.704   N644
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>8_SW0
    SLICE_X49Y73.G2      net (fanout=1)        0.896   N644
    SLICE_X49Y73.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
    SLICE_X49Y73.F4      net (fanout=1)        0.023   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154/O
    SLICE_X49Y73.CLK     Tfck                  0.837   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>166
                                                       DISPLAY/DISPLCD/M0/lcdstate_8
    -------------------------------------------------  ---------------------------
    Total                                     19.661ns (11.926ns logic, 7.735ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_4 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.637ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_4 to DISPLAY/DISPLCD/M0/lcdstate_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.XQ      Tcko                  0.591   DISPLAY/DISPLCD/M0/lcdcount<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount_4
    SLICE_X53Y84.F3      net (fanout=1)        0.869   DISPLAY/DISPLCD/M0/lcdcount<4>
    SLICE_X53Y84.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount<4>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<7>
    SLICE_X52Y87.G1      net (fanout=3)        0.453   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<7>
    SLICE_X52Y87.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159
    SLICE_X52Y87.F3      net (fanout=1)        0.023   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159/O
    SLICE_X52Y87.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
    SLICE_X51Y86.F4      net (fanout=13)       0.611   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
    SLICE_X51Y86.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N116
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021
    SLICE_X50Y88.BX      net (fanout=7)        0.789   DISPLAY/DISPLCD/M0/N116
    SLICE_X50Y88.X       Tbxx                  0.806   DISPLAY/DISPLCD/M0/_old_lcdstate_13<0>
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_13<0>33
    SLICE_X46Y82.G1      net (fanout=20)       1.394   DISPLAY/DISPLCD/M0/_old_lcdstate_13<0>
    SLICE_X46Y82.Y       Tilo                  0.759   N535
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_22<4>111
    SLICE_X47Y80.G3      net (fanout=3)        0.326   DISPLAY/DISPLCD/M0/N57
    SLICE_X47Y80.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N2
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>_SW0_SW0
    SLICE_X51Y79.G3      net (fanout=1)        0.587   N533
    SLICE_X51Y79.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N671
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>
    SLICE_X49Y82.F2      net (fanout=14)       0.782   DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>
    SLICE_X49Y82.X       Tilo                  0.704   N408
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>_SW0
    SLICE_X49Y77.F2      net (fanout=1)        1.210   N408
    SLICE_X49Y77.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>
    SLICE_X49Y76.F1      net (fanout=8)        0.204   DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>
    SLICE_X49Y76.X       Tilo                  0.704   N644
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>8_SW0
    SLICE_X49Y73.G2      net (fanout=1)        0.896   N644
    SLICE_X49Y73.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
    SLICE_X49Y73.F4      net (fanout=1)        0.023   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154/O
    SLICE_X49Y73.CLK     Tfck                  0.837   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>166
                                                       DISPLAY/DISPLCD/M0/lcdstate_8
    -------------------------------------------------  ---------------------------
    Total                                     19.637ns (11.470ns logic, 8.167ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_4 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.598ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_4 to DISPLAY/DISPLCD/M0/lcdstate_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.XQ      Tcko                  0.591   DISPLAY/DISPLCD/M0/lcdcount<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount_4
    SLICE_X53Y84.F3      net (fanout=1)        0.869   DISPLAY/DISPLCD/M0/lcdcount<4>
    SLICE_X53Y84.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount<4>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.X       Tcinx                 0.462   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<6>
    SLICE_X50Y91.G1      net (fanout=9)        1.422   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
    SLICE_X50Y91.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdstate_13<0>9
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000211
    SLICE_X54Y90.G3      net (fanout=11)       0.409   DISPLAY/DISPLCD/M0/N631
    SLICE_X54Y90.Y       Tilo                  0.759   N515
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq00021_SW0
    SLICE_X54Y90.F1      net (fanout=1)        0.439   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq00021_SW0/O
    SLICE_X54Y90.X       Tilo                  0.759   N515
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_13<4>_SW2
    SLICE_X54Y87.F1      net (fanout=1)        0.369   N515
    SLICE_X54Y87.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdstate_13<4>
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_13<4>
    SLICE_X46Y82.G4      net (fanout=13)       0.991   DISPLAY/DISPLCD/M0/_old_lcdstate_13<4>
    SLICE_X46Y82.Y       Tilo                  0.759   N535
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_22<4>111
    SLICE_X47Y80.G3      net (fanout=3)        0.326   DISPLAY/DISPLCD/M0/N57
    SLICE_X47Y80.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N2
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>_SW0_SW0
    SLICE_X51Y79.G3      net (fanout=1)        0.587   N533
    SLICE_X51Y79.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N671
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>
    SLICE_X49Y82.F2      net (fanout=14)       0.782   DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>
    SLICE_X49Y82.X       Tilo                  0.704   N408
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>_SW0
    SLICE_X49Y77.F2      net (fanout=1)        1.210   N408
    SLICE_X49Y77.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>
    SLICE_X49Y76.F1      net (fanout=8)        0.204   DISPLAY/DISPLCD/M0/_old_lcdstate_25<3>
    SLICE_X49Y76.X       Tilo                  0.704   N644
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>8_SW0
    SLICE_X49Y73.G2      net (fanout=1)        0.896   N644
    SLICE_X49Y73.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
    SLICE_X49Y73.F4      net (fanout=1)        0.023   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154/O
    SLICE_X49Y73.CLK     Tfck                  0.837   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>166
                                                       DISPLAY/DISPLCD/M0/lcdstate_8
    -------------------------------------------------  ---------------------------
    Total                                     19.598ns (11.071ns logic, 8.527ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M0/lcdstate_2 (SLICE_X50Y75.SR), 312169 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_4 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.433ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_4 to DISPLAY/DISPLCD/M0/lcdstate_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.XQ      Tcko                  0.591   DISPLAY/DISPLCD/M0/lcdcount<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount_4
    SLICE_X53Y84.F3      net (fanout=1)        0.869   DISPLAY/DISPLCD/M0/lcdcount<4>
    SLICE_X53Y84.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount<4>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<7>
    SLICE_X52Y87.G1      net (fanout=3)        0.453   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<7>
    SLICE_X52Y87.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159
    SLICE_X52Y87.F3      net (fanout=1)        0.023   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159/O
    SLICE_X52Y87.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
    SLICE_X51Y86.F4      net (fanout=13)       0.611   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
    SLICE_X51Y86.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N116
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021
    SLICE_X50Y88.BX      net (fanout=7)        0.789   DISPLAY/DISPLCD/M0/N116
    SLICE_X50Y88.X       Tbxx                  0.806   DISPLAY/DISPLCD/M0/_old_lcdstate_13<0>
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_13<0>33
    SLICE_X46Y82.G1      net (fanout=20)       1.394   DISPLAY/DISPLCD/M0/_old_lcdstate_13<0>
    SLICE_X46Y82.Y       Tilo                  0.759   N535
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_22<4>111
    SLICE_X48Y81.G2      net (fanout=3)        0.675   DISPLAY/DISPLCD/M0/N57
    SLICE_X48Y81.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>_SW0_SW0
    SLICE_X48Y81.F3      net (fanout=1)        0.023   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>_SW0_SW0/O
    SLICE_X48Y81.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
    SLICE_X51Y70.F2      net (fanout=17)       1.479   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
    SLICE_X51Y70.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N113
                                                       DISPLAY/DISPLCD/M0/lcdstate_cmp_eq000021
    SLICE_X50Y76.G2      net (fanout=2)        1.179   DISPLAY/DISPLCD/M0/N113
    SLICE_X50Y76.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20_SW0
    SLICE_X50Y76.F4      net (fanout=6)        0.053   N511
    SLICE_X50Y76.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X50Y75.SR      net (fanout=1)        0.826   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X50Y75.CLK     Tsrck                 0.910   DISPLAY/DISPLCD/M0/lcdstate<2>
                                                       DISPLAY/DISPLCD/M0/lcdstate_2
    -------------------------------------------------  ---------------------------
    Total                                     19.433ns (11.059ns logic, 8.374ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_4 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.394ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_4 to DISPLAY/DISPLCD/M0/lcdstate_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y77.XQ      Tcko                  0.591   DISPLAY/DISPLCD/M0/lcdcount<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount_4
    SLICE_X53Y84.F3      net (fanout=1)        0.869   DISPLAY/DISPLCD/M0/lcdcount<4>
    SLICE_X53Y84.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount<4>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.X       Tcinx                 0.462   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<6>
    SLICE_X50Y91.G1      net (fanout=9)        1.422   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
    SLICE_X50Y91.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdstate_13<0>9
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000211
    SLICE_X54Y90.G3      net (fanout=11)       0.409   DISPLAY/DISPLCD/M0/N631
    SLICE_X54Y90.Y       Tilo                  0.759   N515
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq00021_SW0
    SLICE_X54Y90.F1      net (fanout=1)        0.439   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq00021_SW0/O
    SLICE_X54Y90.X       Tilo                  0.759   N515
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_13<4>_SW2
    SLICE_X54Y87.F1      net (fanout=1)        0.369   N515
    SLICE_X54Y87.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdstate_13<4>
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_13<4>
    SLICE_X46Y82.G4      net (fanout=13)       0.991   DISPLAY/DISPLCD/M0/_old_lcdstate_13<4>
    SLICE_X46Y82.Y       Tilo                  0.759   N535
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_22<4>111
    SLICE_X48Y81.G2      net (fanout=3)        0.675   DISPLAY/DISPLCD/M0/N57
    SLICE_X48Y81.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>_SW0_SW0
    SLICE_X48Y81.F3      net (fanout=1)        0.023   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>_SW0_SW0/O
    SLICE_X48Y81.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
    SLICE_X51Y70.F2      net (fanout=17)       1.479   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
    SLICE_X51Y70.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N113
                                                       DISPLAY/DISPLCD/M0/lcdstate_cmp_eq000021
    SLICE_X50Y76.G2      net (fanout=2)        1.179   DISPLAY/DISPLCD/M0/N113
    SLICE_X50Y76.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20_SW0
    SLICE_X50Y76.F4      net (fanout=6)        0.053   N511
    SLICE_X50Y76.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X50Y75.SR      net (fanout=1)        0.826   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X50Y75.CLK     Tsrck                 0.910   DISPLAY/DISPLCD/M0/lcdstate<2>
                                                       DISPLAY/DISPLCD/M0/lcdstate_2
    -------------------------------------------------  ---------------------------
    Total                                     19.394ns (10.660ns logic, 8.734ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_5 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.276ns (Levels of Logic = 12)
  Clock Path Skew:      -0.005ns (0.010 - 0.015)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_5 to DISPLAY/DISPLCD/M0/lcdstate_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.XQ      Tcko                  0.591   DISPLAY/DISPLCD/M0/lcdcount<5>
                                                       DISPLAY/DISPLCD/M0/lcdcount_5
    SLICE_X53Y84.G4      net (fanout=1)        0.873   DISPLAY/DISPLCD/M0/lcdcount<5>
    SLICE_X53Y84.COUT    Topcyg                1.001   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount<5>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X53Y85.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<7>
    SLICE_X52Y87.G1      net (fanout=3)        0.453   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<7>
    SLICE_X52Y87.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159
    SLICE_X52Y87.F3      net (fanout=1)        0.023   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159/O
    SLICE_X52Y87.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
    SLICE_X51Y86.F4      net (fanout=13)       0.611   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173
    SLICE_X51Y86.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N116
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021
    SLICE_X50Y88.BX      net (fanout=7)        0.789   DISPLAY/DISPLCD/M0/N116
    SLICE_X50Y88.X       Tbxx                  0.806   DISPLAY/DISPLCD/M0/_old_lcdstate_13<0>
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_13<0>33
    SLICE_X46Y82.G1      net (fanout=20)       1.394   DISPLAY/DISPLCD/M0/_old_lcdstate_13<0>
    SLICE_X46Y82.Y       Tilo                  0.759   N535
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_22<4>111
    SLICE_X48Y81.G2      net (fanout=3)        0.675   DISPLAY/DISPLCD/M0/N57
    SLICE_X48Y81.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>_SW0_SW0
    SLICE_X48Y81.F3      net (fanout=1)        0.023   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>_SW0_SW0/O
    SLICE_X48Y81.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
    SLICE_X51Y70.F2      net (fanout=17)       1.479   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
    SLICE_X51Y70.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N113
                                                       DISPLAY/DISPLCD/M0/lcdstate_cmp_eq000021
    SLICE_X50Y76.G2      net (fanout=2)        1.179   DISPLAY/DISPLCD/M0/N113
    SLICE_X50Y76.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20_SW0
    SLICE_X50Y76.F4      net (fanout=6)        0.053   N511
    SLICE_X50Y76.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X50Y75.SR      net (fanout=1)        0.826   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X50Y75.CLK     Tsrck                 0.910   DISPLAY/DISPLCD/M0/lcdstate<2>
                                                       DISPLAY/DISPLCD/M0/lcdstate_2
    -------------------------------------------------  ---------------------------
    Total                                     19.276ns (10.898ns logic, 8.378ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_GEN/clk_50m_unbuf" derived from
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M1/resetlcd (SLICE_X45Y77.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/DISPLCD/M1/gstate_FSM_FFd14 (FF)
  Destination:          DISPLAY/DISPLCD/M1/resetlcd (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.045ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.020 - 0.021)
  Source Clock:         clk_disp rising at 20.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DISPLAY/DISPLCD/M1/gstate_FSM_FFd14 to DISPLAY/DISPLCD/M1/resetlcd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y79.XQ      Tcko                  0.473   DISPLAY/DISPLCD/M1/gstate_FSM_FFd14
                                                       DISPLAY/DISPLCD/M1/gstate_FSM_FFd14
    SLICE_X45Y77.CE      net (fanout=2)        0.503   DISPLAY/DISPLCD/M1/gstate_FSM_FFd14
    SLICE_X45Y77.CLK     Tckce       (-Th)    -0.069   DISPLAY/DISPLCD/M1/resetlcd
                                                       DISPLAY/DISPLCD/M1/resetlcd
    -------------------------------------------------  ---------------------------
    Total                                      1.045ns (0.542ns logic, 0.503ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M1/gstate_FSM_FFd9 (SLICE_X42Y74.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/DISPLCD/M1/gstate_FSM_FFd10 (FF)
  Destination:          DISPLAY/DISPLCD/M1/gstate_FSM_FFd9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clk_disp rising at 20.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DISPLAY/DISPLCD/M1/gstate_FSM_FFd10 to DISPLAY/DISPLCD/M1/gstate_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y72.YQ      Tcko                  0.470   DISPLAY/DISPLCD/M1/gstate_FSM_FFd10
                                                       DISPLAY/DISPLCD/M1/gstate_FSM_FFd10
    SLICE_X42Y74.BY      net (fanout=2)        0.429   DISPLAY/DISPLCD/M1/gstate_FSM_FFd10
    SLICE_X42Y74.CLK     Tckdi       (-Th)    -0.152   DISPLAY/DISPLCD/M1/gstate_FSM_FFd9
                                                       DISPLAY/DISPLCD/M1/gstate_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.622ns logic, 0.429ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M1/gstate_FSM_FFd6 (SLICE_X42Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/DISPLCD/M1/gstate_FSM_FFd7 (FF)
  Destination:          DISPLAY/DISPLCD/M1/gstate_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 20.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DISPLAY/DISPLCD/M1/gstate_FSM_FFd7 to DISPLAY/DISPLCD/M1/gstate_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.522   DISPLAY/DISPLCD/M1/gstate_FSM_FFd6
                                                       DISPLAY/DISPLCD/M1/gstate_FSM_FFd7
    SLICE_X42Y70.BX      net (fanout=2)        0.405   DISPLAY/DISPLCD/M1/gstate_FSM_FFd7
    SLICE_X42Y70.CLK     Tckdi       (-Th)    -0.134   DISPLAY/DISPLCD/M1/gstate_FSM_FFd6
                                                       DISPLAY/DISPLCD/M1/gstate_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.656ns logic, 0.405ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_GEN/clk_50m_unbuf" derived from
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: CLK_GEN/DCM_SYS/CLK0
  Logical resource: CLK_GEN/DCM_SYS/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: CLK_GEN/clk_50m_unbuf
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: AJ_BTNS/buff/CLK
  Logical resource: AJ_BTNS/buff/CK
  Location pin: SLICE_X26Y19.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: AJ_BTNS/buff/CLK
  Logical resource: AJ_BTNS/buff/CK
  Location pin: SLICE_X26Y19.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_GEN/clk_10m_unbuf" derived from 
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;  multiplied by 5.00 to 100 nS and 
duty cycle corrected to HIGH 50 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 766509851 paths analyzed, 2303 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  91.250ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/DATA_RAM/Mram_data.A (RAMB16_X0Y2.WEA), 1818795 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW3/buff (FF)
  Destination:          MIPS/DATA_RAM/Mram_data.A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.090ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW3/buff to MIPS/DATA_RAM/Mram_data.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y15.YQ      Tcko                  0.652   AJ_SW3/buff
                                                       AJ_SW3/buff
    SLICE_X26Y18.G1      net (fanout=4)        0.774   AJ_SW3/buff
    SLICE_X26Y18.Y       Tilo                  0.759   DISPLAY/_or0000
                                                       MIPS/MIPS_CORE/CONTROLLER/cpu_en1
    SLICE_X16Y17.F1      net (fanout=35)       1.451   MIPS/MIPS_CORE/cpu_en
    SLICE_X16Y17.X       Tilo                  0.759   N362
                                                       MIPS/MIPS_CORE/DATAPATH/mem_wen_SW0
    SLICE_X12Y15.G3      net (fanout=1)        0.616   N362
    SLICE_X12Y15.Y       Tilo                  0.759   MIPS/DATA_RAM/_and0000
                                                       MIPS/MIPS_CORE/DATAPATH/mem_wen
    SLICE_X12Y15.F3      net (fanout=2)        0.024   MIPS/mem_wen
    SLICE_X12Y15.X       Tilo                  0.759   MIPS/DATA_RAM/_and0000
                                                       MIPS/DATA_RAM/_and00001
    RAMB16_X0Y2.WEA      net (fanout=1)        1.284   MIPS/DATA_RAM/_and0000
    RAMB16_X0Y2.CLKA     Tbwck                 1.253   MIPS/DATA_RAM/Mram_data
                                                       MIPS/DATA_RAM/Mram_data.A
    -------------------------------------------------  ---------------------------
    Total                                      9.090ns (4.941ns logic, 4.149ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_BTNS/buff (FF)
  Destination:          MIPS/DATA_RAM/Mram_data.A (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.844ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_BTNS/buff to MIPS/DATA_RAM/Mram_data.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y19.YQ      Tcko                  0.652   AJ_BTNS/buff
                                                       AJ_BTNS/buff
    SLICE_X26Y18.G4      net (fanout=4)        0.528   AJ_BTNS/buff
    SLICE_X26Y18.Y       Tilo                  0.759   DISPLAY/_or0000
                                                       MIPS/MIPS_CORE/CONTROLLER/cpu_en1
    SLICE_X16Y17.F1      net (fanout=35)       1.451   MIPS/MIPS_CORE/cpu_en
    SLICE_X16Y17.X       Tilo                  0.759   N362
                                                       MIPS/MIPS_CORE/DATAPATH/mem_wen_SW0
    SLICE_X12Y15.G3      net (fanout=1)        0.616   N362
    SLICE_X12Y15.Y       Tilo                  0.759   MIPS/DATA_RAM/_and0000
                                                       MIPS/MIPS_CORE/DATAPATH/mem_wen
    SLICE_X12Y15.F3      net (fanout=2)        0.024   MIPS/mem_wen
    SLICE_X12Y15.X       Tilo                  0.759   MIPS/DATA_RAM/_and0000
                                                       MIPS/DATA_RAM/_and00001
    RAMB16_X0Y2.WEA      net (fanout=1)        1.284   MIPS/DATA_RAM/_and0000
    RAMB16_X0Y2.CLKA     Tbwck                 1.253   MIPS/DATA_RAM/Mram_data
                                                       MIPS/DATA_RAM/Mram_data.A
    -------------------------------------------------  ---------------------------
    Total                                      8.844ns (4.941ns logic, 3.903ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_14 (FF)
  Destination:          MIPS/DATA_RAM/Mram_data.A (RAM)
  Requirement:          50.000ns
  Data Path Delay:      32.428ns (Levels of Logic = 21)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: MIPS/MIPS_CORE/DATAPATH/inst_addr_14 to MIPS/DATA_RAM/Mram_data.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.XQ      Tcko                  0.591   MIPS/MIPS_CORE/DATAPATH/inst_addr<14>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_14
    SLICE_X13Y36.F1      net (fanout=3)        1.725   MIPS/MIPS_CORE/DATAPATH/inst_addr<14>
    SLICE_X13Y36.COUT    Topcyf                1.162   MIPS/INST_ROM/dout_and0000_wg_cy<1>
                                                       MIPS/INST_ROM/dout_and0000_wg_lut<0>
                                                       MIPS/INST_ROM/dout_and0000_wg_cy<0>
                                                       MIPS/INST_ROM/dout_and0000_wg_cy<1>
    SLICE_X13Y37.CIN     net (fanout=1)        0.000   MIPS/INST_ROM/dout_and0000_wg_cy<1>
    SLICE_X13Y37.COUT    Tbyp                  0.118   MIPS/INST_ROM/dout_and0000_wg_cy<3>
                                                       MIPS/INST_ROM/dout_and0000_wg_cy<2>
                                                       MIPS/INST_ROM/dout_and0000_wg_cy<3>
    SLICE_X13Y38.CIN     net (fanout=1)        0.000   MIPS/INST_ROM/dout_and0000_wg_cy<3>
    SLICE_X13Y38.COUT    Tbyp                  0.118   MIPS/INST_ROM/dout_and0000
                                                       MIPS/INST_ROM/dout_and0000_wg_cy<4>
                                                       MIPS/INST_ROM/dout_and0000_wg_cy<5>
    SLICE_X18Y32.F1      net (fanout=21)       1.234   MIPS/INST_ROM/dout_and0000
    SLICE_X18Y32.X       Tilo                  0.759   MIPS/INST_ROM/dout<21>77
                                                       MIPS/INST_ROM/dout<5>81
    SLICE_X3Y51.G1       net (fanout=6)        2.113   MIPS/INST_ROM/dout<21>77
    SLICE_X3Y51.Y        Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<2>4
                                                       MIPS/INST_ROM/dout<23>97
    SLICE_X2Y7.F3        net (fanout=68)       4.739   MIPS/inst_data<23>
    SLICE_X2Y7.X         Tilo                  0.759   MIPS/MIPS_CORE/DATAPATH/REGFILE/N145
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile6.SLICEM_F
    SLICE_X3Y16.G2       net (fanout=1)        1.182   MIPS/MIPS_CORE/DATAPATH/REGFILE/N145
    SLICE_X3Y16.Y        Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/opa<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/data_a<5>1
    SLICE_X3Y16.F4       net (fanout=5)        0.386   MIPS/MIPS_CORE/DATAPATH/data_rs<5>
    SLICE_X3Y16.X        Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/opa<5>
                                                       MIPS/MIPS_CORE/DATAPATH/opa<5>1
    SLICE_X13Y22.G2      net (fanout=4)        1.230   MIPS/MIPS_CORE/DATAPATH/opa<5>
    SLICE_X13Y22.COUT    Topcyg                1.001   MIPS/MIPS_CORE/DATAPATH/ALU/result_addsub0000<4>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_lut<5>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<5>
    SLICE_X13Y23.CIN     net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<5>
    SLICE_X13Y23.COUT    Tbyp                  0.118   MIPS/MIPS_CORE/DATAPATH/ALU/result_addsub0000<6>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<6>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<7>
    SLICE_X13Y24.CIN     net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<7>
    SLICE_X13Y24.COUT    Tbyp                  0.118   MIPS/MIPS_CORE/DATAPATH/ALU/result_addsub0000<8>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<8>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<9>
    SLICE_X13Y25.CIN     net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<9>
    SLICE_X13Y25.COUT    Tbyp                  0.118   MIPS/MIPS_CORE/DATAPATH/ALU/result_addsub0000<10>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<10>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<11>
    SLICE_X13Y26.CIN     net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<11>
    SLICE_X13Y26.COUT    Tbyp                  0.118   MIPS/MIPS_CORE/DATAPATH/ALU/result_addsub0000<12>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<12>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<13>
    SLICE_X13Y27.CIN     net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<13>
    SLICE_X13Y27.COUT    Tbyp                  0.118   MIPS/MIPS_CORE/DATAPATH/ALU/result_addsub0000<14>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<14>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<15>
    SLICE_X13Y28.CIN     net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<15>
    SLICE_X13Y28.COUT    Tbyp                  0.118   MIPS/MIPS_CORE/DATAPATH/ALU/result_addsub0000<16>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<16>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<17>
    SLICE_X13Y29.CIN     net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<17>
    SLICE_X13Y29.Y       Tciny                 0.869   MIPS/MIPS_CORE/DATAPATH/ALU/result_addsub0000<18>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_cy<18>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/Maddsub_result_addsub0000_xor<19>
    SLICE_X2Y39.G4       net (fanout=1)        1.072   MIPS/MIPS_CORE/DATAPATH/ALU/result_addsub0000<19>
    SLICE_X2Y39.Y        Tilo                  0.759   MIPS/MIPS_CORE/DATAPATH/regw_data<19>
                                                       MIPS/MIPS_CORE/DATAPATH/ALU/result<19>
    SLICE_X21Y30.F1      net (fanout=4)        2.033   MIPS/mem_addr<19>
    SLICE_X21Y30.COUT    Topcyf                1.162   MIPS/DATA_RAM/and0000_cmp_eq0000_wg_cy<3>
                                                       MIPS/DATA_RAM/and0000_cmp_eq0000_wg_lut<2>
                                                       MIPS/DATA_RAM/and0000_cmp_eq0000_wg_cy<2>
                                                       MIPS/DATA_RAM/and0000_cmp_eq0000_wg_cy<3>
    SLICE_X21Y31.CIN     net (fanout=1)        0.000   MIPS/DATA_RAM/and0000_cmp_eq0000_wg_cy<3>
    SLICE_X21Y31.COUT    Tbyp                  0.118   MIPS/DATA_RAM/and0000_cmp_eq0000_wg_cy<5>
                                                       MIPS/DATA_RAM/and0000_cmp_eq0000_wg_cy<4>
                                                       MIPS/DATA_RAM/and0000_cmp_eq0000_wg_cy<5>
    SLICE_X21Y32.CIN     net (fanout=1)        0.000   MIPS/DATA_RAM/and0000_cmp_eq0000_wg_cy<5>
    SLICE_X21Y32.XB      Tcinxb                0.404   MIPS/MIPS_CORE/DATAPATH/regw_data<8>
                                                       MIPS/DATA_RAM/and0000_cmp_eq0000_wg_cy<6>
    SLICE_X12Y15.F2      net (fanout=81)       2.778   MIPS/DATA_RAM/and0000_cmp_eq0000
    SLICE_X12Y15.X       Tilo                  0.759   MIPS/DATA_RAM/_and0000
                                                       MIPS/DATA_RAM/_and00001
    RAMB16_X0Y2.WEA      net (fanout=1)        1.284   MIPS/DATA_RAM/_and0000
    RAMB16_X0Y2.CLKA     Tbwck                 1.253   MIPS/DATA_RAM/Mram_data
                                                       MIPS/DATA_RAM/Mram_data.A
    -------------------------------------------------  ---------------------------
    Total                                     32.428ns (12.652ns logic, 19.776ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24 (SLICE_X22Y35.SR), 1913892 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW0/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.231ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (1.992 - 2.011)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW0/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.YQ      Tcko                  0.652   AJ_SW0/buff
                                                       AJ_SW0/buff
    SLICE_X36Y36.G1      net (fanout=109)      1.254   AJ_SW0/buff
    SLICE_X36Y36.X       Tif5x                 1.152   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_44
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X23Y37.G3      net (fanout=116)      3.223   disp_addr<4>
    SLICE_X23Y37.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001411
    SLICE_X23Y37.F4      net (fanout=12)       0.039   MIPS/MIPS_CORE/DATAPATH/N8
    SLICE_X23Y37.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00161
    SLICE_X13Y59.G1      net (fanout=32)       3.646   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
    SLICE_X13Y59.X       Tif5x                 1.025   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>40
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>402
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>40_f5
    SLICE_X2Y46.F4       net (fanout=1)        1.089   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>40
    SLICE_X2Y46.X        Tilo                  0.759   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>59
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>59
    SLICE_X14Y35.F3      net (fanout=1)        1.097   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>59
    SLICE_X14Y35.X       Tilo                  0.759   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>71
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>71
    SLICE_X22Y35.SR      net (fanout=1)        1.218   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>71
    SLICE_X22Y35.CLK     Tsrck                 0.910   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<24>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24
    -------------------------------------------------  ---------------------------
    Total                                     18.231ns (6.665ns logic, 11.566ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW1/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.211ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW1/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.YQ      Tcko                  0.652   AJ_SW1/buff
                                                       AJ_SW1/buff
    SLICE_X36Y36.BX      net (fanout=50)       1.580   AJ_SW1/buff
    SLICE_X36Y36.X       Tbxx                  0.806   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X23Y37.G3      net (fanout=116)      3.223   disp_addr<4>
    SLICE_X23Y37.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001411
    SLICE_X23Y37.F4      net (fanout=12)       0.039   MIPS/MIPS_CORE/DATAPATH/N8
    SLICE_X23Y37.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00161
    SLICE_X13Y59.G1      net (fanout=32)       3.646   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
    SLICE_X13Y59.X       Tif5x                 1.025   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>40
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>402
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>40_f5
    SLICE_X2Y46.F4       net (fanout=1)        1.089   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>40
    SLICE_X2Y46.X        Tilo                  0.759   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>59
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>59
    SLICE_X14Y35.F3      net (fanout=1)        1.097   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>59
    SLICE_X14Y35.X       Tilo                  0.759   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>71
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>71
    SLICE_X22Y35.SR      net (fanout=1)        1.218   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>71
    SLICE_X22Y35.CLK     Tsrck                 0.910   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<24>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24
    -------------------------------------------------  ---------------------------
    Total                                     18.211ns (6.319ns logic, 11.892ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW0/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.190ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (1.992 - 2.011)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW0/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.YQ      Tcko                  0.652   AJ_SW0/buff
                                                       AJ_SW0/buff
    SLICE_X36Y36.G1      net (fanout=109)      1.254   AJ_SW0/buff
    SLICE_X36Y36.X       Tif5x                 1.152   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_44
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X23Y37.G3      net (fanout=116)      3.223   disp_addr<4>
    SLICE_X23Y37.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001411
    SLICE_X23Y37.F4      net (fanout=12)       0.039   MIPS/MIPS_CORE/DATAPATH/N8
    SLICE_X23Y37.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00161
    SLICE_X13Y59.F1      net (fanout=32)       3.605   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
    SLICE_X13Y59.X       Tif5x                 1.025   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>40
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>401
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>40_f5
    SLICE_X2Y46.F4       net (fanout=1)        1.089   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>40
    SLICE_X2Y46.X        Tilo                  0.759   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>59
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>59
    SLICE_X14Y35.F3      net (fanout=1)        1.097   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>59
    SLICE_X14Y35.X       Tilo                  0.759   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>71
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>71
    SLICE_X22Y35.SR      net (fanout=1)        1.218   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<24>71
    SLICE_X22Y35.CLK     Tsrck                 0.910   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<24>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24
    -------------------------------------------------  ---------------------------
    Total                                     18.190ns (6.665ns logic, 11.525ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (SLICE_X20Y22.SR), 1854976 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW0/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.757ns (Levels of Logic = 7)
  Clock Path Skew:      -0.030ns (1.981 - 2.011)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW0/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.YQ      Tcko                  0.652   AJ_SW0/buff
                                                       AJ_SW0/buff
    SLICE_X36Y36.G1      net (fanout=109)      1.254   AJ_SW0/buff
    SLICE_X36Y36.X       Tif5x                 1.152   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_44
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X23Y37.G3      net (fanout=116)      3.223   disp_addr<4>
    SLICE_X23Y37.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001411
    SLICE_X21Y15.G3      net (fanout=12)       1.515   MIPS/MIPS_CORE/DATAPATH/N8
    SLICE_X21Y15.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<4>21
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<0>31
    SLICE_X14Y12.G1      net (fanout=11)       0.844   MIPS/MIPS_CORE/DATAPATH/N5
    SLICE_X14Y12.Y       Tilo                  0.759   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<9>9
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<9>5
    SLICE_X17Y10.F4      net (fanout=6)        0.921   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<10>5
    SLICE_X17Y10.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>9
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>9
    SLICE_X21Y23.F2      net (fanout=1)        0.746   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>9
    SLICE_X21Y23.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>37
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>37
    SLICE_X21Y22.F1      net (fanout=1)        0.156   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>37
    SLICE_X21Y22.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>50
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>50
    SLICE_X20Y22.SR      net (fanout=1)        1.105   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>50
    SLICE_X20Y22.CLK     Tsrck                 0.910   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                     16.757ns (6.993ns logic, 9.764ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW1/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.737ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (1.981 - 1.991)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW1/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y34.YQ      Tcko                  0.652   AJ_SW1/buff
                                                       AJ_SW1/buff
    SLICE_X36Y36.BX      net (fanout=50)       1.580   AJ_SW1/buff
    SLICE_X36Y36.X       Tbxx                  0.806   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X23Y37.G3      net (fanout=116)      3.223   disp_addr<4>
    SLICE_X23Y37.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001411
    SLICE_X21Y15.G3      net (fanout=12)       1.515   MIPS/MIPS_CORE/DATAPATH/N8
    SLICE_X21Y15.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<4>21
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<0>31
    SLICE_X14Y12.G1      net (fanout=11)       0.844   MIPS/MIPS_CORE/DATAPATH/N5
    SLICE_X14Y12.Y       Tilo                  0.759   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<9>9
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<9>5
    SLICE_X17Y10.F4      net (fanout=6)        0.921   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<10>5
    SLICE_X17Y10.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>9
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>9
    SLICE_X21Y23.F2      net (fanout=1)        0.746   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>9
    SLICE_X21Y23.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>37
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>37
    SLICE_X21Y22.F1      net (fanout=1)        0.156   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>37
    SLICE_X21Y22.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>50
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>50
    SLICE_X20Y22.SR      net (fanout=1)        1.105   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>50
    SLICE_X20Y22.CLK     Tsrck                 0.910   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                     16.737ns (6.647ns logic, 10.090ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW0/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.203ns (Levels of Logic = 7)
  Clock Path Skew:      -0.030ns (1.981 - 2.011)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW0/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.YQ      Tcko                  0.652   AJ_SW0/buff
                                                       AJ_SW0/buff
    SLICE_X36Y36.F4      net (fanout=109)      0.700   AJ_SW0/buff
    SLICE_X36Y36.X       Tif5x                 1.152   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_34
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X23Y37.G3      net (fanout=116)      3.223   disp_addr<4>
    SLICE_X23Y37.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0016
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001411
    SLICE_X21Y15.G3      net (fanout=12)       1.515   MIPS/MIPS_CORE/DATAPATH/N8
    SLICE_X21Y15.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<4>21
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<0>31
    SLICE_X14Y12.G1      net (fanout=11)       0.844   MIPS/MIPS_CORE/DATAPATH/N5
    SLICE_X14Y12.Y       Tilo                  0.759   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<9>9
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<9>5
    SLICE_X17Y10.F4      net (fanout=6)        0.921   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<10>5
    SLICE_X17Y10.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>9
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>9
    SLICE_X21Y23.F2      net (fanout=1)        0.746   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>9
    SLICE_X21Y23.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>37
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>37
    SLICE_X21Y22.F1      net (fanout=1)        0.156   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>37
    SLICE_X21Y22.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>50
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>50
    SLICE_X20Y22.SR      net (fanout=1)        1.105   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<8>50
    SLICE_X20Y22.CLK     Tsrck                 0.910   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_8
    -------------------------------------------------  ---------------------------
    Total                                     16.203ns (6.993ns logic, 9.210ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_GEN/clk_10m_unbuf" derived from
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
 multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------

Paths for end point rst_count_3 (SLICE_X21Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.980ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_count_2 (FF)
  Destination:          rst_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.980ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rst_count_2 to rst_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y63.YQ      Tcko                  0.470   rst_count<3>
                                                       rst_count_2
    SLICE_X21Y63.BX      net (fanout=2)        0.417   rst_count<2>
    SLICE_X21Y63.CLK     Tckdi       (-Th)    -0.093   rst_count<3>
                                                       rst_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.980ns (0.563ns logic, 0.417ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point rst_count_7 (SLICE_X21Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.980ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_count_6 (FF)
  Destination:          rst_count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.980ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rst_count_6 to rst_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.YQ      Tcko                  0.470   rst_count<7>
                                                       rst_count_6
    SLICE_X21Y60.BX      net (fanout=2)        0.417   rst_count<6>
    SLICE_X21Y60.CLK     Tckdi       (-Th)    -0.093   rst_count<7>
                                                       rst_count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.980ns (0.563ns logic, 0.417ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point rst_count_15 (SLICE_X21Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.980ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_count_14 (FF)
  Destination:          rst_count_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.980ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rst_count_14 to rst_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y57.YQ      Tcko                  0.470   rst_count<15>
                                                       rst_count_14
    SLICE_X21Y57.BX      net (fanout=2)        0.417   rst_count<14>
    SLICE_X21Y57.CLK     Tckdi       (-Th)    -0.093   rst_count<15>
                                                       rst_count_15
    -------------------------------------------------  ---------------------------
    Total                                      0.980ns (0.563ns logic, 0.417ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_GEN/clk_10m_unbuf" derived from
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
 multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------
Slack: 96.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKA
  Logical resource: MIPS/DATA_RAM/Mram_data.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 96.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKA
  Logical resource: MIPS/DATA_RAM/Mram_data.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 96.824ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKA
  Logical resource: MIPS/DATA_RAM/Mram_data.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_cpu
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CCLK_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CCLK_IBUFG                     |     20.000ns|      7.500ns|     19.665ns|            0|            0|            0|    775936922|
| CLK_GEN/clk_50m_unbuf         |     20.000ns|     19.665ns|          N/A|            0|            0|      9427071|            0|
| CLK_GEN/clk_10m_unbuf         |    100.000ns|     91.250ns|          N/A|            0|            0|    766509851|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |   33.017|    9.802|   32.428|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 775936922 paths, 0 nets, and 10052 connections

Design statistics:
   Minimum period:  91.250ns{1}   (Maximum frequency:  10.959MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 17 21:20:57 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 208 MB



