Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f824a7741bb041789d3405c5fe22c74e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_instruction_tb0_behav xil_defaultlib.add_instruction_tb0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port reg_IF_ID_PC_in [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:72]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port reg_ID_EXE_immediate [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:104]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 8 for port reg_EXE_MEM_write_address [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:135]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 5 for port reg_MEM_WB_write_register_in [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:141]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port reg_MEM_WB_write_register_out [D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/system.v:144]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/IMEM.v" Line 1. Module IMEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_IF_ID.v" Line 1. Module reg_IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/REG.v" Line 1. Module REG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_ID_EXE.v" Line 1. Module reg_ID_EXE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_EXE_MEM.v" Line 1. Module reg_EXE_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Studying/Academic/HCMUT/222/ComputerArchitecture/Assignments/ThayBinh/Mips_Pipeline/Mips_Pipeline.srcs/sources_1/new/reg_MEM_WB.v" Line 1. Module reg_MEM_WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.reg_IF_ID
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.reg_ID_EXE
Compiling module xil_defaultlib.reg_EXE_MEM
Compiling module xil_defaultlib.reg_MEM_WB
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.add_instruction_tb0
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_instruction_tb0_behav
