Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan 21 23:58:36 2024
| Host         : DESKTOP-0OT9859 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_uart_timing_summary_routed.rpt -pb final_uart_timing_summary_routed.pb -rpx final_uart_timing_summary_routed.rpx -warn_on_violation
| Design       : final_uart
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-17  Critical Warning  Non-clocked sequential cell                     33          
TIMING-18  Warning           Missing input or output delay                   5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (814)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: uart/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (814)
--------------------------------
 There are 814 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.214        0.000                      0                 1722        0.083        0.000                      0                 1722        4.020        0.000                       0                   815  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk          {0.000 5.000}      10.000          100.000         
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.214        0.000                      0                 1722        0.119        0.000                      0                 1722        4.020        0.000                       0                   815  
sys_clk_pin        10.214        0.000                      0                 1722        0.119        0.000                      0                 1722        9.020        0.000                       0                   815  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                 0.214        0.000                      0                 1722        0.083        0.000                      0                 1722  
clk           sys_clk_pin         0.214        0.000                      0                 1722        0.083        0.000                      0                 1722  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)        sys_clk_pin                 
(none)                      clk           
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 5.354ns (56.452%)  route 4.130ns (43.548%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.835    14.380    histogram/histogram/reg17/izlaz0[8]
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.299    14.679 r  histogram/histogram/reg17/ram_name_reg_i_21__4/O
                         net (fo=1, routed)           0.635    15.314    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[0]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.314    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 5.354ns (56.794%)  route 4.073ns (43.206%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.903    14.448    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    14.747 r  histogram/histogram/reg17/ram_name_reg_i_21/O
                         net (fo=1, routed)           0.510    15.257    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[0]
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    15.377    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    15.837    
                         clock uncertainty           -0.035    15.802    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.561    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 5.354ns (57.144%)  route 4.015ns (42.856%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.706    14.250    histogram/histogram/reg17/izlaz0[8]
    SLICE_X12Y11         LUT6 (Prop_lut6_I0_O)        0.299    14.549 r  histogram/histogram/reg17/ram_name_reg_i_14__4/O
                         net (fo=1, routed)           0.650    15.199    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[7]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.199    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 5.354ns (57.241%)  route 3.999ns (42.759%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.832    14.376    histogram/histogram/reg17/izlaz0[8]
    SLICE_X17Y10         LUT6 (Prop_lut6_I0_O)        0.299    14.675 r  histogram/histogram/reg17/ram_name_reg_i_16__4/O
                         net (fo=1, routed)           0.508    15.183    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[5]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.183    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 5.354ns (57.011%)  route 4.037ns (42.989%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 15.382 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.926    14.471    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.299    14.770 r  histogram/histogram/reg17/ram_name_reg_i_14__5/O
                         net (fo=1, routed)           0.451    15.221    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[7]
    RAMB18_X0Y5          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.618    15.382    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    15.842    
                         clock uncertainty           -0.035    15.807    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    15.566    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.566    
                         arrival time                         -15.221    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 5.354ns (57.256%)  route 3.997ns (42.744%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.040    14.585    histogram/histogram/reg17/izlaz0[8]
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.299    14.884 r  histogram/histogram/reg17/ram_name_reg_i_17__4/O
                         net (fo=1, routed)           0.297    15.181    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[4]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 5.354ns (57.284%)  route 3.992ns (42.716%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.035    14.580    histogram/histogram/reg17/izlaz0[8]
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.299    14.879 r  histogram/histogram/reg17/ram_name_reg_i_20__4/O
                         net (fo=1, routed)           0.297    15.176    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[1]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.176    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 5.354ns (57.125%)  route 4.018ns (42.875%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.902    14.447    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    14.746 r  histogram/histogram/reg17/ram_name_reg_i_15__1/O
                         net (fo=1, routed)           0.456    15.202    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/dina[6]
    RAMB18_X0Y7          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    15.377    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    15.837    
                         clock uncertainty           -0.035    15.802    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    15.561    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 5.354ns (57.353%)  route 3.981ns (42.647%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.498    14.043    histogram/histogram/reg17/izlaz0[8]
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.299    14.342 r  histogram/histogram/reg17/ram_name_reg_i_15__4/O
                         net (fo=1, routed)           0.823    15.165    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[6]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 5.354ns (57.210%)  route 4.004ns (42.790%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.906    14.451    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    14.750 r  histogram/histogram/reg17/ram_name_reg_i_15/O
                         net (fo=1, routed)           0.438    15.188    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[6]
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    15.377    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    15.837    
                         clock uncertainty           -0.035    15.802    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    15.561    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -15.188    
  -------------------------------------------------------------------
                         slack                                  0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.180%)  route 0.238ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  histogram/histogram/reg4/output_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[38]/Q
                         net (fo=4, routed)           0.238     2.061    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/Q[6]
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.906     2.249    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.760    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.943    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.963%)  route 0.251ns (64.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[27]/Q
                         net (fo=4, routed)           0.251     2.074    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/Q[3]
    RAMB18_X0Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.907     2.250    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.761    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.944    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.884%)  route 0.252ns (64.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  histogram/histogram/reg4/output_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[35]/Q
                         net (fo=4, routed)           0.252     2.075    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/Q[3]
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.906     2.249    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.760    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.943    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.707%)  route 0.233ns (62.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.593     1.679    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X23Y10         FDRE                                         r  histogram/histogram/reg4/output_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     1.820 r  histogram/histogram/reg4/output_reg[41]/Q
                         net (fo=4, routed)           0.233     2.053    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/Q[1]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.900     2.243    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.735    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.918    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart/tx_data_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.591     1.677    uart/clk_IBUF_BUFG
    SLICE_X19Y14         FDRE                                         r  uart/tx_data_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  uart/tx_data_tmp_reg[7]/Q
                         net (fo=1, routed)           0.091     1.909    uart/tx_data_tmp_reg_n_0_[7]
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.954 r  uart/tx_data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.954    uart/tx_data_tmp[6]
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.860     2.202    uart/clk_IBUF_BUFG
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/C
                         clock pessimism             -0.512     1.690    
    SLICE_X18Y14         FDRE (Hold_fdre_C_D)         0.121     1.811    uart/tx_data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 histogram/histogram/hist19/output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.249%)  route 0.259ns (64.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.587     1.673    histogram/histogram/hist19/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  histogram/histogram/hist19/output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  histogram/histogram/hist19/output_reg[9]/Q
                         net (fo=16, routed)          0.259     2.073    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/addra[9]
    RAMB36_X0Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.892     2.235    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/CLKARDCLK
                         clock pessimism             -0.489     1.746    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.929    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 histogram/histogram/adresa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/adresa/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.870%)  route 0.111ns (44.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.590     1.676    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  histogram/histogram/adresa/counter_reg[1]/Q
                         net (fo=3, routed)           0.111     1.928    histogram/histogram/adresa/counter[1]
    SLICE_X14Y17         FDRE                                         r  histogram/histogram/adresa/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.857     2.199    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  histogram/histogram/adresa/output_reg[1]/C
                         clock pessimism             -0.510     1.689    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.085     1.774    histogram/histogram/adresa/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.592     1.678    histogram/histogram/inkrementers/counter[0].brojac/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.819 r  histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/Q
                         net (fo=1, routed)           0.054     1.873    histogram/histogram/inkrementers/counter[0].brojac/data_reg_n_0_[2]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.984 r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    histogram/histogram/inkrementers/counter[0].brojac/output_reg[4]_i_1_n_6
    SLICE_X10Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.859     2.201    histogram/histogram/inkrementers/counter[0].brojac/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/C
                         clock pessimism             -0.510     1.691    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.134     1.825    histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.593     1.679    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.820 r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/Q
                         net (fo=1, routed)           0.054     1.874    histogram/histogram/inkrementers/counter[1].brojac/data_reg_n_0_[10]
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.985 r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    histogram/histogram/inkrementers/counter[1].brojac/output_reg[12]_i_1_n_6
    SLICE_X10Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.861     2.203    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/C
                         clock pessimism             -0.511     1.692    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.134     1.826    histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/Q
                         net (fo=1, routed)           0.054     1.875    histogram/histogram/inkrementers/counter[1].brojac/data_reg_n_0_[6]
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.986 r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    histogram/histogram/inkrementers/counter[1].brojac/output_reg[8]_i_1_n_6
    SLICE_X10Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.863     2.205    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/C
                         clock pessimism             -0.512     1.693    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.134     1.827    histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6   histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y4   histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y7   histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y1   histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y2   histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y5   histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y3   histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg1/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg1/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y16  histogram/histogram/reg18/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y16  histogram/histogram/reg18/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg3/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg3/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg6/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg6/output_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y21  histogram/control/read_pic_temp_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y21  histogram/control/read_pic_temp_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg1/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg1/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y16  histogram/histogram/reg18/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y16  histogram/histogram/reg18/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg3/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg3/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg6/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X16Y21  histogram/histogram/reg6/output_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y21  histogram/control/read_pic_temp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y21  histogram/control/read_pic_temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       10.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.214ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 5.354ns (56.452%)  route 4.130ns (43.548%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.835    14.380    histogram/histogram/reg17/izlaz0[8]
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.299    14.679 r  histogram/histogram/reg17/ram_name_reg_i_21__4/O
                         net (fo=1, routed)           0.635    15.314    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[0]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -15.314    
  -------------------------------------------------------------------
                         slack                                 10.214    

Slack (MET) :             10.304ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 5.354ns (56.794%)  route 4.073ns (43.206%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 25.377 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.903    14.448    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    14.747 r  histogram/histogram/reg17/ram_name_reg_i_21/O
                         net (fo=1, routed)           0.510    15.257    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[0]
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    25.377    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    25.837    
                         clock uncertainty           -0.035    25.802    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    25.561    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                 10.304    

Slack (MET) :             10.329ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 5.354ns (57.144%)  route 4.015ns (42.856%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.706    14.250    histogram/histogram/reg17/izlaz0[8]
    SLICE_X12Y11         LUT6 (Prop_lut6_I0_O)        0.299    14.549 r  histogram/histogram/reg17/ram_name_reg_i_14__4/O
                         net (fo=1, routed)           0.650    15.199    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[7]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -15.199    
  -------------------------------------------------------------------
                         slack                                 10.329    

Slack (MET) :             10.345ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 5.354ns (57.241%)  route 3.999ns (42.759%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.832    14.376    histogram/histogram/reg17/izlaz0[8]
    SLICE_X17Y10         LUT6 (Prop_lut6_I0_O)        0.299    14.675 r  histogram/histogram/reg17/ram_name_reg_i_16__4/O
                         net (fo=1, routed)           0.508    15.183    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[5]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -15.183    
  -------------------------------------------------------------------
                         slack                                 10.345    

Slack (MET) :             10.345ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 5.354ns (57.011%)  route 4.037ns (42.989%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 25.382 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.926    14.471    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.299    14.770 r  histogram/histogram/reg17/ram_name_reg_i_14__5/O
                         net (fo=1, routed)           0.451    15.221    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[7]
    RAMB18_X0Y5          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.618    25.382    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    25.842    
                         clock uncertainty           -0.035    25.807    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    25.566    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.566    
                         arrival time                         -15.221    
  -------------------------------------------------------------------
                         slack                                 10.345    

Slack (MET) :             10.347ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 5.354ns (57.256%)  route 3.997ns (42.744%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.040    14.585    histogram/histogram/reg17/izlaz0[8]
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.299    14.884 r  histogram/histogram/reg17/ram_name_reg_i_17__4/O
                         net (fo=1, routed)           0.297    15.181    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[4]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                 10.347    

Slack (MET) :             10.352ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 5.354ns (57.284%)  route 3.992ns (42.716%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.035    14.580    histogram/histogram/reg17/izlaz0[8]
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.299    14.879 r  histogram/histogram/reg17/ram_name_reg_i_20__4/O
                         net (fo=1, routed)           0.297    15.176    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[1]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -15.176    
  -------------------------------------------------------------------
                         slack                                 10.352    

Slack (MET) :             10.359ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 5.354ns (57.125%)  route 4.018ns (42.875%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 25.377 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.902    14.447    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    14.746 r  histogram/histogram/reg17/ram_name_reg_i_15__1/O
                         net (fo=1, routed)           0.456    15.202    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/dina[6]
    RAMB18_X0Y7          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    25.377    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    25.837    
                         clock uncertainty           -0.035    25.802    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    25.561    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 10.359    

Slack (MET) :             10.363ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 5.354ns (57.353%)  route 3.981ns (42.647%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.498    14.043    histogram/histogram/reg17/izlaz0[8]
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.299    14.342 r  histogram/histogram/reg17/ram_name_reg_i_15__4/O
                         net (fo=1, routed)           0.823    15.165    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[6]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                 10.363    

Slack (MET) :             10.373ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 5.354ns (57.210%)  route 4.004ns (42.790%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 25.377 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.906    14.451    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    14.750 r  histogram/histogram/reg17/ram_name_reg_i_15/O
                         net (fo=1, routed)           0.438    15.188    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[6]
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    25.377    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    25.837    
                         clock uncertainty           -0.035    25.802    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    25.561    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -15.188    
  -------------------------------------------------------------------
                         slack                                 10.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.180%)  route 0.238ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  histogram/histogram/reg4/output_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[38]/Q
                         net (fo=4, routed)           0.238     2.061    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/Q[6]
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.906     2.249    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.760    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.943    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.963%)  route 0.251ns (64.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[27]/Q
                         net (fo=4, routed)           0.251     2.074    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/Q[3]
    RAMB18_X0Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.907     2.250    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.761    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.944    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.884%)  route 0.252ns (64.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  histogram/histogram/reg4/output_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[35]/Q
                         net (fo=4, routed)           0.252     2.075    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/Q[3]
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.906     2.249    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.760    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.943    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.707%)  route 0.233ns (62.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.593     1.679    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X23Y10         FDRE                                         r  histogram/histogram/reg4/output_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     1.820 r  histogram/histogram/reg4/output_reg[41]/Q
                         net (fo=4, routed)           0.233     2.053    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/Q[1]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.900     2.243    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.735    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.918    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart/tx_data_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx_data_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.591     1.677    uart/clk_IBUF_BUFG
    SLICE_X19Y14         FDRE                                         r  uart/tx_data_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  uart/tx_data_tmp_reg[7]/Q
                         net (fo=1, routed)           0.091     1.909    uart/tx_data_tmp_reg_n_0_[7]
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.954 r  uart/tx_data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.954    uart/tx_data_tmp[6]
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.860     2.202    uart/clk_IBUF_BUFG
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/C
                         clock pessimism             -0.512     1.690    
    SLICE_X18Y14         FDRE (Hold_fdre_C_D)         0.121     1.811    uart/tx_data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 histogram/histogram/hist19/output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.249%)  route 0.259ns (64.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.587     1.673    histogram/histogram/hist19/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  histogram/histogram/hist19/output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  histogram/histogram/hist19/output_reg[9]/Q
                         net (fo=16, routed)          0.259     2.073    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/addra[9]
    RAMB36_X0Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.892     2.235    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/CLKARDCLK
                         clock pessimism             -0.489     1.746    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.929    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 histogram/histogram/adresa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/adresa/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.870%)  route 0.111ns (44.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.590     1.676    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  histogram/histogram/adresa/counter_reg[1]/Q
                         net (fo=3, routed)           0.111     1.928    histogram/histogram/adresa/counter[1]
    SLICE_X14Y17         FDRE                                         r  histogram/histogram/adresa/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.857     2.199    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  histogram/histogram/adresa/output_reg[1]/C
                         clock pessimism             -0.510     1.689    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.085     1.774    histogram/histogram/adresa/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.592     1.678    histogram/histogram/inkrementers/counter[0].brojac/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.819 r  histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/Q
                         net (fo=1, routed)           0.054     1.873    histogram/histogram/inkrementers/counter[0].brojac/data_reg_n_0_[2]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.984 r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    histogram/histogram/inkrementers/counter[0].brojac/output_reg[4]_i_1_n_6
    SLICE_X10Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.859     2.201    histogram/histogram/inkrementers/counter[0].brojac/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/C
                         clock pessimism             -0.510     1.691    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.134     1.825    histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.593     1.679    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.820 r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/Q
                         net (fo=1, routed)           0.054     1.874    histogram/histogram/inkrementers/counter[1].brojac/data_reg_n_0_[10]
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.985 r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    histogram/histogram/inkrementers/counter[1].brojac/output_reg[12]_i_1_n_6
    SLICE_X10Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.861     2.203    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/C
                         clock pessimism             -0.511     1.692    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.134     1.826    histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/Q
                         net (fo=1, routed)           0.054     1.875    histogram/histogram/inkrementers/counter[1].brojac/data_reg_n_0_[6]
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.986 r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    histogram/histogram/inkrementers/counter[1].brojac/output_reg[8]_i_1_n_6
    SLICE_X10Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.863     2.205    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/C
                         clock pessimism             -0.512     1.693    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.134     1.827    histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y6   histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y4   histogram/histogram/histogram/IM_MEMS[1].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y7   histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y1   histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y2   histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y4   histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y5   histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y3   histogram/histogram/histogram/IM_MEMS[7].IM_MEMi/ram_name_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5   histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y6   histogram/histogram/slika/IM_MEMS[0].IM_MEMi/ram_name_reg_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg1/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg1/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y16  histogram/histogram/reg18/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y16  histogram/histogram/reg18/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg3/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg3/output_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg6/output_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg6/output_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y21  histogram/control/read_pic_temp_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y21  histogram/control/read_pic_temp_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg1/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg1/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y16  histogram/histogram/reg18/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X18Y16  histogram/histogram/reg18/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg3/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg3/output_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg6/output_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y21  histogram/histogram/reg6/output_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y21  histogram/control/read_pic_temp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y21  histogram/control/read_pic_temp_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 5.354ns (56.452%)  route 4.130ns (43.548%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.835    14.380    histogram/histogram/reg17/izlaz0[8]
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.299    14.679 r  histogram/histogram/reg17/ram_name_reg_i_21__4/O
                         net (fo=1, routed)           0.635    15.314    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[0]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.314    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 5.354ns (56.794%)  route 4.073ns (43.206%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.903    14.448    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    14.747 r  histogram/histogram/reg17/ram_name_reg_i_21/O
                         net (fo=1, routed)           0.510    15.257    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[0]
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    15.377    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    15.837    
                         clock uncertainty           -0.035    15.802    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.561    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -15.257    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 5.354ns (57.144%)  route 4.015ns (42.856%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.706    14.250    histogram/histogram/reg17/izlaz0[8]
    SLICE_X12Y11         LUT6 (Prop_lut6_I0_O)        0.299    14.549 r  histogram/histogram/reg17/ram_name_reg_i_14__4/O
                         net (fo=1, routed)           0.650    15.199    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[7]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.199    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 5.354ns (57.241%)  route 3.999ns (42.759%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.832    14.376    histogram/histogram/reg17/izlaz0[8]
    SLICE_X17Y10         LUT6 (Prop_lut6_I0_O)        0.299    14.675 r  histogram/histogram/reg17/ram_name_reg_i_16__4/O
                         net (fo=1, routed)           0.508    15.183    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[5]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.183    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 5.354ns (57.011%)  route 4.037ns (42.989%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 15.382 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.926    14.471    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.299    14.770 r  histogram/histogram/reg17/ram_name_reg_i_14__5/O
                         net (fo=1, routed)           0.451    15.221    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[7]
    RAMB18_X0Y5          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.618    15.382    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    15.842    
                         clock uncertainty           -0.035    15.807    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    15.566    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.566    
                         arrival time                         -15.221    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 5.354ns (57.256%)  route 3.997ns (42.744%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.040    14.585    histogram/histogram/reg17/izlaz0[8]
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.299    14.884 r  histogram/histogram/reg17/ram_name_reg_i_17__4/O
                         net (fo=1, routed)           0.297    15.181    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[4]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 5.354ns (57.284%)  route 3.992ns (42.716%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.035    14.580    histogram/histogram/reg17/izlaz0[8]
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.299    14.879 r  histogram/histogram/reg17/ram_name_reg_i_20__4/O
                         net (fo=1, routed)           0.297    15.176    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[1]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.176    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 5.354ns (57.125%)  route 4.018ns (42.875%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.902    14.447    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    14.746 r  histogram/histogram/reg17/ram_name_reg_i_15__1/O
                         net (fo=1, routed)           0.456    15.202    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/dina[6]
    RAMB18_X0Y7          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    15.377    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    15.837    
                         clock uncertainty           -0.035    15.802    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    15.561    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 5.354ns (57.353%)  route 3.981ns (42.647%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.498    14.043    histogram/histogram/reg17/izlaz0[8]
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.299    14.342 r  histogram/histogram/reg17/ram_name_reg_i_15__4/O
                         net (fo=1, routed)           0.823    15.165    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[6]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    15.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    15.804    
                         clock uncertainty           -0.035    15.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    15.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 5.354ns (57.210%)  route 4.004ns (42.790%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 15.377 - 10.000 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756     5.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     6.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841     7.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301     7.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000     7.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598     8.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306     9.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000     9.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    10.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    10.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    10.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    12.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    12.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    12.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    13.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.906    14.451    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    14.750 r  histogram/histogram/reg17/ram_name_reg_i_15/O
                         net (fo=1, routed)           0.438    15.188    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[6]
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    15.377    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    15.837    
                         clock uncertainty           -0.035    15.802    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    15.561    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -15.188    
  -------------------------------------------------------------------
                         slack                                  0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.180%)  route 0.238ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  histogram/histogram/reg4/output_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[38]/Q
                         net (fo=4, routed)           0.238     2.061    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/Q[6]
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.906     2.249    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.760    
                         clock uncertainty            0.035     1.795    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.978    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.963%)  route 0.251ns (64.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[27]/Q
                         net (fo=4, routed)           0.251     2.074    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/Q[3]
    RAMB18_X0Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.907     2.250    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.761    
                         clock uncertainty            0.035     1.796    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.979    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.884%)  route 0.252ns (64.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  histogram/histogram/reg4/output_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[35]/Q
                         net (fo=4, routed)           0.252     2.075    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/Q[3]
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.906     2.249    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.760    
                         clock uncertainty            0.035     1.795    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.978    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.707%)  route 0.233ns (62.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.593     1.679    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X23Y10         FDRE                                         r  histogram/histogram/reg4/output_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     1.820 r  histogram/histogram/reg4/output_reg[41]/Q
                         net (fo=4, routed)           0.233     2.053    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/Q[1]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.900     2.243    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.735    
                         clock uncertainty            0.035     1.770    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.953    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uart/tx_data_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/tx_data_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.591     1.677    uart/clk_IBUF_BUFG
    SLICE_X19Y14         FDRE                                         r  uart/tx_data_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  uart/tx_data_tmp_reg[7]/Q
                         net (fo=1, routed)           0.091     1.909    uart/tx_data_tmp_reg_n_0_[7]
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.954 r  uart/tx_data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.954    uart/tx_data_tmp[6]
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.860     2.202    uart/clk_IBUF_BUFG
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/C
                         clock pessimism             -0.512     1.690    
                         clock uncertainty            0.035     1.725    
    SLICE_X18Y14         FDRE (Hold_fdre_C_D)         0.121     1.846    uart/tx_data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 histogram/histogram/hist19/output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.249%)  route 0.259ns (64.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.587     1.673    histogram/histogram/hist19/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  histogram/histogram/hist19/output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  histogram/histogram/hist19/output_reg[9]/Q
                         net (fo=16, routed)          0.259     2.073    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/addra[9]
    RAMB36_X0Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.892     2.235    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/CLKARDCLK
                         clock pessimism             -0.489     1.746    
                         clock uncertainty            0.035     1.781    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.964    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 histogram/histogram/adresa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/adresa/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.870%)  route 0.111ns (44.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.590     1.676    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  histogram/histogram/adresa/counter_reg[1]/Q
                         net (fo=3, routed)           0.111     1.928    histogram/histogram/adresa/counter[1]
    SLICE_X14Y17         FDRE                                         r  histogram/histogram/adresa/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.857     2.199    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  histogram/histogram/adresa/output_reg[1]/C
                         clock pessimism             -0.510     1.689    
                         clock uncertainty            0.035     1.724    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.085     1.809    histogram/histogram/adresa/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.592     1.678    histogram/histogram/inkrementers/counter[0].brojac/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.819 r  histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/Q
                         net (fo=1, routed)           0.054     1.873    histogram/histogram/inkrementers/counter[0].brojac/data_reg_n_0_[2]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.984 r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    histogram/histogram/inkrementers/counter[0].brojac/output_reg[4]_i_1_n_6
    SLICE_X10Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.859     2.201    histogram/histogram/inkrementers/counter[0].brojac/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/C
                         clock pessimism             -0.510     1.691    
                         clock uncertainty            0.035     1.726    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.134     1.860    histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.593     1.679    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.820 r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/Q
                         net (fo=1, routed)           0.054     1.874    histogram/histogram/inkrementers/counter[1].brojac/data_reg_n_0_[10]
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.985 r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    histogram/histogram/inkrementers/counter[1].brojac/output_reg[12]_i_1_n_6
    SLICE_X10Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.861     2.203    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/C
                         clock pessimism             -0.511     1.692    
                         clock uncertainty            0.035     1.727    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.134     1.861    histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/Q
                         net (fo=1, routed)           0.054     1.875    histogram/histogram/inkrementers/counter[1].brojac/data_reg_n_0_[6]
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.986 r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    histogram/histogram/inkrementers/counter[1].brojac/output_reg[8]_i_1_n_6
    SLICE_X10Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.863     2.205    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/C
                         clock pessimism             -0.512     1.693    
                         clock uncertainty            0.035     1.728    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.134     1.862    histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.484ns  (logic 5.354ns (56.452%)  route 4.130ns (43.548%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 15.830 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756    15.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478    16.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841    17.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301    17.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000    17.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598    18.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306    19.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000    19.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    20.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    20.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    20.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    22.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    22.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    22.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.835    24.380    histogram/histogram/reg17/izlaz0[8]
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.299    24.679 r  histogram/histogram/reg17/ram_name_reg_i_21__4/O
                         net (fo=1, routed)           0.635    25.314    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[0]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -25.314    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.427ns  (logic 5.354ns (56.794%)  route 4.073ns (43.206%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 25.377 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 15.830 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756    15.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478    16.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841    17.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301    17.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000    17.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598    18.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306    19.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000    19.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    20.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    20.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    20.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    22.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    22.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    22.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.903    24.448    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    24.747 r  histogram/histogram/reg17/ram_name_reg_i_21/O
                         net (fo=1, routed)           0.510    25.257    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[0]
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    25.377    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    25.837    
                         clock uncertainty           -0.035    25.802    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241    25.561    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -25.257    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.369ns  (logic 5.354ns (57.144%)  route 4.015ns (42.856%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 15.830 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756    15.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478    16.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841    17.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301    17.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000    17.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598    18.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306    19.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000    19.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    20.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    20.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    20.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    22.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    22.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    22.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.706    24.250    histogram/histogram/reg17/izlaz0[8]
    SLICE_X12Y11         LUT6 (Prop_lut6_I0_O)        0.299    24.549 r  histogram/histogram/reg17/ram_name_reg_i_14__4/O
                         net (fo=1, routed)           0.650    25.199    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[7]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -25.199    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.353ns  (logic 5.354ns (57.241%)  route 3.999ns (42.759%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 15.830 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756    15.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478    16.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841    17.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301    17.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000    17.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598    18.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306    19.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000    19.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    20.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    20.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    20.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    22.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    22.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    22.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.832    24.376    histogram/histogram/reg17/izlaz0[8]
    SLICE_X17Y10         LUT6 (Prop_lut6_I0_O)        0.299    24.675 r  histogram/histogram/reg17/ram_name_reg_i_16__4/O
                         net (fo=1, routed)           0.508    25.183    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[5]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -25.183    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.391ns  (logic 5.354ns (57.011%)  route 4.037ns (42.989%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.382ns = ( 25.382 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 15.830 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756    15.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478    16.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841    17.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301    17.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000    17.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598    18.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306    19.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000    19.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    20.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    20.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    20.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    22.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    22.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    22.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.926    24.471    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.299    24.770 r  histogram/histogram/reg17/ram_name_reg_i_14__5/O
                         net (fo=1, routed)           0.451    25.221    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/dina[7]
    RAMB18_X0Y5          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.618    25.382    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    25.842    
                         clock uncertainty           -0.035    25.807    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.241    25.566    histogram/histogram/histogram/IM_MEMS[6].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.566    
                         arrival time                         -25.221    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.351ns  (logic 5.354ns (57.256%)  route 3.997ns (42.744%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 15.830 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756    15.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478    16.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841    17.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301    17.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000    17.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598    18.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306    19.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000    19.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    20.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    20.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    20.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    22.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    22.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    22.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.040    24.585    histogram/histogram/reg17/izlaz0[8]
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.299    24.884 r  histogram/histogram/reg17/ram_name_reg_i_17__4/O
                         net (fo=1, routed)           0.297    25.181    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[4]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -25.181    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.346ns  (logic 5.354ns (57.284%)  route 3.992ns (42.716%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 15.830 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756    15.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478    16.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841    17.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301    17.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000    17.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598    18.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306    19.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000    19.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    20.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    20.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    20.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    22.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    22.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    22.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          1.035    24.580    histogram/histogram/reg17/izlaz0[8]
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.299    24.879 r  histogram/histogram/reg17/ram_name_reg_i_20__4/O
                         net (fo=1, routed)           0.297    25.176    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[1]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -25.176    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.372ns  (logic 5.354ns (57.125%)  route 4.018ns (42.875%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 25.377 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 15.830 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756    15.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478    16.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841    17.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301    17.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000    17.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598    18.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306    19.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000    19.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    20.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    20.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    20.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    22.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    22.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    22.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.902    24.447    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    24.746 r  histogram/histogram/reg17/ram_name_reg_i_15__1/O
                         net (fo=1, routed)           0.456    25.202    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/dina[6]
    RAMB18_X0Y7          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    25.377    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    25.837    
                         clock uncertainty           -0.035    25.802    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    25.561    histogram/histogram/histogram/IM_MEMS[2].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -25.202    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.335ns  (logic 5.354ns (57.353%)  route 3.981ns (42.647%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 25.380 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 15.830 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756    15.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478    16.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841    17.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301    17.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000    17.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598    18.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306    19.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000    19.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    20.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    20.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    20.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    22.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    22.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    22.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.498    24.043    histogram/histogram/reg17/izlaz0[8]
    SLICE_X11Y9          LUT6 (Prop_lut6_I0_O)        0.299    24.342 r  histogram/histogram/reg17/ram_name_reg_i_15__4/O
                         net (fo=1, routed)           0.823    25.165    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/dina[6]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.616    25.380    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.424    25.804    
                         clock uncertainty           -0.035    25.769    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    25.528    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -25.165    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        9.358ns  (logic 5.354ns (57.210%)  route 4.004ns (42.790%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=3 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 25.377 - 20.000 ) 
    Source Clock Delay      (SCD):    5.830ns = ( 15.830 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522    13.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.756    15.830    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478    16.308 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/data[3]_i_2__2_psbram/Q
                         net (fo=5, routed)           0.841    17.149    histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output_signal[8]
    SLICE_X8Y5           LUT2 (Prop_lut2_I0_O)        0.301    17.450 r  histogram/histogram/sabiraci_kumul/sabiraci1[1].sabirac1/output[3]_i_48/O
                         net (fo=1, routed)           0.000    17.450    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output[3]_i_28[0]
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.963 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.963    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[3]_i_35_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.286 r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/output_reg[7]_i_35/O[1]
                         net (fo=2, routed)           0.598    18.884    histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output_reg[7]_i_16[1]
    SLICE_X10Y6          LUT3 (Prop_lut3_I0_O)        0.306    19.190 r  histogram/histogram/sabiraci_kumul/sabiraci2[0].sabirac2/output[7]_i_31/O
                         net (fo=1, routed)           0.000    19.190    histogram/histogram/reg17/output[7]_i_14[1]
    SLICE_X10Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.723 r  histogram/histogram/reg17/output_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.723    histogram/histogram/reg17/output_reg[7]_i_16_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.046 r  histogram/histogram/reg17/output_reg[11]_i_16/O[1]
                         net (fo=1, routed)           0.577    20.623    histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output_reg[11]_i_6_0[1]
    SLICE_X11Y7          LUT3 (Prop_lut3_I1_O)        0.306    20.929 r  histogram/histogram/sabiraci_kumul/sabiraci3[0].sabirac3/output[11]_i_13/O
                         net (fo=1, routed)           0.000    20.929    histogram/histogram/reg17/output[11]_i_5[1]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.479 r  histogram/histogram/reg17/output_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.479    histogram/histogram/reg17/output_reg[11]_i_6_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.813 r  histogram/histogram/reg17/output_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.644    22.457    histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output_reg[15][1]
    SLICE_X9Y7           LUT3 (Prop_lut3_I0_O)        0.303    22.760 r  histogram/histogram/sabiraci_kumul/sabiraci4[0].sabirac4/output[15]_i_4/O
                         net (fo=1, routed)           0.000    22.760    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_1[1]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.310 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.310    histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[15]_i_1_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    23.545 r  histogram/histogram/sabiraci_kumul/registar[0].registar1/output_reg[16]_i_2/O[0]
                         net (fo=65, routed)          0.906    24.451    histogram/histogram/reg17/izlaz0[8]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.299    24.750 r  histogram/histogram/reg17/ram_name_reg_i_15/O
                         net (fo=1, routed)           0.438    25.188    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/dina[6]
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.613    25.377    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism              0.460    25.837    
                         clock uncertainty           -0.035    25.802    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241    25.561    histogram/histogram/histogram/IM_MEMS[0].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         25.561    
                         arrival time                         -25.188    
  -------------------------------------------------------------------
                         slack                                  0.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.180%)  route 0.238ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  histogram/histogram/reg4/output_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[38]/Q
                         net (fo=4, routed)           0.238     2.061    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/Q[6]
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.906     2.249    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.760    
                         clock uncertainty            0.035     1.795    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.978    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.963%)  route 0.251ns (64.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  histogram/histogram/reg4/output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[27]/Q
                         net (fo=4, routed)           0.251     2.074    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/Q[3]
    RAMB18_X0Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.907     2.250    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y1          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.761    
                         clock uncertainty            0.035     1.796    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.979    histogram/histogram/histogram/IM_MEMS[3].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.884%)  route 0.252ns (64.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.596     1.682    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  histogram/histogram/reg4/output_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.823 r  histogram/histogram/reg4/output_reg[35]/Q
                         net (fo=4, routed)           0.252     2.075    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/Q[3]
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.906     2.249    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.489     1.760    
                         clock uncertainty            0.035     1.795    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.978    histogram/histogram/histogram/IM_MEMS[4].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 histogram/histogram/reg4/output_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.707%)  route 0.233ns (62.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.593     1.679    histogram/histogram/reg4/clk_IBUF_BUFG
    SLICE_X23Y10         FDRE                                         r  histogram/histogram/reg4/output_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     1.820 r  histogram/histogram/reg4/output_reg[41]/Q
                         net (fo=4, routed)           0.233     2.053    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/Q[1]
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.900     2.243    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg/CLKARDCLK
                         clock pessimism             -0.508     1.735    
                         clock uncertainty            0.035     1.770    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.953    histogram/histogram/histogram/IM_MEMS[5].IM_MEMi/ram_name_reg
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uart/tx_data_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_data_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.591     1.677    uart/clk_IBUF_BUFG
    SLICE_X19Y14         FDRE                                         r  uart/tx_data_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y14         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  uart/tx_data_tmp_reg[7]/Q
                         net (fo=1, routed)           0.091     1.909    uart/tx_data_tmp_reg_n_0_[7]
    SLICE_X18Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.954 r  uart/tx_data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.954    uart/tx_data_tmp[6]
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.860     2.202    uart/clk_IBUF_BUFG
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/C
                         clock pessimism             -0.512     1.690    
                         clock uncertainty            0.035     1.725    
    SLICE_X18Y14         FDRE (Hold_fdre_C_D)         0.121     1.846    uart/tx_data_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 histogram/histogram/hist19/output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.249%)  route 0.259ns (64.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.587     1.673    histogram/histogram/hist19/clk_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  histogram/histogram/hist19/output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.814 r  histogram/histogram/hist19/output_reg[9]/Q
                         net (fo=16, routed)          0.259     2.073    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/addra[9]
    RAMB36_X0Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.892     2.235    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1/CLKARDCLK
                         clock pessimism             -0.489     1.746    
                         clock uncertainty            0.035     1.781    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.964    histogram/histogram/slika/IM_MEMS[5].IM_MEMi/ram_name_reg_1
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 histogram/histogram/adresa/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/adresa/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.870%)  route 0.111ns (44.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.590     1.676    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDRE (Prop_fdre_C_Q)         0.141     1.817 r  histogram/histogram/adresa/counter_reg[1]/Q
                         net (fo=3, routed)           0.111     1.928    histogram/histogram/adresa/counter[1]
    SLICE_X14Y17         FDRE                                         r  histogram/histogram/adresa/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.857     2.199    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  histogram/histogram/adresa/output_reg[1]/C
                         clock pessimism             -0.510     1.689    
                         clock uncertainty            0.035     1.724    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.085     1.809    histogram/histogram/adresa/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.592     1.678    histogram/histogram/inkrementers/counter[0].brojac/clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.819 r  histogram/histogram/inkrementers/counter[0].brojac/data_reg[2]/Q
                         net (fo=1, routed)           0.054     1.873    histogram/histogram/inkrementers/counter[0].brojac/data_reg_n_0_[2]
    SLICE_X10Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.984 r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    histogram/histogram/inkrementers/counter[0].brojac/output_reg[4]_i_1_n_6
    SLICE_X10Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.859     2.201    histogram/histogram/inkrementers/counter[0].brojac/clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]/C
                         clock pessimism             -0.510     1.691    
                         clock uncertainty            0.035     1.726    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.134     1.860    histogram/histogram/inkrementers/counter[0].brojac/output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.593     1.679    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.820 r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[10]/Q
                         net (fo=1, routed)           0.054     1.874    histogram/histogram/inkrementers/counter[1].brojac/data_reg_n_0_[10]
    SLICE_X10Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.985 r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    histogram/histogram/inkrementers/counter[1].brojac/output_reg[12]_i_1_n_6
    SLICE_X10Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.861     2.203    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]/C
                         clock pessimism             -0.511     1.692    
                         clock uncertainty            0.035     1.727    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.134     1.861    histogram/histogram/inkrementers/counter[1].brojac/output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.594     1.680    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  histogram/histogram/inkrementers/counter[1].brojac/data_reg[6]/Q
                         net (fo=1, routed)           0.054     1.875    histogram/histogram/inkrementers/counter[1].brojac/data_reg_n_0_[6]
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.986 r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    histogram/histogram/inkrementers/counter[1].brojac/output_reg[8]_i_1_n_6
    SLICE_X10Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.863     2.205    histogram/histogram/inkrementers/counter[1].brojac/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]/C
                         clock pessimism             -0.512     1.693    
                         clock uncertainty            0.035     1.728    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.134     1.862    histogram/histogram/inkrementers/counter[1].brojac/output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.124    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.148ns  (logic 0.918ns (17.833%)  route 4.230ns (82.167%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           1.129     1.653    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X16Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.777 f  histogram/histogram/citac/counter[12]_i_4__1/O
                         net (fo=1, routed)           0.667     2.444    histogram/histogram/citac/counter[12]_i_4__1_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  histogram/histogram/citac/counter[12]_i_2__1/O
                         net (fo=6, routed)           1.052     3.620    histogram/histogram/citac/counter[12]_i_2__1_n_0
    SLICE_X16Y18         LUT2 (Prop_lut2_I1_O)        0.146     3.766 r  histogram/histogram/citac/counter[12]_i_1__0/O
                         net (fo=12, routed)          1.382     5.148    histogram/histogram/citac/counter[12]_i_1__0_n_0
    SLICE_X17Y20         FDRE                                         r  histogram/histogram/citac/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.148ns  (logic 0.918ns (17.833%)  route 4.230ns (82.167%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           1.129     1.653    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X16Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.777 f  histogram/histogram/citac/counter[12]_i_4__1/O
                         net (fo=1, routed)           0.667     2.444    histogram/histogram/citac/counter[12]_i_4__1_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  histogram/histogram/citac/counter[12]_i_2__1/O
                         net (fo=6, routed)           1.052     3.620    histogram/histogram/citac/counter[12]_i_2__1_n_0
    SLICE_X16Y18         LUT2 (Prop_lut2_I1_O)        0.146     3.766 r  histogram/histogram/citac/counter[12]_i_1__0/O
                         net (fo=12, routed)          1.382     5.148    histogram/histogram/citac/counter[12]_i_1__0_n_0
    SLICE_X17Y20         FDRE                                         r  histogram/histogram/citac/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.148ns  (logic 0.918ns (17.833%)  route 4.230ns (82.167%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           1.129     1.653    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X16Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.777 f  histogram/histogram/citac/counter[12]_i_4__1/O
                         net (fo=1, routed)           0.667     2.444    histogram/histogram/citac/counter[12]_i_4__1_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  histogram/histogram/citac/counter[12]_i_2__1/O
                         net (fo=6, routed)           1.052     3.620    histogram/histogram/citac/counter[12]_i_2__1_n_0
    SLICE_X16Y18         LUT2 (Prop_lut2_I1_O)        0.146     3.766 r  histogram/histogram/citac/counter[12]_i_1__0/O
                         net (fo=12, routed)          1.382     5.148    histogram/histogram/citac/counter[12]_i_1__0_n_0
    SLICE_X17Y20         FDRE                                         r  histogram/histogram/citac/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.148ns  (logic 0.918ns (17.833%)  route 4.230ns (82.167%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           1.129     1.653    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X16Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.777 f  histogram/histogram/citac/counter[12]_i_4__1/O
                         net (fo=1, routed)           0.667     2.444    histogram/histogram/citac/counter[12]_i_4__1_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  histogram/histogram/citac/counter[12]_i_2__1/O
                         net (fo=6, routed)           1.052     3.620    histogram/histogram/citac/counter[12]_i_2__1_n_0
    SLICE_X16Y18         LUT2 (Prop_lut2_I1_O)        0.146     3.766 r  histogram/histogram/citac/counter[12]_i_1__0/O
                         net (fo=12, routed)          1.382     5.148    histogram/histogram/citac/counter[12]_i_1__0_n_0
    SLICE_X17Y20         FDRE                                         r  histogram/histogram/citac/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.560ns  (logic 0.918ns (20.130%)  route 3.642ns (79.870%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           1.129     1.653    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X16Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.777 f  histogram/histogram/citac/counter[12]_i_4__1/O
                         net (fo=1, routed)           0.667     2.444    histogram/histogram/citac/counter[12]_i_4__1_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  histogram/histogram/citac/counter[12]_i_2__1/O
                         net (fo=6, routed)           1.052     3.620    histogram/histogram/citac/counter[12]_i_2__1_n_0
    SLICE_X16Y18         LUT2 (Prop_lut2_I1_O)        0.146     3.766 r  histogram/histogram/citac/counter[12]_i_1__0/O
                         net (fo=12, routed)          0.794     4.560    histogram/histogram/citac/counter[12]_i_1__0_n_0
    SLICE_X17Y18         FDRE                                         r  histogram/histogram/citac/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.560ns  (logic 0.918ns (20.130%)  route 3.642ns (79.870%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           1.129     1.653    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X16Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.777 f  histogram/histogram/citac/counter[12]_i_4__1/O
                         net (fo=1, routed)           0.667     2.444    histogram/histogram/citac/counter[12]_i_4__1_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  histogram/histogram/citac/counter[12]_i_2__1/O
                         net (fo=6, routed)           1.052     3.620    histogram/histogram/citac/counter[12]_i_2__1_n_0
    SLICE_X16Y18         LUT2 (Prop_lut2_I1_O)        0.146     3.766 r  histogram/histogram/citac/counter[12]_i_1__0/O
                         net (fo=12, routed)          0.794     4.560    histogram/histogram/citac/counter[12]_i_1__0_n_0
    SLICE_X17Y18         FDRE                                         r  histogram/histogram/citac/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.560ns  (logic 0.918ns (20.130%)  route 3.642ns (79.870%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           1.129     1.653    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X16Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.777 f  histogram/histogram/citac/counter[12]_i_4__1/O
                         net (fo=1, routed)           0.667     2.444    histogram/histogram/citac/counter[12]_i_4__1_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  histogram/histogram/citac/counter[12]_i_2__1/O
                         net (fo=6, routed)           1.052     3.620    histogram/histogram/citac/counter[12]_i_2__1_n_0
    SLICE_X16Y18         LUT2 (Prop_lut2_I1_O)        0.146     3.766 r  histogram/histogram/citac/counter[12]_i_1__0/O
                         net (fo=12, routed)          0.794     4.560    histogram/histogram/citac/counter[12]_i_1__0_n_0
    SLICE_X17Y18         FDRE                                         r  histogram/histogram/citac/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.560ns  (logic 0.918ns (20.130%)  route 3.642ns (79.870%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           1.129     1.653    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X16Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.777 f  histogram/histogram/citac/counter[12]_i_4__1/O
                         net (fo=1, routed)           0.667     2.444    histogram/histogram/citac/counter[12]_i_4__1_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.568 f  histogram/histogram/citac/counter[12]_i_2__1/O
                         net (fo=6, routed)           1.052     3.620    histogram/histogram/citac/counter[12]_i_2__1_n_0
    SLICE_X16Y18         LUT2 (Prop_lut2_I1_O)        0.146     3.766 r  histogram/histogram/citac/counter[12]_i_1__0/O
                         net (fo=12, routed)          0.794     4.560    histogram/histogram/citac/counter[12]_i_1__0_n_0
    SLICE_X17Y18         FDRE                                         r  histogram/histogram/citac/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.323ns  (logic 0.896ns (20.727%)  route 3.427ns (79.273%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           1.129     1.653    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X16Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.777 r  histogram/histogram/citac/counter[12]_i_4__1/O
                         net (fo=1, routed)           0.667     2.444    histogram/histogram/citac/counter[12]_i_4__1_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  histogram/histogram/citac/counter[12]_i_2__1/O
                         net (fo=6, routed)           0.914     3.482    histogram/histogram/citac/counter[12]_i_2__1_n_0
    SLICE_X18Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.606 r  histogram/histogram/citac/adresa[12]_i_1/O
                         net (fo=16, routed)          0.717     4.323    histogram/histogram/citac/adresa[12]_i_1_n_0
    SLICE_X16Y20         FDRE                                         r  histogram/histogram/citac/adresa_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.323ns  (logic 0.896ns (20.727%)  route 3.427ns (79.273%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           1.129     1.653    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X16Y18         LUT5 (Prop_lut5_I0_O)        0.124     1.777 r  histogram/histogram/citac/counter[12]_i_4__1/O
                         net (fo=1, routed)           0.667     2.444    histogram/histogram/citac/counter[12]_i_4__1_n_0
    SLICE_X16Y19         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  histogram/histogram/citac/counter[12]_i_2__1/O
                         net (fo=6, routed)           0.914     3.482    histogram/histogram/citac/counter[12]_i_2__1_n_0
    SLICE_X18Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.606 r  histogram/histogram/citac/adresa[12]_i_1/O
                         net (fo=16, routed)          0.717     4.323    histogram/histogram/citac/adresa[12]_i_1_n_0
    SLICE_X16Y20         FDRE                                         r  histogram/histogram/citac/adresa_reg[9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.167ns (55.242%)  route 0.135ns (44.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/counter_reg[0]/Q
                         net (fo=4, routed)           0.135     0.302    histogram/histogram/citac/counter_reg_n_0_[0]
    SLICE_X19Y19         FDRE                                         r  histogram/histogram/citac/adresa_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.146ns (47.337%)  route 0.162ns (52.663%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[10]/C
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  histogram/histogram/citac/counter_reg[10]/Q
                         net (fo=3, routed)           0.162     0.308    histogram/histogram/citac/counter_reg_n_0_[10]
    SLICE_X16Y19         FDRE                                         r  histogram/histogram/citac/adresa_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.146ns (43.258%)  route 0.192ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[9]/C
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  histogram/histogram/citac/counter_reg[9]/Q
                         net (fo=3, routed)           0.192     0.338    histogram/histogram/citac/counter_reg_n_0_[9]
    SLICE_X16Y20         FDRE                                         r  histogram/histogram/citac/adresa_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/memorija_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/load_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.249ns (71.126%)  route 0.101ns (28.874%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/memorija_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.151     0.151 f  histogram/histogram/citac/memorija_reg[0]/Q
                         net (fo=5, routed)           0.101     0.252    histogram/histogram/citac/memorija_reg_n_0_[0]
    SLICE_X18Y18         LUT6 (Prop_lut6_I0_O)        0.098     0.350 r  histogram/histogram/citac/load_i_1/O
                         net (fo=1, routed)           0.000     0.350    histogram/histogram/citac/load_i_1_n_0
    SLICE_X18Y18         FDRE                                         r  histogram/histogram/citac/load_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.146ns (40.886%)  route 0.211ns (59.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[3]/C
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  histogram/histogram/citac/counter_reg[3]/Q
                         net (fo=3, routed)           0.211     0.357    histogram/histogram/citac/counter_reg_n_0_[3]
    SLICE_X16Y18         FDRE                                         r  histogram/histogram/citac/adresa_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/memorija_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/ram_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.151ns (42.056%)  route 0.208ns (57.944%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/memorija_reg[2]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  histogram/histogram/citac/memorija_reg[2]/Q
                         net (fo=3, routed)           0.208     0.359    histogram/histogram/citac/memorija_reg_n_0_[2]
    SLICE_X18Y17         FDRE                                         r  histogram/histogram/citac/ram_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/memorija_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/ram_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.151ns (41.276%)  route 0.215ns (58.724%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/memorija_reg[0]/C
    SLICE_X18Y18         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  histogram/histogram/citac/memorija_reg[0]/Q
                         net (fo=5, routed)           0.215     0.366    histogram/histogram/citac/memorija_reg_n_0_[0]
    SLICE_X18Y17         FDRE                                         r  histogram/histogram/citac/ram_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.146ns (39.650%)  route 0.222ns (60.350%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[1]/C
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  histogram/histogram/citac/counter_reg[1]/Q
                         net (fo=3, routed)           0.222     0.368    histogram/histogram/citac/counter_reg_n_0_[1]
    SLICE_X16Y18         FDRE                                         r  histogram/histogram/citac/adresa_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/adresa_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.146ns (39.557%)  route 0.223ns (60.443%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[12]/C
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  histogram/histogram/citac/counter_reg[12]/Q
                         net (fo=3, routed)           0.223     0.369    histogram/histogram/citac/counter_reg_n_0_[12]
    SLICE_X16Y19         FDRE                                         r  histogram/histogram/citac/adresa_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/citac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/citac/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.254ns (67.847%)  route 0.120ns (32.153%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE                         0.000     0.000 r  histogram/histogram/citac/counter_reg[4]/C
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  histogram/histogram/citac/counter_reg[4]/Q
                         net (fo=3, routed)           0.120     0.266    histogram/histogram/citac/counter_reg_n_0_[4]
    SLICE_X17Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.374 r  histogram/histogram/citac/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     0.374    histogram/histogram/citac/data0[4]
    SLICE_X17Y18         FDRE                                         r  histogram/histogram/citac/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/adresa/out_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.882ns  (logic 4.110ns (34.589%)  route 7.772ns (65.411%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.745     5.819    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  histogram/histogram/adresa/out_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.456     6.275 r  histogram/histogram/adresa/out_signal_reg/Q
                         net (fo=21, routed)          1.733     8.008    histogram/histogram/reg12/send_ready
    SLICE_X25Y23         LUT3 (Prop_lut3_I2_O)        0.124     8.132 r  histogram/histogram/reg12/send_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.039    14.171    send_ready_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    17.701 r  send_ready_OBUF_inst/O
                         net (fo=0)                   0.000    17.701    send_ready
    R14                                                               r  send_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.487ns  (logic 4.044ns (62.343%)  route 2.443ns (37.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    uart/clk_IBUF_BUFG
    SLICE_X21Y14         FDRE                                         r  uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.456     6.280 r  uart/tx_reg/Q
                         net (fo=1, routed)           2.443     8.722    tx_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.588    12.311 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.311    tx
    Y11                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/control/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/load_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.453ns  (logic 0.580ns (39.926%)  route 0.873ns (60.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.741     5.815    histogram/control/clk_IBUF_BUFG
    SLICE_X21Y21         FDRE                                         r  histogram/control/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.456     6.271 r  histogram/control/send_reg/Q
                         net (fo=1, routed)           0.873     7.143    histogram/histogram/citac/load_reg_0
    SLICE_X18Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  histogram/histogram/citac/load_i_1/O
                         net (fo=1, routed)           0.000     7.267    histogram/histogram/citac/load_i_1_n_0
    SLICE_X18Y18         FDRE                                         r  histogram/histogram/citac/load_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/control/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            histogram/histogram/citac/load_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.186ns (36.928%)  route 0.318ns (63.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.585     1.671    histogram/control/clk_IBUF_BUFG
    SLICE_X21Y21         FDRE                                         r  histogram/control/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  histogram/control/send_reg/Q
                         net (fo=1, routed)           0.318     2.130    histogram/histogram/citac/load_reg_0
    SLICE_X18Y18         LUT6 (Prop_lut6_I5_O)        0.045     2.175 r  histogram/histogram/citac/load_i_1/O
                         net (fo=1, routed)           0.000     2.175    histogram/histogram/citac/load_i_1_n_0
    SLICE_X18Y18         FDRE                                         r  histogram/histogram/citac/load_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.429ns (67.420%)  route 0.691ns (32.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.591     1.677    uart/clk_IBUF_BUFG
    SLICE_X21Y14         FDRE                                         r  uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  uart/tx_reg/Q
                         net (fo=1, routed)           0.691     2.509    tx_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.288     3.797 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.797    tx
    Y11                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/reg12/output_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.465ns  (logic 1.458ns (32.650%)  route 3.007ns (67.350%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.585     1.671    histogram/histogram/reg12/clk_IBUF_BUFG
    SLICE_X17Y21         FDRE                                         r  histogram/histogram/reg12/output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.128     1.799 r  histogram/histogram/reg12/output_reg/Q
                         net (fo=123, routed)         0.539     2.338    histogram/histogram/reg12/hist_complete
    SLICE_X25Y23         LUT3 (Prop_lut3_I1_O)        0.099     2.437 r  histogram/histogram/reg12/send_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.468     4.905    send_ready_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     6.136 r  send_ready_OBUF_inst/O
                         net (fo=0)                   0.000     6.136    send_ready
    R14                                                               r  send_ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/adresa/out_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            send_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.882ns  (logic 4.110ns (34.589%)  route 7.772ns (65.411%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.745     5.819    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  histogram/histogram/adresa/out_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.456     6.275 r  histogram/histogram/adresa/out_signal_reg/Q
                         net (fo=21, routed)          1.733     8.008    histogram/histogram/reg12/send_ready
    SLICE_X25Y23         LUT3 (Prop_lut3_I2_O)        0.124     8.132 r  histogram/histogram/reg12/send_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.039    14.171    send_ready_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    17.701 r  send_ready_OBUF_inst/O
                         net (fo=0)                   0.000    17.701    send_ready
    R14                                                               r  send_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.487ns  (logic 4.044ns (62.343%)  route 2.443ns (37.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.750     5.824    uart/clk_IBUF_BUFG
    SLICE_X21Y14         FDRE                                         r  uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.456     6.280 r  uart/tx_reg/Q
                         net (fo=1, routed)           2.443     8.722    tx_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.588    12.311 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.311    tx
    Y11                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/control/send_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/load_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.453ns  (logic 0.580ns (39.926%)  route 0.873ns (60.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.741     5.815    histogram/control/clk_IBUF_BUFG
    SLICE_X21Y21         FDRE                                         r  histogram/control/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.456     6.271 r  histogram/control/send_reg/Q
                         net (fo=1, routed)           0.873     7.143    histogram/histogram/citac/load_reg_0
    SLICE_X18Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  histogram/histogram/citac/load_i_1/O
                         net (fo=1, routed)           0.000     7.267    histogram/histogram/citac/load_i_1_n_0
    SLICE_X18Y18         FDRE                                         r  histogram/histogram/citac/load_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/control/send_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            histogram/histogram/citac/load_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.186ns (36.928%)  route 0.318ns (63.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.585     1.671    histogram/control/clk_IBUF_BUFG
    SLICE_X21Y21         FDRE                                         r  histogram/control/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  histogram/control/send_reg/Q
                         net (fo=1, routed)           0.318     2.130    histogram/histogram/citac/load_reg_0
    SLICE_X18Y18         LUT6 (Prop_lut6_I5_O)        0.045     2.175 r  histogram/histogram/citac/load_i_1/O
                         net (fo=1, routed)           0.000     2.175    histogram/histogram/citac/load_i_1_n_0
    SLICE_X18Y18         FDRE                                         r  histogram/histogram/citac/load_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.429ns (67.420%)  route 0.691ns (32.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.591     1.677    uart/clk_IBUF_BUFG
    SLICE_X21Y14         FDRE                                         r  uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  uart/tx_reg/Q
                         net (fo=1, routed)           0.691     2.509    tx_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.288     3.797 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.797    tx
    Y11                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 histogram/histogram/reg12/output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            send_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.465ns  (logic 1.458ns (32.650%)  route 3.007ns (67.350%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.585     1.671    histogram/histogram/reg12/clk_IBUF_BUFG
    SLICE_X17Y21         FDRE                                         r  histogram/histogram/reg12/output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.128     1.799 r  histogram/histogram/reg12/output_reg/Q
                         net (fo=123, routed)         0.539     2.338    histogram/histogram/reg12/hist_complete
    SLICE_X25Y23         LUT3 (Prop_lut3_I1_O)        0.099     2.437 r  histogram/histogram/reg12/send_ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.468     4.905    send_ready_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     6.136 r  send_ready_OBUF_inst/O
                         net (fo=0)                   0.000     6.136    send_ready
    R14                                                               r  send_ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.352ns  (logic 1.588ns (16.978%)  route 7.765ns (83.022%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.662     9.352    histogram/histogram/adresa/SR[0]
    SLICE_X16Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X16Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.352ns  (logic 1.588ns (16.978%)  route 7.765ns (83.022%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.662     9.352    histogram/histogram/adresa/SR[0]
    SLICE_X16Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X16Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.339ns  (logic 1.588ns (17.003%)  route 7.751ns (82.997%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.648     9.339    histogram/histogram/adresa/SR[0]
    SLICE_X14Y19         FDRE                                         r  histogram/histogram/adresa/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.569     5.334    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  histogram/histogram/adresa/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[8]/C

Slack:                    inf
  Source:                 send
                            (input port)
  Destination:            uart/tx_data_tmp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.213ns  (logic 1.761ns (19.116%)  route 7.452ns (80.884%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  send (IN)
                         net (fo=0)                   0.000     0.000    send
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  send_IBUF_inst/O
                         net (fo=7, routed)           5.796     7.309    uart/send_IBUF
    SLICE_X23Y15         LUT5 (Prop_lut5_I1_O)        0.124     7.433 r  uart/tx_data_cnt[2]_i_1/O
                         net (fo=5, routed)           0.751     8.184    uart/tx_par_bit0_out
    SLICE_X24Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.308 r  uart/tx_data_tmp[7]_i_1/O
                         net (fo=8, routed)           0.904     9.213    uart/tx_data_tmp[7]_i_1_n_0
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.575     5.340    uart/clk_IBUF_BUFG
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.212ns (43.890%)  route 0.271ns (56.110%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.271     0.438    uart/Q[0]
    SLICE_X23Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.483 r  uart/tx_data_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.483    uart/tx_data_tmp[2]
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.857     2.199    uart/clk_IBUF_BUFG
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[2]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.212ns (43.799%)  route 0.272ns (56.201%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.272     0.439    uart/Q[0]
    SLICE_X23Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.484 r  uart/tx_data_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    uart/tx_data_tmp[1]
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.857     2.199    uart/clk_IBUF_BUFG
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[1]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.212ns (43.022%)  route 0.281ns (56.978%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.281     0.448    uart/Q[0]
    SLICE_X18Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.493 r  uart/tx_data_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.493    uart/tx_data_tmp[4]
    SLICE_X18Y15         FDRE                                         r  uart/tx_data_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.859     2.201    uart/clk_IBUF_BUFG
    SLICE_X18Y15         FDRE                                         r  uart/tx_data_tmp_reg[4]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.257%)  route 0.357ns (62.743%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.357     0.524    uart/Q[0]
    SLICE_X23Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.569 r  uart/tx_data_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.569    uart/tx_data_tmp[3]
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.857     2.199    uart/clk_IBUF_BUFG
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[3]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.257ns (44.838%)  route 0.316ns (55.162%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[1]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[1]/Q
                         net (fo=16, routed)          0.260     0.427    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[1]
    SLICE_X20Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.472 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[0]_i_2/O
                         net (fo=1, routed)           0.056     0.528    uart/tx_data_tmp_reg[0]_0
    SLICE_X20Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.573 r  uart/tx_data_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.573    uart/tx_data_tmp[0]
    SLICE_X20Y15         FDRE                                         r  uart/tx_data_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.858     2.200    uart/clk_IBUF_BUFG
    SLICE_X20Y15         FDRE                                         r  uart/tx_data_tmp_reg[0]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/adresa_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/slika/IM_MEMS[6].IM_MEMi/ram_name_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.194ns (33.845%)  route 0.379ns (66.155%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE                         0.000     0.000 r  histogram/histogram/citac/adresa_reg[0]/C
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  histogram/histogram/citac/adresa_reg[0]/Q
                         net (fo=1, routed)           0.087     0.233    histogram/histogram/citac/adresa[0]
    SLICE_X18Y19         LUT3 (Prop_lut3_I0_O)        0.048     0.281 r  histogram/histogram/citac/ram_name_reg_0_i_14/O
                         net (fo=16, routed)          0.292     0.573    histogram/histogram/slika/IM_MEMS[6].IM_MEMi/addrb[0]
    RAMB36_X1Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[6].IM_MEMi/ram_name_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.893     2.236    histogram/histogram/slika/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[6].IM_MEMi/ram_name_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.257ns (44.225%)  route 0.324ns (55.775%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[1]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[1]/Q
                         net (fo=16, routed)          0.153     0.320    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[1]
    SLICE_X18Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.365 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[5]_i_2/O
                         net (fo=1, routed)           0.171     0.536    uart/tx_data_tmp_reg[5]_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.045     0.581 r  uart/tx_data_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     0.581    uart/tx_data_tmp[5]
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.860     2.202    uart/clk_IBUF_BUFG
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[5]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.212ns (35.050%)  route 0.393ns (64.950%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.393     0.560    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[2]
    SLICE_X19Y14         LUT5 (Prop_lut5_I1_O)        0.045     0.605 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[7]_i_2/O
                         net (fo=1, routed)           0.000     0.605    uart/tx_data_tmp_reg[7]_0[0]
    SLICE_X19Y14         FDRE                                         r  uart/tx_data_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.860     2.202    uart/clk_IBUF_BUFG
    SLICE_X19Y14         FDRE                                         r  uart/tx_data_tmp_reg[7]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.212ns (33.500%)  route 0.421ns (66.500%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.421     0.588    uart/Q[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.633 r  uart/tx_data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.633    uart/tx_data_tmp[6]
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.860     2.202    uart/clk_IBUF_BUFG
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/adresa_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.212ns (33.006%)  route 0.430ns (66.994%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDRE                         0.000     0.000 r  histogram/histogram/citac/adresa_reg[10]/C
    SLICE_X16Y19         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/adresa_reg[10]/Q
                         net (fo=1, routed)           0.163     0.330    histogram/histogram/citac/adresa[10]
    SLICE_X16Y19         LUT3 (Prop_lut3_I0_O)        0.045     0.375 r  histogram/histogram/citac/ram_name_reg_0_i_4/O
                         net (fo=16, routed)          0.267     0.642    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/addrb[10]
    RAMB36_X1Y3          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.898     2.241    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           268 Endpoints
Min Delay           268 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.352ns  (logic 1.588ns (16.978%)  route 7.765ns (83.022%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.662     9.352    histogram/histogram/adresa/SR[0]
    SLICE_X16Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X16Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.352ns  (logic 1.588ns (16.978%)  route 7.765ns (83.022%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.662     9.352    histogram/histogram/adresa/SR[0]
    SLICE_X16Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X16Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.339ns  (logic 1.588ns (17.003%)  route 7.751ns (82.997%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.648     9.339    histogram/histogram/adresa/SR[0]
    SLICE_X14Y19         FDRE                                         r  histogram/histogram/adresa/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.569     5.334    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  histogram/histogram/adresa/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            histogram/histogram/adresa/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.239ns  (logic 1.588ns (17.186%)  route 7.652ns (82.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  reset_IBUF_inst/O
                         net (fo=20, routed)          7.102     8.566    histogram/histogram/diferencijator/reset_IBUF
    SLICE_X15Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.690 r  histogram/histogram/diferencijator/counter[12]_i_1/O
                         net (fo=13, routed)          0.549     9.239    histogram/histogram/adresa/SR[0]
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.572     5.337    histogram/histogram/adresa/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  histogram/histogram/adresa/counter_reg[8]/C

Slack:                    inf
  Source:                 send
                            (input port)
  Destination:            uart/tx_data_tmp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.213ns  (logic 1.761ns (19.116%)  route 7.452ns (80.884%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  send (IN)
                         net (fo=0)                   0.000     0.000    send
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  send_IBUF_inst/O
                         net (fo=7, routed)           5.796     7.309    uart/send_IBUF
    SLICE_X23Y15         LUT5 (Prop_lut5_I1_O)        0.124     7.433 r  uart/tx_data_cnt[2]_i_1/O
                         net (fo=5, routed)           0.751     8.184    uart/tx_par_bit0_out
    SLICE_X24Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.308 r  uart/tx_data_tmp[7]_i_1/O
                         net (fo=8, routed)           0.904     9.213    uart/tx_data_tmp[7]_i_1_n_0
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         1.575     5.340    uart/clk_IBUF_BUFG
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.212ns (43.890%)  route 0.271ns (56.110%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.271     0.438    uart/Q[0]
    SLICE_X23Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.483 r  uart/tx_data_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.483    uart/tx_data_tmp[2]
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.857     2.199    uart/clk_IBUF_BUFG
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[2]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.212ns (43.799%)  route 0.272ns (56.201%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.272     0.439    uart/Q[0]
    SLICE_X23Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.484 r  uart/tx_data_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    uart/tx_data_tmp[1]
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.857     2.199    uart/clk_IBUF_BUFG
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[1]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.212ns (43.022%)  route 0.281ns (56.978%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.281     0.448    uart/Q[0]
    SLICE_X18Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.493 r  uart/tx_data_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.493    uart/tx_data_tmp[4]
    SLICE_X18Y15         FDRE                                         r  uart/tx_data_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.859     2.201    uart/clk_IBUF_BUFG
    SLICE_X18Y15         FDRE                                         r  uart/tx_data_tmp_reg[4]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.257%)  route 0.357ns (62.743%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.357     0.524    uart/Q[0]
    SLICE_X23Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.569 r  uart/tx_data_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.569    uart/tx_data_tmp[3]
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.857     2.199    uart/clk_IBUF_BUFG
    SLICE_X23Y15         FDRE                                         r  uart/tx_data_tmp_reg[3]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.257ns (44.838%)  route 0.316ns (55.162%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[1]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[1]/Q
                         net (fo=16, routed)          0.260     0.427    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[1]
    SLICE_X20Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.472 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[0]_i_2/O
                         net (fo=1, routed)           0.056     0.528    uart/tx_data_tmp_reg[0]_0
    SLICE_X20Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.573 r  uart/tx_data_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.573    uart/tx_data_tmp[0]
    SLICE_X20Y15         FDRE                                         r  uart/tx_data_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.858     2.200    uart/clk_IBUF_BUFG
    SLICE_X20Y15         FDRE                                         r  uart/tx_data_tmp_reg[0]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/adresa_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/slika/IM_MEMS[6].IM_MEMi/ram_name_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.194ns (33.845%)  route 0.379ns (66.155%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y19         FDRE                         0.000     0.000 r  histogram/histogram/citac/adresa_reg[0]/C
    SLICE_X19Y19         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  histogram/histogram/citac/adresa_reg[0]/Q
                         net (fo=1, routed)           0.087     0.233    histogram/histogram/citac/adresa[0]
    SLICE_X18Y19         LUT3 (Prop_lut3_I0_O)        0.048     0.281 r  histogram/histogram/citac/ram_name_reg_0_i_14/O
                         net (fo=16, routed)          0.292     0.573    histogram/histogram/slika/IM_MEMS[6].IM_MEMi/addrb[0]
    RAMB36_X1Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[6].IM_MEMi/ram_name_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.893     2.236    histogram/histogram/slika/IM_MEMS[6].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[6].IM_MEMi/ram_name_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.257ns (44.225%)  route 0.324ns (55.775%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[1]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[1]/Q
                         net (fo=16, routed)          0.153     0.320    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[1]
    SLICE_X18Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.365 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[5]_i_2/O
                         net (fo=1, routed)           0.171     0.536    uart/tx_data_tmp_reg[5]_0
    SLICE_X18Y14         LUT6 (Prop_lut6_I3_O)        0.045     0.581 r  uart/tx_data_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     0.581    uart/tx_data_tmp[5]
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.860     2.202    uart/clk_IBUF_BUFG
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[5]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.212ns (35.050%)  route 0.393ns (64.950%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.393     0.560    histogram/histogram/slika/IM_MEMS[3].IM_MEMi/Q[2]
    SLICE_X19Y14         LUT5 (Prop_lut5_I1_O)        0.045     0.605 r  histogram/histogram/slika/IM_MEMS[3].IM_MEMi/tx_data_tmp[7]_i_2/O
                         net (fo=1, routed)           0.000     0.605    uart/tx_data_tmp_reg[7]_0[0]
    SLICE_X19Y14         FDRE                                         r  uart/tx_data_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.860     2.202    uart/clk_IBUF_BUFG
    SLICE_X19Y14         FDRE                                         r  uart/tx_data_tmp_reg[7]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/ram_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/tx_data_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.212ns (33.500%)  route 0.421ns (66.500%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE                         0.000     0.000 r  histogram/histogram/citac/ram_reg[2]/C
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/ram_reg[2]/Q
                         net (fo=8, routed)           0.421     0.588    uart/Q[0]
    SLICE_X18Y14         LUT6 (Prop_lut6_I4_O)        0.045     0.633 r  uart/tx_data_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.633    uart/tx_data_tmp[6]
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.860     2.202    uart/clk_IBUF_BUFG
    SLICE_X18Y14         FDRE                                         r  uart/tx_data_tmp_reg[6]/C

Slack:                    inf
  Source:                 histogram/histogram/citac/adresa_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.212ns (33.006%)  route 0.430ns (66.994%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDRE                         0.000     0.000 r  histogram/histogram/citac/adresa_reg[10]/C
    SLICE_X16Y19         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  histogram/histogram/citac/adresa_reg[10]/Q
                         net (fo=1, routed)           0.163     0.330    histogram/histogram/citac/adresa[10]
    SLICE_X16Y19         LUT3 (Prop_lut3_I0_O)        0.045     0.375 r  histogram/histogram/citac/ram_name_reg_0_i_4/O
                         net (fo=16, routed)          0.267     0.642    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/addrb[10]
    RAMB36_X1Y3          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=814, routed)         0.898     2.241    histogram/histogram/slika/IM_MEMS[1].IM_MEMi/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  histogram/histogram/slika/IM_MEMS[1].IM_MEMi/ram_name_reg_1/CLKBWRCLK





