#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue Mar  1 07:33:55 2022
# Process ID: 14296
# Current directory: X:/SAP/labor2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2080 X:\SAP\labor2\labor2.xpr
# Log file: X:/SAP/labor2/vivado.log
# Journal file: X:/SAP/labor2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project X:/SAP/labor2/labor2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'x:/SAP/lib_SAP_2022_02_02'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 880.160 ; gain = 164.418
update_compile_order -fileset sources_1
open_bd_design {X:/SAP/labor2/labor2.srcs/sources_1/bd/schema_4/schema_4.bd}
Adding cell -- FIT:user:or:1.0 - or_0
Adding cell -- FIT:user:and:1.0 - and_0
Adding cell -- FIT:user:and:1.0 - and_1
Adding cell -- FIT:user:and:1.0 - and_2
Adding cell -- FIT:user:inv:1.0 - inv_0
Adding cell -- FIT:user:inv:1.0 - inv_1
Successfully read diagram <schema_4> from BD file <X:/SAP/labor2/labor2.srcs/sources_1/bd/schema_4/schema_4.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 971.727 ; gain = 87.164
set_property top algebra_4 [current_fileset]
update_compile_order -fileset sources_1
set_property top algebra_4_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/SAP/labor2/labor2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'X:/SAP/labor2/labor2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'algebra_4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/SAP/labor2/labor2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj algebra_4_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/labor2/labor2.srcs/sources_1/imports/SAP/l2_algebra_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity algebra_4
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/labor2/labor2.srcs/sim_1/imports/SAP/l2_algebra_4_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity algebra_4_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/SAP/labor2/labor2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 49acb7562e624f9da22b09abf24ba8fd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot algebra_4_test_behav xil_defaultlib.algebra_4_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.algebra_4 [algebra_4_default]
Compiling architecture behavioral of entity xil_defaultlib.algebra_4_test
Built simulation snapshot algebra_4_test_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source X:/SAP/labor2/labor2.sim/sim_1/behav/xsim/xsim.dir/algebra_4_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  1 07:42:02 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/SAP/labor2/labor2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "algebra_4_test_behav -key {Behavioral:sim_1:Functional:algebra_4_test} -tclbatch {algebra_4_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source algebra_4_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### Simulation start ###
### Total number of errors = Unknown - check waveforms manually / zkontrolujte prubehy rucne
### Simulation finished ###
INFO: [USF-XSim-96] XSim completed. Design snapshot 'algebra_4_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.832 ; gain = 0.410
set_property top schema_4_vhdl [current_fileset]
update_compile_order -fileset sources_1
set_property top schema_4_vhdl [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA13C1A
set_property PROGRAM.FILE {X:/SAP/labor2/labor2.runs/impl_1/schema_4_vhdl.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {X:/SAP/labor2/labor2.runs/impl_1/schema_4_vhdl.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1698.184 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  1 07:49:40 2022...
