# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 15:21:06  March 13, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ELEC374project_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
set_global_assignment -name TOP_LEVEL_ENTITY div_32bit
=======
set_global_assignment -name TOP_LEVEL_ENTITY datapath
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
=======
set_global_assignment -name TOP_LEVEL_ENTITY datapath
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
=======
set_global_assignment -name TOP_LEVEL_ENTITY datapath
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:21:06  MARCH 13, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ns" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH div_32bit_tb -section_id eda_simulation
=======
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH DIV_ALUtb -section_id eda_simulation
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
=======
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH DIV_ALUtb -section_id eda_simulation
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
=======
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH DIV_ALUtb -section_id eda_simulation
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_TEST_BENCH_NAME mul_32bit_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id mul_32bit_tb
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "100 s" -section_id mul_32bit_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME mul_32bit_tb -section_id mul_32bit_tb
set_global_assignment -name EDA_TEST_BENCH_NAME div_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id div_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME div_tb -section_id div_tb
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "100 ns" -section_id div_tb
set_global_assignment -name EDA_TEST_BENCH_NAME div_32bit_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id div_32bit_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME div_32bit_tb -section_id div_32bit_tb
set_global_assignment -name EDA_TEST_BENCH_NAME add_TB -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id add_TB
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME add_TB -section_id add_TB
set_global_assignment -name EDA_TEST_BENCH_NAME sub_32tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id sub_32tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME sub_32tb -section_id sub_32tb
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
set_global_assignment -name VERILOG_FILE div_32bit_tb.v
set_global_assignment -name VERILOG_FILE div_32bit.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
=======
=======
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
=======
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
set_global_assignment -name VERILOG_FILE z_register.v
set_global_assignment -name VERILOG_FILE SUB_ALUtb.v
set_global_assignment -name VERILOG_FILE shr_TB.v
set_global_assignment -name VERILOG_FILE shr_32bit.v
set_global_assignment -name VERILOG_FILE shra_32bit.v
set_global_assignment -name VERILOG_FILE shl_TB.v
set_global_assignment -name VERILOG_FILE shl_32bit.v
set_global_assignment -name VERILOG_FILE ror_tb.v
set_global_assignment -name VERILOG_FILE ror_32bit.v
set_global_assignment -name VERILOG_FILE rol_tb.v
set_global_assignment -name VERILOG_FILE rol_32bit.v
set_global_assignment -name VERILOG_FILE registerTB.v
set_global_assignment -name VERILOG_FILE Register.v
set_global_assignment -name VERILOG_FILE PC.v
set_global_assignment -name VERILOG_FILE OR_TBdatapath.v
set_global_assignment -name VERILOG_FILE or_TB.v
set_global_assignment -name VERILOG_FILE or_32bit.v
set_global_assignment -name VERILOG_FILE not_tb.v
set_global_assignment -name VERILOG_FILE NOT_ALUtb.v
set_global_assignment -name VERILOG_FILE not_32bit.v
set_global_assignment -name VERILOG_FILE NEGATE_ALUtb.v
set_global_assignment -name VERILOG_FILE mux2to1TB.v
set_global_assignment -name VERILOG_FILE mul_32bit_tb.v
set_global_assignment -name VERILOG_FILE mul_32bit.v
set_global_assignment -name VERILOG_FILE multiplexerTB.v
set_global_assignment -name VERILOG_FILE multiplexer32to1.v
set_global_assignment -name VERILOG_FILE multiplexer.v
set_global_assignment -name VERILOG_FILE MDRTB.v
set_global_assignment -name VERILOG_FILE MDR.v
set_global_assignment -name VERILOG_FILE encoderTB.v
set_global_assignment -name VERILOG_FILE encoder.v
set_global_assignment -name VERILOG_FILE DIV_ALUtb.v
set_global_assignment -name VERILOG_FILE div_32bit_tb.v
set_global_assignment -name VERILOG_FILE div_32bit.v
set_global_assignment -name VERILOG_FILE datapath.v
set_global_assignment -name VERILOG_FILE bidirectional_bus.v
set_global_assignment -name VERILOG_FILE and_32bit.v
set_global_assignment -name VERILOG_FILE ALU.v
set_global_assignment -name VERILOG_FILE add_TB.v
set_global_assignment -name VERILOG_FILE ADD_ALUtb.v
set_global_assignment -name VERILOG_FILE negate.v
set_global_assignment -name VERILOG_FILE add_32.v
set_global_assignment -name VERILOG_FILE sub_32tb.v
set_global_assignment -name VERILOG_FILE sub_32bit.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name EDA_TEST_BENCH_NAME NOT_ALUtb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id NOT_ALUtb
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "750 ns" -section_id NOT_ALUtb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME NOT_ALUtb -section_id NOT_ALUtb
set_global_assignment -name EDA_TEST_BENCH_NAME NEGATE_ALUtb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id NEGATE_ALUtb
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "1000 ns" -section_id NEGATE_ALUtb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME NEGATE_ALUtb -section_id NEGATE_ALUtb
set_global_assignment -name EDA_TEST_BENCH_NAME ADD_ALUtb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id ADD_ALUtb
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "1000 ns" -section_id ADD_ALUtb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME ADD_ALUtb -section_id ADD_ALUtb
set_global_assignment -name EDA_TEST_BENCH_NAME SUB_ALUtb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id SUB_ALUtb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME SUB_ALUtb -section_id SUB_ALUtb
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "1000 ns" -section_id SUB_ALUtb
set_global_assignment -name VERILOG_FILE MULTIPLY_ALUtb.v
set_global_assignment -name EDA_TEST_BENCH_NAME MULTIPLY_ALUtb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id MULTIPLY_ALUtb
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "750 ns" -section_id MULTIPLY_ALUtb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME MULTIPLY_ALUtb -section_id MULTIPLY_ALUtb
set_global_assignment -name EDA_TEST_BENCH_NAME DIV_ALUtb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id DIV_ALUtb
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "600 ns" -section_id DIV_ALUtb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME DIV_ALUtb -section_id DIV_ALUtb
<<<<<<< HEAD
<<<<<<< HEAD
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
=======
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
=======
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
set_global_assignment -name EDA_TEST_BENCH_FILE mul_32bit_tb.v -section_id mul_32bit_tb
set_global_assignment -name EDA_TEST_BENCH_FILE div_tb.v -section_id div_tb
set_global_assignment -name EDA_TEST_BENCH_FILE div_32bit_tb.v -section_id div_32bit_tb
set_global_assignment -name EDA_TEST_BENCH_FILE add_TB.v -section_id add_TB
set_global_assignment -name EDA_TEST_BENCH_FILE sub_32tb.v -section_id sub_32tb
<<<<<<< HEAD
<<<<<<< HEAD
<<<<<<< HEAD
=======
=======
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
=======
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
set_global_assignment -name EDA_TEST_BENCH_FILE NOT_ALUtb.v -section_id NOT_ALUtb
set_global_assignment -name EDA_TEST_BENCH_FILE NEGATE_ALUtb.v -section_id NEGATE_ALUtb
set_global_assignment -name EDA_TEST_BENCH_FILE ADD_ALUtb.v -section_id ADD_ALUtb
set_global_assignment -name EDA_TEST_BENCH_FILE SUB_ALUtb.v -section_id SUB_ALUtb
set_global_assignment -name EDA_TEST_BENCH_FILE MULTIPLY_ALUtb.v -section_id MULTIPLY_ALUtb
set_global_assignment -name EDA_TEST_BENCH_FILE DIV_ALUtb.v -section_id DIV_ALUtb
<<<<<<< HEAD
<<<<<<< HEAD
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
=======
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
=======
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top