<profile>

<section name = "Vitis HLS Report for 'compute_matmul'" level="0">
<item name = "Date">Sat Sep 27 23:15:29 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">mhsa_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.274 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">590601, 590601, 2.362 ms, 2.362 ms, 590601, 590601, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30">compute_matmul_Pipeline_VITIS_LOOP_43_1, 770, 770, 3.080 us, 3.080 us, 769, 769, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_compute_matmul_Pipeline_execute_dot_product_fu_44">compute_matmul_Pipeline_execute_dot_product, 589828, 589828, 2.359 ms, 2.359 ms, 589825, 589825, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 166, 343, -</column>
<column name="Memory">0, -, 128, 524, 0</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30">compute_matmul_Pipeline_VITIS_LOOP_43_1, 0, 0, 23, 53, 0</column>
<column name="grp_compute_matmul_Pipeline_execute_dot_product_fu_44">compute_matmul_Pipeline_execute_dot_product, 0, 1, 143, 290, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_U">compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb, 0, 32, 131, 0, 192, 32, 1, 6144</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_U">compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb, 0, 32, 131, 0, 192, 32, 1, 6144</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_U">compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb, 0, 32, 131, 0, 192, 32, 1, 6144</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_U">compute_matmul_compute_matmul_stream_float_0_stream_float_0_stream_float_0_vebkb, 0, 32, 131, 0, 192, 32, 1, 6144</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">3, 5, 1, 5</column>
<column name="ap_done">1, 2, 1, 2</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_address0">8, 3, 8, 24</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_ce0">1, 3, 1, 3</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1_we0">1, 2, 1, 2</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_address0">8, 3, 8, 24</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_ce0">1, 3, 1, 3</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2_we0">1, 2, 1, 2</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_address0">8, 3, 8, 24</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_ce0">1, 3, 1, 3</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3_we0">1, 2, 1, 2</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_address0">8, 3, 8, 24</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_ce0">1, 3, 1, 3</column>
<column name="compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_we0">1, 2, 1, 2</column>
<column name="real_start">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_compute_matmul_Pipeline_VITIS_LOOP_43_1_fu_30_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_matmul_Pipeline_execute_dot_product_fu_44_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_matmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_matmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_matmul, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, compute_matmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_matmul, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, compute_matmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_matmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_matmul, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, compute_matmul, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, compute_matmul, return value</column>
<column name="vector_stream_dout">in, 32, ap_fifo, vector_stream, pointer</column>
<column name="vector_stream_empty_n">in, 1, ap_fifo, vector_stream, pointer</column>
<column name="vector_stream_read">out, 1, ap_fifo, vector_stream, pointer</column>
<column name="vector_stream_num_data_valid">in, 7, ap_fifo, vector_stream, pointer</column>
<column name="vector_stream_fifo_cap">in, 7, ap_fifo, vector_stream, pointer</column>
<column name="matrix_stream_dout">in, 32, ap_fifo, matrix_stream, pointer</column>
<column name="matrix_stream_empty_n">in, 1, ap_fifo, matrix_stream, pointer</column>
<column name="matrix_stream_read">out, 1, ap_fifo, matrix_stream, pointer</column>
<column name="matrix_stream_num_data_valid">in, 7, ap_fifo, matrix_stream, pointer</column>
<column name="matrix_stream_fifo_cap">in, 7, ap_fifo, matrix_stream, pointer</column>
<column name="result_stream_din">out, 32, ap_fifo, result_stream, pointer</column>
<column name="result_stream_full_n">in, 1, ap_fifo, result_stream, pointer</column>
<column name="result_stream_write">out, 1, ap_fifo, result_stream, pointer</column>
<column name="result_stream_num_data_valid">in, 32, ap_fifo, result_stream, pointer</column>
<column name="result_stream_fifo_cap">in, 32, ap_fifo, result_stream, pointer</column>
</table>
</item>
</section>
</profile>
