Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Sep 23 14:40:29 2024
| Host         : DESKTOP-5BJAETF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   143 |
| Unused register locations in slices containing registers |   614 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             154 |          112 |
| No           | No                    | Yes                    |             182 |           63 |
| No           | Yes                   | No                     |             621 |          360 |
| Yes          | No                    | No                     |            1405 |          795 |
| Yes          | No                    | Yes                    |            1087 |          533 |
| Yes          | Yes                   | No                     |             153 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------------------------+----------------------------------+------------------+----------------+
|        Clock Signal        |               Enable Signal               |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------+-------------------------------------------+----------------------------------+------------------+----------------+
|  vga/c2i4/inst_reg[48]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[49]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[52]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[58]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[113]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[56]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[59]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[32]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[114]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[36]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[38]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[35]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[115]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[49]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[52]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[56]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[46]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[48]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[42]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[59]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i5/inst_reg[58]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[114]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[35]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[36]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[32]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[38]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[52]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[46]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[49]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[42]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[48]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[114]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[58]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[115]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[56]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[59]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[113]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[32]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[36]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[46]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[42]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[48]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[35]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[38]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[46]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[58]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[59]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[56]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[49]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[113]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i2/inst_reg[52]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[114]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[36]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[115]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[32]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[35]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[56]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[58]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[42]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[52]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[46]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[48]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[49]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[59]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[115]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[113]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[114]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[32]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[35]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[38]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[36]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i3/inst_reg[38]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i4/inst_reg[42]/G0  |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[115]/G0 |                                           |                                  |                1 |              1 |
|  vga/c2i1/inst_reg[113]/G0 |                                           |                                  |                1 |              1 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/next_data_count           | rst_all                          |                2 |              4 |
|  debug_clk                 |                                           |                                  |                2 |              4 |
|  CLK_GEN/CLK_OUT3          | BTN_SCAN/p_0_in                           |                                  |                1 |              5 |
|  CLK_GEN/CLK_OUT1          |                                           | vga/U12/strdata_reg[52]_0        |                3 |              5 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/next_data_count           | rst_all                          |                2 |              6 |
|  CLK_GEN/CLK_OUT1          | vga/U12/ascii_code_reg[0]_inv_4           | vga/U12/ascii_code_reg[0]_inv_5  |                4 |              6 |
| ~CLK_GEN/CLK_OUT1          | SW_IBUF[13]                               |                                  |                2 |              6 |
| ~CLK_GEN/CLK_OUT1          | vga/MEMBUF_reg_0_63_0_2_i_2_n_0           |                                  |                2 |              6 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/buff[15]_i_1__0_n_0       | DISPLAY/P2S_LED/buff[16]_i_1_n_0 |                2 |              7 |
|  CLK_GEN/CLK_OUT3          | vga/U12/v_count__21                       |                                  |                5 |             10 |
|  CLK_GEN/CLK_OUT3          |                                           | vga/U12/rdn_reg_n_0              |                3 |             12 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/buff[15]_i_1__0_n_0       |                                  |                7 |             12 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff[64]_i_2_n_0          | DISPLAY/P2S_SEG/buff[64]_i_1_n_0 |                2 |             13 |
|  CLK_GEN/CLK_OUT1          |                                           | vga/U12/strdata_reg[34]_0        |                8 |             13 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff[64]_i_2_n_0          |                                  |                6 |             14 |
|  CLK_GEN/CLK_OUT3          |                                           | vga/U12/h_count[9]_i_1_n_0       |               11 |             15 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff[64]_i_2_n_0          | DISPLAY/P2S_SEG/buff[63]_i_1_n_0 |                4 |             15 |
|  CLK_GEN/CLK_OUT4          |                                           |                                  |                3 |             17 |
|  CLK_GEN/CLK_OUT3          |                                           | rst_all                          |                9 |             26 |
|  CLK_GEN/CLK_OUT3          |                                           |                                  |               11 |             26 |
|  CLK_GEN/CLK_OUT1          |                                           |                                  |               21 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[3][31][0]    | rst_all                          |               16 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[5][31][0]    | rst_all                          |               17 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[23][31][0]   | rst_all                          |               18 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[31][31]_0[0] | rst_all                          |               16 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[26][31][0]   | rst_all                          |               16 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[7][31][0]    | rst_all                          |               14 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[30][31][0]   | rst_all                          |               18 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[29][31][0]   | rst_all                          |               19 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[27][31][0]   | rst_all                          |               13 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[8][31][0]    | rst_all                          |               14 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[2][31][0]    | rst_all                          |               18 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[22][31][0]   | rst_all                          |               14 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/E[0]                      | rst_all                          |               17 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[16][31][0]   | rst_all                          |               19 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[14][31][0]   | rst_all                          |               14 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[17][31][0]   | rst_all                          |               15 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[18][31][0]   | rst_all                          |               15 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[11][31][0]   | rst_all                          |               17 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[19][31][0]   | rst_all                          |               17 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[20][31][0]   | rst_all                          |               19 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[15][31][0]   | rst_all                          |               15 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[21][31][0]   | rst_all                          |               17 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[12][31][0]   | rst_all                          |               19 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[10][31][0]   | rst_all                          |               18 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[13][31][0]   | rst_all                          |               16 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[9][31][0]    | rst_all                          |               17 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[28][31][0]   | rst_all                          |               17 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[25][31][0]   | rst_all                          |               15 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[24][31][0]   | rst_all                          |               14 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[6][31][0]    | rst_all                          |               16 |             32 |
| ~debug_clk                 | core/reg_MEM_WB/register_reg[4][31][0]    | rst_all                          |               18 |             32 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/code_exe_reg[6]_rep__1            |                                  |               16 |             38 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/code_id_reg[6]_rep__1             |                                  |               17 |             38 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/code_if_reg[6]_rep__1_1           |                                  |               14 |             38 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/code_wb_reg[6]_rep__1             |                                  |               14 |             38 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/code_mem_reg[6]_rep__1            |                                  |               16 |             38 |
|  CLK_GEN/CLK_OUT1          | vga/U12/should_latch_debug_data           |                                  |                6 |             48 |
|  debug_clk                 | core/reg_IF_ID/reg_FD_stall               | rst_all                          |               25 |             95 |
|  debug_clk                 | core/p_1_in                               | core/reg_IF_ID/u_b_h_w_EX_reg[0] |               45 |            102 |
|  inst_reg[150]_i_2_n_0     |                                           | vga/c2i1/inst_reg[150]_i_3_n_0   |               64 |            110 |
|  inst_reg[150]_i_2__1_n_0  |                                           | vga/c2i3/inst_reg[150]_i_3_n_0   |               71 |            110 |
|  inst_reg[150]_i_2__2_n_0  |                                           | vga/c2i4/inst_reg[150]_i_3_n_0   |               69 |            110 |
|  inst_reg[150]_i_2__0_n_0  |                                           | vga/c2i2/inst_reg[150]_i_3_n_0   |               60 |            110 |
|  inst_reg[150]_i_2__3_n_0  |                                           | vga/c2i5/inst_reg[150]_i_3_n_0   |               62 |            110 |
|  debug_clk                 | core/p_1_in                               |                                  |               72 |            158 |
|  debug_clk                 |                                           | rst_all                          |               63 |            182 |
| ~debug_clk                 | core/data_ram/data[127][7]_i_1_n_0        |                                  |              631 |           1024 |
+----------------------------+-------------------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    75 |
| 4      |                     2 |
| 5      |                     2 |
| 6      |                     4 |
| 7      |                     1 |
| 10     |                     1 |
| 12     |                     2 |
| 13     |                     2 |
| 14     |                     1 |
| 15     |                     2 |
| 16+    |                    51 |
+--------+-----------------------+


