*****************************************************************

  Operator   [GTP_DDC_E2]

  Author      [liuwenyi]

  Abstract    []

  Copyright 2014 (c). SHENZHEN PANGO MICROSYSTEMS CO.,LTD.
  All Right Reserved.

  Revision History:
     06/18/14 - Initial version.

********************************************************************************/
implementation impl of GTP_DDC_E2
{  
    bit RST_CTRL = GRS_EN == "TRUE" ? 1'b0 : 1'b1;           
    operator gopDQSL ddc_inst
        parameter map 
        (    
            RST_CTRL       => RST_CTRL,
            CLKA_GATE_EN   => CLKA_GATE_EN,
            WCLK_DELAY_SEL => WCLK_DELAY_SEL,
            DDC_MODE       => DDC_MODE,
            R_EXTEND       => R_EXTEND,
            DELAY_SEL      => DELAY_SEL,
            IFIFO_GENERIC  => IFIFO_GENERIC,
            RADDR_INIT     => RADDR_INIT,
            DATA_RATE      => DATA_RATE
        )
        port map
        (            
            WCLK             => WCLK,
            WCLK_DELAY       => WCLK_DELAY,
            DQSI_DELAY       => DQSI_DELAY,
            DQSIB_DELAY      => DQSIB_DELAY,
            DGTS             => DGTS,
            IFIFO_WADDR      => IFIFO_WADDR,
            IFIFO_RADDR      => IFIFO_RADDR,
            READ_VALID       => READ_VALID,
            DQS_DRIFT        => DQS_DRIFT,
            DRIFT_DETECT_ERR => DRIFT_DETECT_ERR,
            DQS_DRIFT_STATUS => DQS_DRIFT_STATUS,
            DQS_SAMPLE       => DQS_SAMPLE,
            RST              => RST,
            RST_TRAINING_N   => RST_TRAINING_N,
            CLKA             => CLKA,
            CLKB             => CLKB,
            DQSI             => DQSI,
            DQSIB            => DQSIB,
            DELAY_STEP0      => DELAY_STEP0,
            DELAY_STEP1      => DELAY_STEP1,
            DELAY_STEP2      => DELAY_STEP2,
            DELAY_STEP3      => DELAY_STEP3,
            DELAY_STEP4      => DELAY_STEP4,
            DQS_GATE_CTRL    => DQS_GATE_CTRL,
            GATE_SEL         => GATE_SEL,
            CLK_GATE_CTRL    => CLK_GATE_CTRL,
            CLKA_GATE        => CLKA_GATE
        );
};
