/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 * Copyright 2017 NXP
 * Copyright 2019 Variscite Ltd.
 * 
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "fsl-imx8qm.dtsi"

/ {
	compatible = "fsl,imx8qm-var-som", "fsl,imx8qm";

	chosen {
		bootargs = "console=ttyLP0,115200 earlycon=lpuart32,0x5a060000,115200";
		stdout-path = &lpuart0;
	};

	aliases {
		gpio0 = &gpio0;
		gpio1 = &gpio1;
		gpio2 = &gpio2;
		gpio3 = &gpio3;
		gpio4 = &gpio4;
		gpio5 = &gpio5;
		gpio6 = &gpio6;
		gpio7 = &gpio7;
		gpio8 = &pca9534;
		i2c0  = &i2c0;
		i2c1  = &i2c1;
		i2c2  = &i2c2;
		i2c3  = &i2c3;
		i2c4  = &i2c4;
	};

        backlight: backlight {
                compatible = "pwm-backlight";
                pwms = <&lvds0_pwm 0 100000 0>;
                brightness-levels = < 0  1  2  3  4  5  6  7  8  9
                                     10 11 12 13 14 15 16 17 18 19
                                     20 21 22 23 24 25 26 27 28 29
                                     30 31 32 33 34 35 36 37 38 39
                                     40 41 42 43 44 45 46 47 48 49
                                     50 51 52 53 54 55 56 57 58 59
                                     60 61 62 63 64 65 66 67 68 69
                                     70 71 72 73 74 75 76 77 78 79
                                     80 81 82 83 84 85 86 87 88 89
                                     90 91 92 93 94 95 96 97 98 99
                                    100>;
                default-brightness-level = <80>;
                status = "disabled";
        };

	regulators: regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_audio: audio {
			compatible = "regulator-fixed";
			regulator-name = "wm8904_supply";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usdhc2_vmmc: usdhc2_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "sw-3p3-sd1";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usb_otg1_vbus: usb_otg1_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
		};
	};

	sound-wm8904 {
		compatible = "fsl,imx-audio-wm8904";
		model = "imx-wm8904";
		audio-codec = <&wm8904>;
		audio-cpu = <&esai0>;
		audio-routing =
			"Headphone Jack", "HPOUTL",
			"Headphone Jack", "HPOUTR",
			"IN2L", "Line In Jack",
			"IN2R", "Line In Jack",
			"IN1L", "Mic Jack",
			"Playback", "CPU-Playback",
			"CPU-Capture", "Capture";
		status = "okay";
	};

	sound-amix-sai {
		compatible = "fsl,imx-audio-amix";
		model = "amix-audio-sai";
		dais = <&sai6>, <&sai7>;
		amix-controller = <&amix>;
		status = "okay";
	};

	lpspi2: lpspi@5a020000 {
		compatible = "fsl,imx7ulp-spi";
		reg = <0x0 0x5a020000 0x0 0x10000>;
		interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-parent = <&gic>;
		clocks = <&clk IMX8QM_SPI2_CLK>,
			 <&clk IMX8QM_SPI2_IPG_CLK>;
		clock-names = "per", "ipg";
		assigned-clocks = <&clk IMX8QM_SPI2_CLK>;
		assigned-clock-rates = <20000000>;
		power-domains = <&pd_dma0_chan5>;
		dma-names = "tx","rx";
		dmas = <&edma0 5 0 0>, <&edma0 4 0 1>;
		status = "disabled";
	};
};

&acm {
	status = "okay";
};

&amix {
	status = "okay";
};

&asrc0 {
	assigned-clocks = <&clk IMX8QM_AUD_PLL0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV>;
	assigned-clock-rates = <786432000>, <49152000>, <24576000>;
	fsl,asrc-rate  = <48000>;
	status = "okay";
};

&asrc1 {
	assigned-clocks = <&clk IMX8QM_AUD_PLL0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV>;
	assigned-clock-rates = <786432000>, <49152000>, <24576000>;
	fsl,asrc-rate = <48000>;
	status = "okay";
};

&esai0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_esai0>;
	assigned-clocks = <&clk IMX8QM_ACM_ESAI0_MCLK_SEL>,
			<&clk IMX8QM_AUD_PLL0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV>,
			<&clk IMX8QM_AUD_ESAI_0_EXTAL_IPG>;
	assigned-clock-parents = <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_CLK>;
	assigned-clock-rates = <0>, <786432000>, <49152000>, <24576000>, <49152000>;
	status = "okay";
};

&sai_hdmi_tx {
	assigned-clocks =<&clk IMX8QM_ACM_HDMI_TX_SAI0_MCLK_SEL>,
			<&clk IMX8QM_AUD_PLL0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK0_DIV>,
			<&clk IMX8QM_AUD_SAI_HDMITX0_MCLK>;
	assigned-clock-parents = <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK0_CLK>;
	assigned-clock-rates = <0>, <786432000>, <49152000>, <24576000>, <49152000>;
	fsl,sai-asynchronous;
	status = "disabled";
};

&sai6 {
	assigned-clocks = <&clk IMX8QM_ACM_SAI6_MCLK_SEL>,
			<&clk IMX8QM_AUD_PLL1_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK1_DIV>,
			<&clk IMX8QM_AUD_SAI_6_MCLK>;
	assigned-clock-parents = <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_CLK>;
	assigned-clock-rates = <0>, <786432000>, <98304000>, <24576000>, <98304000>;
	fsl,sai-asynchronous;
	fsl,txm-rxs;
	status = "okay";
};

&sai7 {
	assigned-clocks = <&clk IMX8QM_ACM_SAI7_MCLK_SEL>,
			<&clk IMX8QM_AUD_PLL1_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_DIV>,
			<&clk IMX8QM_AUD_ACM_AUD_REC_CLK1_DIV>,
			<&clk IMX8QM_AUD_SAI_7_MCLK>;
	assigned-clock-parents = <&clk IMX8QM_AUD_ACM_AUD_PLL_CLK1_CLK>;
	assigned-clock-rates = <0>, <786432000>, <98304000>, <24576000>, <98304000>;
	fsl,sai-asynchronous;
	fsl,txm-rxs;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx8qm-var-som {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				SC_P_ESAI1_FSR_LSIO_GPIO2_IO04						0x00000041
				SC_P_ESAI1_FST_LSIO_GPIO2_IO05						0x00000041
				SC_P_ESAI1_SCKR_LSIO_GPIO2_IO06						0x00000041
				SC_P_ESAI1_SCKT_LSIO_GPIO2_IO07						0x00000041
				SC_P_SPDIF0_EXT_CLK_LSIO_GPIO2_IO16					0x00000041
				
				SC_P_ENET1_RGMII_RXD0_LSIO_GPIO6_IO18       		0x00000041
				SC_P_SAI1_RXFS_LSIO_GPIO3_IO14              		0x00000041
				SC_P_M40_GPIO0_01_LSIO_GPIO0_IO09           		0x00000041
				SC_P_ENET1_RGMII_TX_CTL_LSIO_GPIO6_IO11     		0x00000041
				SC_P_FLEXCAN1_TX_LSIO_GPIO4_IO00            		0x00000041
				SC_P_SPI0_CS1_LSIO_GPIO3_IO06               		0x00000041
				SC_P_GPT0_CLK_LSIO_GPIO0_IO14               		0x00000041
				SC_P_USB_SS3_TC1_LSIO_GPIO4_IO04            		0x00000041
				SC_P_GPT0_COMPARE_LSIO_GPIO0_IO16           		0x00000041
				SC_P_ENET1_RGMII_TXD1_LSIO_GPIO6_IO13       		0x00000041
				SC_P_ENET1_RGMII_TXC_LSIO_GPIO6_IO10        		0x00000041
				SC_P_ENET1_RGMII_RX_CTL_LSIO_GPIO6_IO17     		0x00000041
				SC_P_FLEXCAN1_RX_LSIO_GPIO3_IO31            		0x00000041
				SC_P_UART0_CTS_B_LSIO_GPIO0_IO23            		0x00000041
				SC_P_UART0_RTS_B_LSIO_GPIO0_IO22            		0x00000041
				SC_P_ADC_IN5_LSIO_GPIO3_IO23                		0x00000041
				SC_P_LVDS0_I2C1_SCL_LSIO_GPIO1_IO08         		0x00000041
				SC_P_LVDS0_I2C1_SDA_LSIO_GPIO1_IO09         		0x00000041
				SC_P_ADC_IN6_LSIO_GPIO3_IO24                		0x00000041
				SC_P_ADC_IN4_LSIO_GPIO3_IO22                		0x00000041
				SC_P_ADC_IN3_LSIO_GPIO3_IO21                		0x00000041
				SC_P_SAI1_TXC_LSIO_GPIO3_IO15               		0x00000041
				SC_P_ENET1_RGMII_TXD2_LSIO_GPIO6_IO14       		0x00000041
				SC_P_ENET1_RGMII_TXD3_LSIO_GPIO6_IO15       		0x00000041
				SC_P_ENET1_RGMII_RXC_LSIO_GPIO6_IO16        		0x00000041
				SC_P_ENET1_RGMII_RXD3_LSIO_GPIO6_IO21       		0x00000041
				SC_P_ENET1_RGMII_RXD2_LSIO_GPIO6_IO20       		0x00000041
				SC_P_ENET1_RGMII_RXD1_LSIO_GPIO6_IO19       		0x00000041
				SC_P_ENET1_RGMII_TXD0_LSIO_GPIO6_IO12       		0x00000041
				SC_P_GPT1_COMPARE_LSIO_GPIO0_IO19           		0x00000041
				SC_P_SPI0_SDI_LSIO_GPIO3_IO04               		0x00000041
				SC_P_SPI0_SCK_LSIO_GPIO3_IO02               		0x00000041
				SC_P_SAI1_TXFS_LSIO_GPIO3_IO17              		0x00000041
				SC_P_SAI1_RXC_LSIO_GPIO3_IO12               		0x00000041
				SC_P_SAI1_RXD_LSIO_GPIO3_IO13               		0x00000041
				SC_P_FLEXCAN0_RX_LSIO_GPIO3_IO29            		0x00000041
				SC_P_FLEXCAN0_TX_LSIO_GPIO3_IO30            		0x00000041
				SC_P_M40_GPIO0_00_LSIO_GPIO0_IO08           		0x00000041
				SC_P_LVDS0_GPIO00_LSIO_GPIO1_IO04           		0x00000041
				SC_P_SPI0_SDO_LSIO_GPIO3_IO03               		0x00000041
				SC_P_GPT1_CLK_LSIO_GPIO0_IO17               		0x00000041
				SC_P_SPI0_CS0_LSIO_GPIO3_IO05               		0x00000041
				SC_P_MIPI_CSI0_MCLK_OUT_LSIO_GPIO1_IO24     		0x00000041
				SC_P_USB_SS3_TC3_LSIO_GPIO4_IO06            		0x00000041
				SC_P_GPT1_CAPTURE_LSIO_GPIO0_IO18           		0x00000041
				SC_P_SPI2_CS1_LSIO_GPIO3_IO11               		0x00000041
				SC_P_MIPI_DSI1_GPIO0_00_LSIO_GPIO1_IO22				0x00000041
				SC_P_SAI1_TXD_LSIO_GPIO3_IO16						0x00000041

				
				SC_P_SPI2_CS1_LSIO_GPIO3_IO11               		0x00000041
				SC_P_ESAI1_FSR_LSIO_GPIO2_IO04               		0x00000041
				SC_P_ESAI1_FST_LSIO_GPIO2_IO05               		0x00000041
				SC_P_ESAI1_SCKR_LSIO_GPIO2_IO06               		0x00000041
				SC_P_ESAI1_SCKT_LSIO_GPIO2_IO07               		0x00000041
				SC_P_ESAI1_SCKR_LSIO_GPIO2_IO06               		0x00000041
				
				SC_P_ENET0_REFCLK_125M_25M_LSIO_GPIO4_IO15			0x00000041
				SC_P_ENET1_REFCLK_125M_25M_LSIO_GPIO4_IO16			0x00000041
			>;
		};

		pinctrl_esai0: esai0grp {
			fsl,pins = <
				SC_P_ESAI0_FSR_AUD_ESAI0_FSR				0xc6000040
				SC_P_ESAI0_FST_AUD_ESAI0_FST				0xc6000040
				SC_P_ESAI0_SCKR_AUD_ESAI0_SCKR				0xc6000040
				SC_P_ESAI0_SCKT_AUD_ESAI0_SCKT				0xc6000040
				SC_P_ESAI0_TX0_AUD_ESAI0_TX0				0xc6000040
				SC_P_ESAI0_TX5_RX0_AUD_ESAI0_TX5_RX0	 		0xc6000040
				SC_P_MCLK_OUT0_AUD_ESAI0_TX_HF_CLK			0xc600004c
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				SC_P_ENET0_MDC_CONN_ENET0_MDC				0x06000048
				SC_P_ENET0_MDIO_CONN_ENET0_MDIO				0x06000048
				SC_P_ENET0_RGMII_TX_CTL_CONN_ENET0_RGMII_TX_CTL		0x06000048
				SC_P_ENET0_RGMII_TXC_CONN_ENET0_RGMII_TXC		0x06000048
				SC_P_ENET0_RGMII_TXD0_CONN_ENET0_RGMII_TXD0		0x06000048
				SC_P_ENET0_RGMII_TXD1_CONN_ENET0_RGMII_TXD1		0x06000048
				SC_P_ENET0_RGMII_TXD2_CONN_ENET0_RGMII_TXD2		0x06000048
				SC_P_ENET0_RGMII_TXD3_CONN_ENET0_RGMII_TXD3		0x06000048
				SC_P_ENET0_RGMII_RXC_CONN_ENET0_RGMII_RXC		0x06000048
				SC_P_ENET0_RGMII_RX_CTL_CONN_ENET0_RGMII_RX_CTL		0x06000048
				SC_P_ENET0_RGMII_RXD0_CONN_ENET0_RGMII_RXD0		0x06000048
				SC_P_ENET0_RGMII_RXD1_CONN_ENET0_RGMII_RXD1		0x06000048
				SC_P_ENET0_RGMII_RXD2_CONN_ENET0_RGMII_RXD2		0x06000048
				SC_P_ENET0_RGMII_RXD3_CONN_ENET0_RGMII_RXD3		0x06000048
				SC_P_ESAI0_TX2_RX3_LSIO_GPIO2_IO28			0x06000048
				SC_P_ESAI0_TX4_RX1_LSIO_GPIO2_IO30			0x06000048
			>;
		};

		pinctrl_i2c0: i2c0grp {
			fsl,pins = <
				SC_P_HDMI_TX0_TS_SCL_DMA_I2C0_SCL			0xc600004c
				SC_P_HDMI_TX0_TS_SDA_DMA_I2C0_SDA			0xc600004c
			>;
		};

		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				SC_P_ENET1_MDC_DMA_I2C4_SCL             		0xc600004c
				SC_P_ENET1_MDIO_DMA_I2C4_SDA				0xc600004c
			>;
		};

		pinctrl_lpuart0: lpuart0grp {
			fsl,pins = <
				SC_P_UART0_RX_DMA_UART0_RX				0x06000020
				SC_P_UART0_TX_DMA_UART0_TX				0x06000020
			>;
		};

		pinctrl_lpuart1: lpuart1grp {
			fsl,pins = <
				SC_P_UART1_RX_DMA_UART1_RX				0x06000020
				SC_P_UART1_TX_DMA_UART1_TX				0x06000020
				SC_P_UART1_CTS_B_DMA_UART1_RTS_B			0x06000020
				SC_P_UART1_RTS_B_DMA_UART1_CTS_B			0x06000020
			>;
		};

		pinctrl_lpuart2: lpuart2grp {
			fsl,pins = <
				SC_P_LVDS0_I2C1_SCL_DMA_UART2_TX					0x06000020
				SC_P_LVDS0_I2C1_SDA_DMA_UART2_RX					0x06000020
			>;
		};

		pinctrl_lpuart4: lpuart4grp {
			fsl,pins = <
				SC_P_M40_GPIO0_01_DMA_UART4_TX						0x06000020
				SC_P_M40_GPIO0_00_DMA_UART4_RX						0x06000020
			>;
		};

		pinctrl_mlb: mlbgrp {
			fsl,pins = <
				SC_P_MLB_SIG_CONN_MLB_SIG							0x00000021
				SC_P_MLB_CLK_CONN_MLB_CLK							0x00000021
				SC_P_MLB_DATA_CONN_MLB_DATA							0x00000021
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK						0x06000041
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD						0x00000021
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0					0x00000021
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1					0x00000021
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2					0x00000021
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3					0x00000021
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4					0x00000021
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5					0x00000021
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6					0x00000021
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7					0x00000021
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE					0x06000041
				SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B				0x00000021
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK						0x06000040
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD						0x00000020
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0					0x00000020
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1					0x00000020
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2					0x00000020
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3					0x00000020
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4					0x00000020
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5					0x00000020
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6					0x00000020
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7					0x00000020
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE					0x06000040
				SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B				0x00000020
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				SC_P_EMMC0_CLK_CONN_EMMC0_CLK						0x06000040
				SC_P_EMMC0_CMD_CONN_EMMC0_CMD						0x00000020
				SC_P_EMMC0_DATA0_CONN_EMMC0_DATA0					0x00000020
				SC_P_EMMC0_DATA1_CONN_EMMC0_DATA1					0x00000020
				SC_P_EMMC0_DATA2_CONN_EMMC0_DATA2					0x00000020
				SC_P_EMMC0_DATA3_CONN_EMMC0_DATA3					0x00000020
				SC_P_EMMC0_DATA4_CONN_EMMC0_DATA4					0x00000020
				SC_P_EMMC0_DATA5_CONN_EMMC0_DATA5					0x00000020
				SC_P_EMMC0_DATA6_CONN_EMMC0_DATA6					0x00000020
				SC_P_EMMC0_DATA7_CONN_EMMC0_DATA7					0x00000020
				SC_P_EMMC0_STROBE_CONN_EMMC0_STROBE					0x06000040
				SC_P_EMMC0_RESET_B_CONN_EMMC0_RESET_B				0x00000020
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK						0x06000041
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD						0x00000021
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0					0x00000021
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1					0x00000021
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2					0x00000021
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3					0x00000021
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT				0x00000021
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK						0x06000040
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD						0x00000020
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0					0x00000020
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1					0x00000020
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2					0x00000020
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3					0x00000020
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT				0x00000020
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				SC_P_USDHC1_CLK_CONN_USDHC1_CLK						0x06000040
				SC_P_USDHC1_CMD_CONN_USDHC1_CMD						0x00000020
				SC_P_USDHC1_DATA0_CONN_USDHC1_DATA0					0x00000020
				SC_P_USDHC1_DATA1_CONN_USDHC1_DATA1					0x00000020
				SC_P_USDHC1_DATA2_CONN_USDHC1_DATA2					0x00000020
				SC_P_USDHC1_DATA3_CONN_USDHC1_DATA3					0x00000020
				SC_P_USDHC1_VSELECT_CONN_USDHC1_VSELECT				0x00000020
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				SC_P_USDHC2_CLK_CONN_USDHC2_CLK						0x06000041
				SC_P_USDHC2_CMD_CONN_USDHC2_CMD						0x00000021
				SC_P_USDHC2_DATA0_CONN_USDHC2_DATA0					0x00000021
				SC_P_USDHC2_DATA1_CONN_USDHC2_DATA1					0x00000021
				SC_P_USDHC2_DATA2_CONN_USDHC2_DATA2					0x00000021
				SC_P_USDHC2_DATA3_CONN_USDHC2_DATA3					0x00000021
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
			fsl,pins = <
				SC_P_USDHC2_CLK_CONN_USDHC2_CLK						0x06000040
				SC_P_USDHC2_CMD_CONN_USDHC2_CMD						0x00000020
				SC_P_USDHC2_DATA0_CONN_USDHC2_DATA0					0x00000020
				SC_P_USDHC2_DATA1_CONN_USDHC2_DATA1					0x00000020
				SC_P_USDHC2_DATA2_CONN_USDHC2_DATA2					0x00000020
				SC_P_USDHC2_DATA3_CONN_USDHC2_DATA3					0x00000020
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
			fsl,pins = <
				SC_P_USDHC2_CLK_CONN_USDHC2_CLK						0x06000040
				SC_P_USDHC2_CMD_CONN_USDHC2_CMD						0x00000020
				SC_P_USDHC2_DATA0_CONN_USDHC2_DATA0					0x00000020
				SC_P_USDHC2_DATA1_CONN_USDHC2_DATA1					0x00000020
				SC_P_USDHC2_DATA2_CONN_USDHC2_DATA2					0x00000020
				SC_P_USDHC2_DATA3_CONN_USDHC2_DATA3					0x00000020
			>;
		};

		pinctrl_wifi: wifigrp {
			fsl,pins = <
				SC_P_SCU_GPIO0_07_SCU_DSC_RTC_CLOCK_OUTPUT_32K 		0xc600004c /* WIFI_32K_CLK */
				SC_P_SCU_GPIO0_03_LSIO_GPIO0_IO31					0x06000021 /* WIFI_REG_ON  */
				SC_P_SCU_GPIO0_02_LSIO_GPIO0_IO30					0x00000021 /* BT_REG_ON    */
				SC_P_QSPI1A_DATA0_LSIO_GPIO4_IO26					0x00000021 /* BT_BUF       */
			>;
		};

		pinctrl_lpspi1: lpspi1grp {
			fsl,pins = <
				SC_P_ADC_IN3_DMA_SPI1_SCK							0x0600004c
				SC_P_ADC_IN4_DMA_SPI1_SDO							0x0600004c
				SC_P_ADC_IN5_DMA_SPI1_SDI							0x0600004c
			>;
		};

		pinctrl_lpspi1_cs: lpspi1csgrp {
			fsl,pins = <
				SC_P_ADC_IN6_LSIO_GPIO3_IO24						0x00000021
			>;
		};

		pinctrl_lpspi2: lpspi2grp {
		fsl,pins = <
				SC_P_SPI2_SCK_DMA_SPI2_SCK							0x0600004c
				SC_P_SPI2_SDO_DMA_SPI2_SDO							0x0600004c
				SC_P_SPI2_SDI_DMA_SPI2_SDI							0x0600004c
			>;
		};

		pinctrl_restouch: restouchgrp {
			fsl,pins = <
				SC_P_ESAI1_TX5_RX0_LSIO_GPIO2_IO13					0x06000020
			>;
		};

		pinctrl_mipicsi0: mipicsi0grp {
			fsl,pins = <
				SC_P_FLEXCAN2_RX_LSIO_GPIO4_IO01					0x00000041 /* SOM Internally NC for Reset*/
				SC_P_FLEXCAN2_TX_LSIO_GPIO4_IO02					0x00000041 /* SOM Internally NC for PWR down*/
			>;
		};
                pinctrl_hdmi_i2c: hdmii2cgrp  {
                        fsl,pins = <
                                SC_P_MIPI_DSI1_GPIO0_00_LSIO_GPIO1_IO22                 0x00000041
                        >;
                };
	};
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	bus-width = <4>;
	non-removable;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_wifi>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>, <&pinctrl_wifi>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>, <&pinctrl_wifi>;
	bus-width = <4>;
	status = "okay";
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	srp-disable;
	hnp-disable;
	adp-disable;
	disable-over-current;
	dr_mode = "host";
	status = "okay";
};

&usbotg3 {
	dr_mode = "host";
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	fsl,magic-packet;
	phy-reset-gpios = <&gpio2 28 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <10>;
	phy-reset-post-delay = <20>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy0>;
	status = "okay";

	mdio:mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@4 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <4>;
			at803x,eee-disabled;
			at803x,vddio-1p8v;
		};
	};
};

&i2c0 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c0>;
	clock-frequency = <100000>;
	status = "okay";

	wm8904: codec@1a {
		compatible = "wlf,wm8904";
		reg = <0x1a>;
		clocks = <&clk IMX8QM_AUD_MCLKOUT0>;
		clock-names = "mclk";
		power-domains = <&pd_mclk_out0>;
		DCVDD-supply = <&reg_audio>;
		DBVDD-supply = <&reg_audio>;
		AVDD-supply = <&reg_audio>;
		CPVDD-supply = <&reg_audio>;
		MICVDD-supply = <&reg_audio>;
		gpio-cfg = <
			0x0018 /* GPIO1 => DMIC_CLK */
			0xffff /* GPIO2 => don't touch */
			0xffff /* GPIO3 => don't touch */
			0xffff /* GPIO4 => don't touch */
		>;
		status = "okay";
	};

	/* MIPI-CSI2 sensor */
	ov5640_mipi: ov5640_mipi@3c {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_mipicsi0>;
		reg = <0x3c>;
		compatible = "ovti,ov5640_mipi_v3";
		clocks = <&clk IMX8QM_CLK_DUMMY>;
		clock-names = "csi_mclk";
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		pwn-gpios = <&gpio4 2 GPIO_ACTIVE_HIGH>;
		rst-gpios = <&gpio4 1 GPIO_ACTIVE_HIGH>;
		status = "okay";

		port {
			ov5640_csi0_ep: endpoint {
				remote-endpoint = <&mipi_csi0_ep>;
			};
		};
	};
};

&i2c4 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";

	/* GPIO Expander */
	pca9534: gpio@20 {
		compatible = "nxp,pca9534";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
		status ="okay";
	};
};

&pd_dma_lpuart0 {
	debug_console;
};

&lpuart0 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart0>;
	status = "okay";
};

&lpuart1 { /* BT */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpuart1>;
	uart-has-rtscts;
	status = "okay";
};

&pd_dma_lpspi2 {
	#address-cells = <1>;
	#size-cells = <0>;
	wakeup-irq = <250>;

	pd_dma0_chan4: PD_LPSPI2_RX {
		reg = <SC_R_DMA_0_CH4>;
		power-domains =<&pd_dma_lpspi2>;
		#power-domain-cells = <0>;
		#address-cells = <1>;
		#size-cells = <0>;

		pd_dma0_chan5: PD_LPSPI2_TX {
			reg = <SC_R_DMA_0_CH5>;
			power-domains =<&pd_dma0_chan4>;
			#power-domain-cells = <0>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};
};

&lpspi2 {	
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpspi2>;
	cs-gpios = <&gpio3 10 0>;
	status = "okay";
	
	/* Touch */
	ads7846@0 {
		reg = <0>;
		compatible = "ti,ads7846";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_restouch>;
		interrupt-parent = <&gpio2>;
		interrupts = <13 0>;
		spi-max-frequency = <1500000>;
		pendown-gpio = <&gpio2 13 0>;
		ti,x-min = /bits/ 16 <125>;
		ti,x-max = /bits/ 16 <4008>;
		ti,y-min = /bits/ 16 <282>;
		ti,y-max = /bits/ 16 <3864>;
		ti,x-plate-ohms = /bits/ 16 <180>;
		ti,pressure-max = /bits/ 16 <255>;
		ti,debounce-max = /bits/ 16 <10>;
		ti,debounce-tol = /bits/ 16 <3>;
		ti,debounce-rep = /bits/ 16 <1>;
		ti,settle-delay-usec = /bits/ 16 <150>;
		ti,keep-vref-on;
		wakeup-source;
		status = "okay";
	};
};

&mipi_csi_0 {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	/* Camera 0  MIPI CSI-2 (CSIS0) */
	port@0 {
		reg = <0>;
		mipi_csi0_ep: endpoint {
			remote-endpoint = <&ov5640_csi0_ep>;
			data-lanes = <1 2>;
		};
	};
};

&mipi_csi_1 {
	status = "disabled";
};

&mlb {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_mlb>;
	status = "disabled";
};

&isi_0 {
	status = "okay";
};

&isi_1 {
	status = "disabled";
};

&isi_2 {
	status = "disabled";
};

&isi_3 {
	status = "disabled";
};

&gpu_3d0 {
	status = "okay";
};

&gpu_3d1 {
	status = "okay";
};

&imx8_gpu_ss {
	status = "okay";
};

&pixel_combiner1 {
	status = "okay";
};

&pixel_combiner2 {
	status = "okay";
};

&prg1 {
	status = "okay";
};

&prg2 {
	status = "okay";
};

&prg3 {
	status = "okay";
};

&prg4 {
	status = "okay";
};

&prg5 {
	status = "okay";
};

&prg6 {
	status = "okay";
};

&prg7 {
	status = "okay";
};

&prg8 {
	status = "okay";
};

&prg9 {
	status = "okay";
};

&dpr1_channel1 {
	status = "okay";
};

&dpr1_channel2 {
	status = "okay";
};

&dpr1_channel3 {
	status = "okay";
};

&dpr2_channel1 {
	status = "okay";
};

&dpr2_channel2 {
	status = "okay";
};

&dpr2_channel3 {
	status = "okay";
};

&dpu1 {
	status = "okay";
};

&prg10 {
	status = "okay";
};

&prg11 {
	status = "okay";
};

&prg12 {
	status = "okay";
};

&prg13 {
	status = "okay";
};

&prg14 {
	status = "okay";
};

&prg15 {
	status = "okay";
};

&prg16 {
	status = "okay";
};

&prg17 {
	status = "okay";
};

&prg18 {
	status = "okay";
};

&dpr3_channel1 {
	status = "okay";
};

&dpr3_channel2 {
	status = "okay";
};

&dpr3_channel3 {
	status = "okay";
};

&dpr4_channel1 {
	status = "okay";
};

&dpr4_channel2 {
	status = "okay";
};

&dpr4_channel3 {
	status = "okay";
};

&dpu2 {
	status = "okay";
};

&pciea{
	ext_osc = <1>;
	pinctrl-names = "default";
	status = "okay";
};

&pcieb{
	status = "disabled";
};

&intmux_cm40 {
	status = "okay";
};

&rpmsg{
	/*
	 * 64K for one rpmsg instance:
	 */
	vdev-nums = <1>;
	reg = <0x0 0x90000000 0x0 0x10000>;
	status = "okay";
};

&intmux_cm41 {
	status = "okay";
};

&rpmsg1{
	/*
	 * 64K for one rpmsg instance:
	 */
	vdev-nums = <1>;
	reg = <0x0 0x90100000 0x0 0x10000>;
	status = "okay";
};

&wdog {
	status = "okay";
};

&vpu_decoder {
	core_type = <2>;
	status = "okay";
};

&vpu_encoder {
	core_type = <2>;
	status = "okay";
};

&rtc {
	status = "okay";
};

