# Read all SystemVerilog source files in RTL/
read_verilog -sv ../RTL/*.sv
read_verilog -sv ../RTL/alu_blocks/*.sv

# Synthesis flow
hierarchy -check -top core
synth -top core

# Technology-independent optimization
opt -fast -full

# Flatten hierarchy to allow global optimization
flatten

# Load the cell library
read_liberty -lib lib/gscl45nm.lib

# Map D flip-flops
dfflibmap -liberty lib/gscl45nm.lib

# Technology map combinational logic using ABC
abc -liberty lib/gscl45nm.lib

# Remove all nonfunctional cells
opt_clean -purge

# Write out the synthesized netlist
write_verilog -noattr output/synth_netlist.v 

# Print synthesis statistics and cell counts
tee -o stats.txt stat -liberty lib/gscl45nm.lib

exec -- awk "BEGIN {printf \"\n   NAND2 area equivalent: %.2f GE\n\n\", $(grep 'Chip area' stats.txt | grep -o '[0-9]\+\.[0-9]\+') / $(grep -A5 'cell (NAND2X1)' lib/gscl45nm.lib | grep area | grep -o '[0-9.]\+')}" >> stats.txt
