Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jun  3 01:04:48 2019
| Host         : travis-job-7cbd9aee-0c96-4793-bcb1-56e5960b470a running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   183 |
| Unused register locations in slices containing registers |   296 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           50 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |            1461 |          455 |
| Yes          | No                    | No                     |              94 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2501 |          903 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
| Clock Signal |                                         Enable Signal                                         |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  sys_clk     | serial_tx_i_1_n_0                                                                             | sys_rst                                        |                1 |              1 |
|  sys_clk     | sdram_tfawcon_ready_reg013_in                                                                 | sdram_tfawcon_ready_i_1_n_0                    |                1 |              1 |
|  sys_clk     |                                                                                               | sdram_tccdcon_ready_i_1_n_0                    |                1 |              1 |
|  sys_clk     |                                                                                               | xilinxasyncresetsynchronizerimpl0              |                1 |              2 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_offset[3]_i_1_n_0                                     | lm32_cpu/instruction_unit/icache/SR[0]         |                1 |              2 |
|  clk200_clk  |                                                                                               |                                                |                2 |              3 |
|  sys_clk     | uart_tx_fifo_wrport_we                                                                        | sys_rst                                        |                1 |              4 |
|  sys_clk     | uart_rx_fifo_wrport_we                                                                        | sys_rst                                        |                1 |              4 |
|  sys_clk     | sdram_time1[3]_i_1_n_0                                                                        | sys_rst                                        |                2 |              4 |
|  sys_clk     | multiplexer_next_state                                                                        | sys_rst                                        |                3 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/state[3]_i_1_n_0                                             | lm32_cpu/instruction_unit/icache/SR[0]         |                2 |              4 |
|  sys_clk     | bankmachine6_next_state                                                                       | sys_rst                                        |                3 |              4 |
|  sys_clk     | bankmachine7_next_state                                                                       | sys_rst                                        |                3 |              4 |
|  sys_clk     | uart_rx_fifo_syncfifo_re                                                                      | sys_rst                                        |                1 |              4 |
|  clk200_clk  | crg_reset_counter[3]_i_1_n_0                                                                  | clk200_rst                                     |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3][0]             | sys_rst                                        |                2 |              4 |
|  sys_clk     | bankmachine5_next_state                                                                       | sys_rst                                        |                3 |              4 |
|  sys_clk     | a7ddrphy_dly_sel_storage_full[3]_i_1_n_0                                                      | sys_rst                                        |                2 |              4 |
|  sys_clk     | bankmachine4_next_state                                                                       | sys_rst                                        |                3 |              4 |
|  sys_clk     | bankmachine2_next_state                                                                       | sys_rst                                        |                3 |              4 |
|  sys_clk     | bankmachine1_next_state                                                                       | sys_rst                                        |                2 |              4 |
|  sys_clk     | bankmachine0_next_state                                                                       | sys_rst                                        |                2 |              4 |
|  sys_clk     | a7ddrphy_half_sys8x_taps_storage_full[3]_i_1_n_0                                              | sys_rst                                        |                1 |              4 |
|  sys_clk     | uart_tx_fifo_syncfifo_re                                                                      | sys_rst                                        |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/E[0]                                                                 | sys_rst                                        |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                        |                2 |              4 |
|  sys_clk     |                                                                                               | basesoc_interface1_bank_bus_dat_r[3]_i_1_n_0   |                1 |              4 |
|  sys_clk     | bankmachine3_next_state                                                                       | sys_rst                                        |                4 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                        |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                        |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                        |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3][0]              | sys_rst                                        |                2 |              4 |
|  sys_clk     | uart_phy_sink_ready1358_out                                                                   | uart_phy_tx_bitcount[3]_i_1_n_0                |                1 |              4 |
|  sys_clk     | uart_phy_rx_bitcount                                                                          | uart_phy_rx_bitcount[3]_i_1_n_0                |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]_0[0]            | sys_rst                                        |                1 |              4 |
|  sys_clk     | sdram_time0[4]_i_1_n_0                                                                        | sys_rst                                        |                3 |              5 |
|  sys_clk     | uart_tx_fifo_level0[4]_i_1_n_0                                                                | sys_rst                                        |                2 |              5 |
|  sys_clk     | uart_rx_fifo_level0[4]_i_1_n_0                                                                | sys_rst                                        |                2 |              5 |
|  sys_clk     | sdram_generator_counter[4]_i_1_n_0                                                            | sys_rst                                        |                1 |              5 |
|  sys_clk     | basesoc_csrbank3_dfii_pi3_command0_re                                                         | sys_rst                                        |                2 |              6 |
|  sys_clk     | sdram_phaseinjector3_address_storage_full[13]_i_1_n_0                                         | sys_rst                                        |                2 |              6 |
|  sys_clk     | basesoc_csrbank3_dfii_pi1_command0_re                                                         | sys_rst                                        |                2 |              6 |
|  sys_clk     | sdram_phaseinjector0_command_storage_full[5]_i_1_n_0                                          | sys_rst                                        |                2 |              6 |
|  sys_clk     | sdram_phaseinjector2_address_storage_full[13]_i_1_n_0                                         | sys_rst                                        |                2 |              6 |
|  sys_clk     | sdram_phaseinjector1_address_storage_full[13]_i_1_n_0                                         | sys_rst                                        |                1 |              6 |
|  sys_clk     | sdram_phaseinjector0_address_storage_full[13]_i_1_n_0                                         | sys_rst                                        |                1 |              6 |
|  sys_clk     | sdram_phaseinjector2_command_storage_full[5]_i_1_n_0                                          | sys_rst                                        |                2 |              6 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | lm32_cpu/load_store_unit/dcache/SR[0]          |                3 |              6 |
|  sys_clk     | dna_cnt[6]_i_1_n_0                                                                            | sys_rst                                        |                3 |              7 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[39]_i_1_n_0                                          | sys_rst                                        |                1 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[63]_i_1_n_0                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | uart_phy_source_payload_data[7]_i_1_n_0                                                       | sys_rst                                        |                1 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                        |                2 |              8 |
|  sys_clk     | timer0_reload_storage_full[15]_i_1_n_0                                                        | sys_rst                                        |                5 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[55]_i_1_n_0                                          | sys_rst                                        |                3 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                        |                3 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[47]_i_1_n_0                                          | sys_rst                                        |                3 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                        |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | p_1_out[15]                                                                                   | sys_rst                                        |                1 |              8 |
|  sys_clk     | ctrl_storage_full[15]_i_1_n_0                                                                 | sys_rst                                        |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                        |                4 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[55]_i_1_n_0                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | timer0_reload_storage_full[23]_i_1_n_0                                                        | sys_rst                                        |                2 |              8 |
|  sys_clk     | p_1_out[7]                                                                                    | sys_rst                                        |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/flush_set[7]_i_1__0_n_0                                       | lm32_cpu/instruction_unit/icache/SR[0]         |                4 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[39]_i_1_n_0                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | basesoc_csrbank3_dfii_control0_re                                                             | sys_rst                                        |                6 |              8 |
|  sys_clk     | sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                                          | sys_rst                                        |                1 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                        |                4 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                        |                3 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                        |                1 |              8 |
|  sys_clk     | ctrl_storage_full[31]_i_1_n_0                                                                 | sys_rst                                        |                4 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | ctrl_storage_full[23]_i_1_n_0                                                                 | sys_rst                                        |                3 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/flush_set[7]_i_1_n_0                                         | lm32_cpu/instruction_unit/icache/SR[0]         |                3 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[63]_i_1_n_0                                          | sys_rst                                        |                3 |              8 |
|  sys_clk     | ctrl_storage_full[7]_i_1_n_0                                                                  | sys_rst                                        |                3 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                        |                1 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                        |                3 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                        |                3 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                        |                3 |              8 |
|  sys_clk     | uart_tx_fifo_syncfifo_re                                                                      |                                                |                2 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[47]_i_1_n_0                                          | sys_rst                                        |                4 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface2_bank_bus_dat_r[7]_i_1_n_0   |                6 |              8 |
|  sys_clk     | timer0_load_storage_full[15]_i_1_n_0                                                          | sys_rst                                        |                4 |              8 |
|  sys_clk     | timer0_reload_storage_full[31]_i_1_n_0                                                        | sys_rst                                        |                3 |              8 |
|  sys_clk     | uart_phy_tx_reg[7]_i_1_n_0                                                                    | sys_rst                                        |                4 |              8 |
|  sys_clk     | uart_rx_fifo_syncfifo_re                                                                      |                                                |                2 |              8 |
|  sys_clk     | p_1_out[31]                                                                                   | sys_rst                                        |                3 |              8 |
|  sys_clk     | timer0_load_storage_full[31]_i_1_n_0                                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                        |                4 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[63]_i_1_n_0                                          | sys_rst                                        |                5 |              8 |
|  sys_clk     | sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                                          | sys_rst                                        |                1 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[47]_i_1_n_0                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[55]_i_1_n_0                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[63]_i_1_n_0                                          | sys_rst                                        |                6 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[55]_i_1_n_0                                          | sys_rst                                        |                3 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface6_bank_bus_dat_r[7]_i_1_n_0   |                3 |              8 |
|  sys_clk     | p_1_out[23]                                                                                   | sys_rst                                        |                1 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface3_bank_bus_dat_r[7]_i_1_n_0   |                5 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface5_bank_bus_dat_r[7]_i_1_n_0   |                2 |              8 |
|  sys_clk     | sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | timer0_load_storage_full[7]_i_1_n_0                                                           | sys_rst                                        |                3 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[39]_i_1_n_0                                          | sys_rst                                        |                1 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[47]_i_1_n_0                                          | sys_rst                                        |                2 |              8 |
|  sys_clk     | timer0_reload_storage_full[7]_i_1_n_0                                                         | sys_rst                                        |                2 |              8 |
|  sys_clk     | uart_phy_rx_reg                                                                               | sys_rst                                        |                1 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface4_bank_bus_dat_r[7]_i_1_n_0   |                6 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface0_bank_bus_dat_r[7]_i_1_n_0   |                5 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[39]_i_1_n_0                                          | sys_rst                                        |                4 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                        |                4 |              8 |
|  sys_clk     | timer0_load_storage_full[23]_i_1_n_0                                                          | sys_rst                                        |                3 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0            |                                                |                4 |             10 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                    |                                                |                5 |             10 |
|  sys_clk     | sdram_timer_count[9]_i_2_n_0                                                                  | sdram_timer_count[9]_i_1_n_0                   |                4 |             10 |
|  sys_clk     | temperature_status                                                                            | sys_rst                                        |                2 |             12 |
|  sys_clk     | vccint_status                                                                                 | sys_rst                                        |                3 |             12 |
|  sys_clk     | vccbram_status                                                                                | sys_rst                                        |                4 |             12 |
|  sys_clk     | vccaux_status                                                                                 | sys_rst                                        |                5 |             12 |
|  sys_clk     | sdram_bankmachine7_row                                                                        | sys_rst                                        |                5 |             14 |
|  sys_clk     | sdram_bankmachine6_row                                                                        | sys_rst                                        |                3 |             14 |
|  sys_clk     | sdram_bankmachine1_row                                                                        | sys_rst                                        |                4 |             14 |
|  sys_clk     | sdram_bankmachine4_row                                                                        | sys_rst                                        |                3 |             14 |
|  sys_clk     | sdram_bankmachine3_row                                                                        | sys_rst                                        |                3 |             14 |
|  sys_clk     | sdram_bankmachine2_row                                                                        | sys_rst                                        |                3 |             14 |
|  sys_clk     | sdram_bankmachine5_row                                                                        | sys_rst                                        |                4 |             14 |
|  sys_clk     | sdram_bankmachine0_row[13]_i_1_n_0                                                            | sys_rst                                        |                4 |             14 |
|  sys_clk     | uart_tx_fifo_wrport_we                                                                        |                                                |                2 |             16 |
|  sys_clk     | uart_rx_fifo_wrport_we                                                                        |                                                |                2 |             16 |
|  sys_clk     | lm32_cpu/instruction_unit/icache_refill_data_reg[31]_1                                        | lm32_cpu/load_store_unit/basesoc_count_reg[19] |                5 |             20 |
|  sys_clk     | sdram_bankmachine6_cmd_buffer_pipe_ce                                                         | sys_rst                                        |                6 |             23 |
|  sys_clk     | sdram_bankmachine5_cmd_buffer_pipe_ce                                                         | sys_rst                                        |                7 |             23 |
|  sys_clk     | sdram_bankmachine7_cmd_buffer_pipe_ce                                                         | sys_rst                                        |                8 |             23 |
|  sys_clk     | sdram_bankmachine4_cmd_buffer_pipe_ce                                                         | sys_rst                                        |                6 |             23 |
|  sys_clk     | sdram_bankmachine0_cmd_buffer_pipe_ce                                                         | sys_rst                                        |                7 |             23 |
|  sys_clk     | sdram_bankmachine3_cmd_buffer_pipe_ce                                                         | sys_rst                                        |                7 |             23 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/eba_reg[9]_0[0]                                               | lm32_cpu/instruction_unit/icache/SR[0]         |                8 |             23 |
|  sys_clk     | sdram_bankmachine1_cmd_buffer_pipe_ce                                                         | sys_rst                                        |                6 |             23 |
|  sys_clk     | sdram_bankmachine2_cmd_buffer_pipe_ce                                                         | sys_rst                                        |                6 |             23 |
|  sys_clk     | a7ddrphy_bitslip0_value                                                                       | a7ddrphy_bitslip7_value                        |               11 |             24 |
|  sys_clk     | a7ddrphy_bitslip24_value                                                                      | a7ddrphy_bitslip31_value                       |               11 |             24 |
|  sys_clk     | a7ddrphy_bitslip8_value                                                                       | a7ddrphy_bitslip15_value                       |               10 |             24 |
|  sys_clk     | sdram_bandwidth_nreads                                                                        | sdram_bandwidth_nwrites                        |                6 |             24 |
|  sys_clk     | a7ddrphy_bitslip16_value                                                                      | a7ddrphy_bitslip23_value                       |               12 |             24 |
|  sys_clk     | sdram_bandwidth_nwrites[0]_i_1_n_0                                                            | sdram_bandwidth_nwrites                        |                6 |             24 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/i_adr_o_reg[8]                                               | lm32_cpu/instruction_unit/icache/SR[0]         |               12 |             28 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1_n_0                                    |                                                |               10 |             28 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0                                |                                                |                8 |             30 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/restart_address_reg[31][0]                                    | lm32_cpu/instruction_unit/icache/SR[0]         |                8 |             30 |
|  sys_clk     |                                                                                               | uart_phy_phase_accumulator_rx[30]_i_1_n_0      |                8 |             31 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o116_out                                                | lm32_cpu/instruction_unit/icache/SR[0]         |                7 |             32 |
|  sys_clk     | lm32_cpu/mc_arithmetic/result_x_reg[0]_0                                                      | lm32_cpu/instruction_unit/icache/SR[0]         |               11 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/wb_load_complete                                                     | lm32_cpu/instruction_unit/icache/SR[0]         |               13 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/E[0]                                                                | lm32_cpu/instruction_unit/icache/SR[0]         |                9 |             32 |
|  sys_clk     | timer0_value_status[31]_i_1_n_0                                                               | sys_rst                                        |                7 |             32 |
|  sys_clk     |                                                                                               | uart_phy_phase_accumulator_tx[31]_i_1_n_0      |                8 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/icache_refill_data[31]_i_1_n_0                                      | lm32_cpu/instruction_unit/icache/SR[0]         |               10 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine2_cmd_buffer_lookahead_level_reg[1]                 |                                                |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]                 |                                                |                4 |             32 |
|  sys_clk     | ctrl_bus_errors                                                                               | sys_rst                                        |                8 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]                 |                                                |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/im_reg[31]_0[0]                                               | lm32_cpu/instruction_unit/icache/SR[0]         |               22 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]                 |                                                |                4 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/sdram_bankmachine3_cmd_buffer_lookahead_level_reg[1]                |                                                |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine5_cmd_buffer_lookahead_level_reg[1]                 |                                                |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine4_cmd_buffer_lookahead_level_reg[1]                 |                                                |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]                 |                                                |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_sel_o_reg[3]                                                | lm32_cpu/instruction_unit/icache/SR[0]         |               10 |             32 |
|  sys_clk     | sdram_bandwidth_update_re                                                                     | sys_rst                                        |               12 |             48 |
|  sys_clk     | sdram_bandwidth_period                                                                        | sys_rst                                        |               13 |             48 |
|  sys_clk     | dna_status                                                                                    | sys_rst                                        |               16 |             57 |
|  sys_clk     | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0                                                      | lm32_cpu/instruction_unit/icache/SR[0]         |               34 |             70 |
|  sys_clk     |                                                                                               |                                                |               49 |             77 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                    | lm32_cpu/instruction_unit/icache/SR[0]         |               29 |             92 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w                                          |                                                |               12 |             96 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | lm32_cpu/instruction_unit/icache/SR[0]         |               62 |            161 |
|  sys_clk     |                                                                                               | lm32_cpu/instruction_unit/icache/SR[0]         |               71 |            187 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0            | lm32_cpu/instruction_unit/icache/SR[0]         |               79 |            221 |
|  sys_clk     | sdram_inti_p0_rddata_valid                                                                    | sys_rst                                        |              130 |            256 |
|  sys_clk     |                                                                                               | sys_rst                                        |              339 |           1158 |
+--------------+-----------------------------------------------------------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                    29 |
| 5      |                     4 |
| 6      |                     9 |
| 7      |                     1 |
| 8      |                    66 |
| 10     |                     3 |
| 12     |                     4 |
| 14     |                     8 |
| 16+    |                    53 |
+--------+-----------------------+


