EDA Netlist Writer report for Niski
Wed Jul 12 09:36:00 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Legal Notice
  4. Flow Summary
  5. Flow Settings
  6. Flow Non-Default Global Settings
  7. Flow Elapsed Time
  8. Flow OS Summary
  9. Flow Log
 10. Analysis & Synthesis Summary
 11. Analysis & Synthesis Settings
 12. Parallel Compilation
 13. Analysis & Synthesis Source Files Read
 14. Analysis & Synthesis Resource Usage Summary
 15. Analysis & Synthesis Resource Utilization by Entity
 16. Analysis & Synthesis RAM Summary
 17. State Machine - |Niski|bus_arbitrator:inst16|state
 18. State Machine - |Niski|cpu:inst23|state
 19. State Machine - |Niski|cpu:inst23|cpu_memory_access:memory_access_unit|state
 20. Registers Removed During Synthesis
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated
 26. Source assignments for ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated
 27. Parameter Settings for User Entity Instance: buzzer_bus_interface:inst11
 28. Parameter Settings for User Entity Instance: clocks:inst13
 29. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:mhz_generator
 30. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:mhz_generator|counter:counter
 31. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:khz_generator
 32. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:khz_generator|counter:counter
 33. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:hz_generator
 34. Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:hz_generator|counter:counter
 35. Parameter Settings for User Entity Instance: buttons_controller:inst4
 36. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[0].debouncer
 37. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[0].debouncer|counter:counter
 38. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[1].debouncer
 39. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[1].debouncer|counter:counter
 40. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[2].debouncer
 41. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[2].debouncer|counter:counter
 42. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[3].debouncer
 43. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[3].debouncer|counter:counter
 44. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[4].debouncer
 45. Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter
 46. Parameter Settings for User Entity Instance: cpu:inst23
 47. Parameter Settings for User Entity Instance: cpu:inst23|cpu_pc_reg:pc_reg_unit
 48. Parameter Settings for User Entity Instance: cpu:inst23|cpu_reg_file:gprs
 49. Parameter Settings for User Entity Instance: leds_bus_interface:inst14
 50. Parameter Settings for User Entity Instance: sev_seg_bus_interface:inst7
 51. Parameter Settings for User Entity Instance: memory_bus_interface:inst22
 52. Parameter Settings for User Entity Instance: rom:inst18
 53. Parameter Settings for User Entity Instance: memory_bus_interface:inst21
 54. Parameter Settings for User Entity Instance: ram:inst20
 55. Parameter Settings for User Entity Instance: uart_controller:inst6
 56. Parameter Settings for User Entity Instance: uart_controller:inst6|uart_rx_controller:rx_controller
 57. Parameter Settings for User Entity Instance: uart_controller:inst6|uart_tx_controller:tx_controller
 58. Parameter Settings for User Entity Instance: i2c_controller:inst|frequency_divider:clk_generator
 59. Parameter Settings for User Entity Instance: i2c_controller:inst|frequency_divider:clk_generator|counter:counter
 60. Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10
 61. Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator
 62. Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter
 63. Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|counter:digit_counter
 64. Parameter Settings for User Entity Instance: ps2_keyboard_controller:inst3|counter:bit_counter
 65. Parameter Settings for Inferred Entity Instance: rom:inst18|altsyncram:memory_rtl_0
 66. Parameter Settings for Inferred Entity Instance: ram:inst20|altsyncram:memory_rtl_0
 67. altsyncram Parameter Settings by Entity Instance
 68. Port Connectivity Checks: "ps2_keyboard_controller:inst3|counter:bit_counter"
 69. Port Connectivity Checks: "sev_seg_displays_controller:inst10|counter:digit_counter"
 70. Port Connectivity Checks: "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter"
 71. Port Connectivity Checks: "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator"
 72. Port Connectivity Checks: "i2c_controller:inst|frequency_divider:clk_generator|counter:counter"
 73. Port Connectivity Checks: "i2c_controller:inst|frequency_divider:clk_generator"
 74. Port Connectivity Checks: "cpu:inst23|cpu_alu:alu_unit"
 75. Port Connectivity Checks: "cpu:inst23|cpu_ir_reg:ir_reg_unit"
 76. Port Connectivity Checks: "cpu:inst23|cpu_memory_access:memory_access_unit"
 77. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[4].debouncer"
 78. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[3].debouncer"
 79. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[2].debouncer"
 80. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[1].debouncer"
 81. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[0].debouncer|counter:counter"
 82. Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[0].debouncer"
 83. Port Connectivity Checks: "clocks:inst13|frequency_divider:hz_generator"
 84. Port Connectivity Checks: "clocks:inst13|frequency_divider:khz_generator|counter:counter"
 85. Port Connectivity Checks: "clocks:inst13|frequency_divider:khz_generator"
 86. Port Connectivity Checks: "clocks:inst13|frequency_divider:mhz_generator|counter:counter"
 87. Port Connectivity Checks: "clocks:inst13|frequency_divider:mhz_generator"
 88. Post-Synthesis Netlist Statistics for Top Partition
 89. Elapsed Time Per Partition
 90. Analysis & Synthesis Messages
 91. Analysis & Synthesis Suppressed Messages
 92. Fitter Summary
 93. Fitter Settings
 94. Parallel Compilation
 95. Incremental Compilation Preservation Summary
 96. Incremental Compilation Partition Settings
 97. Incremental Compilation Placement Preservation
 98. Pin-Out File
 99. Fitter Resource Usage Summary
100. Fitter Partition Statistics
101. Input Pins
102. Output Pins
103. Bidir Pins
104. Dual Purpose and Dedicated Pins
105. I/O Bank Usage
106. All Package Pins
107. I/O Assignment Warnings
108. Fitter Resource Utilization by Entity
109. Delay Chain Summary
110. Pad To Core Delay Chain Fanout
111. Control Signals
112. Global & Other Fast Signals
113. Fitter RAM Summary
114. |Niski|rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ALTSYNCRAM
115. Routing Usage Summary
116. LAB Logic Elements
117. LAB-wide Signals
118. LAB Signals Sourced
119. LAB Signals Sourced Out
120. LAB Distinct Inputs
121. I/O Rules Summary
122. I/O Rules Details
123. I/O Rules Matrix
124. Fitter Device Options
125. Operating Settings and Conditions
126. Fitter Messages
127. Fitter Suppressed Messages
128. Assembler Summary
129. Assembler Settings
130. Assembler Generated Files
131. Assembler Device Options: C:/Programiranje/Projekti/Niski/output_files/Niski.sof
132. Assembler Messages
133. Legal Notice
134. Timing Analyzer Summary
135. Parallel Compilation
136. Clocks
137. Slow 1200mV 85C Model Fmax Summary
138. Timing Closure Recommendations
139. Slow 1200mV 85C Model Setup Summary
140. Slow 1200mV 85C Model Hold Summary
141. Slow 1200mV 85C Model Recovery Summary
142. Slow 1200mV 85C Model Removal Summary
143. Slow 1200mV 85C Model Minimum Pulse Width Summary
144. Slow 1200mV 85C Model Setup: 'CLK_PIN'
145. Slow 1200mV 85C Model Setup: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
146. Slow 1200mV 85C Model Setup: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
147. Slow 1200mV 85C Model Setup: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
148. Slow 1200mV 85C Model Hold: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
149. Slow 1200mV 85C Model Hold: 'CLK_PIN'
150. Slow 1200mV 85C Model Hold: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
151. Slow 1200mV 85C Model Hold: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
152. Slow 1200mV 85C Model Recovery: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
153. Slow 1200mV 85C Model Recovery: 'CLK_PIN'
154. Slow 1200mV 85C Model Recovery: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
155. Slow 1200mV 85C Model Recovery: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
156. Slow 1200mV 85C Model Removal: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
157. Slow 1200mV 85C Model Removal: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
158. Slow 1200mV 85C Model Removal: 'CLK_PIN'
159. Slow 1200mV 85C Model Removal: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
160. Slow 1200mV 85C Model Metastability Summary
161. Slow 1200mV 0C Model Fmax Summary
162. Slow 1200mV 0C Model Setup Summary
163. Slow 1200mV 0C Model Hold Summary
164. Slow 1200mV 0C Model Recovery Summary
165. Slow 1200mV 0C Model Removal Summary
166. Slow 1200mV 0C Model Minimum Pulse Width Summary
167. Slow 1200mV 0C Model Setup: 'CLK_PIN'
168. Slow 1200mV 0C Model Setup: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
169. Slow 1200mV 0C Model Setup: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
170. Slow 1200mV 0C Model Setup: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
171. Slow 1200mV 0C Model Hold: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
172. Slow 1200mV 0C Model Hold: 'CLK_PIN'
173. Slow 1200mV 0C Model Hold: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
174. Slow 1200mV 0C Model Hold: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
175. Slow 1200mV 0C Model Recovery: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
176. Slow 1200mV 0C Model Recovery: 'CLK_PIN'
177. Slow 1200mV 0C Model Recovery: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
178. Slow 1200mV 0C Model Recovery: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
179. Slow 1200mV 0C Model Removal: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
180. Slow 1200mV 0C Model Removal: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
181. Slow 1200mV 0C Model Removal: 'CLK_PIN'
182. Slow 1200mV 0C Model Removal: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
183. Slow 1200mV 0C Model Metastability Summary
184. Fast 1200mV 0C Model Setup Summary
185. Fast 1200mV 0C Model Hold Summary
186. Fast 1200mV 0C Model Recovery Summary
187. Fast 1200mV 0C Model Removal Summary
188. Fast 1200mV 0C Model Minimum Pulse Width Summary
189. Fast 1200mV 0C Model Setup: 'CLK_PIN'
190. Fast 1200mV 0C Model Setup: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
191. Fast 1200mV 0C Model Setup: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
192. Fast 1200mV 0C Model Setup: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
193. Fast 1200mV 0C Model Hold: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
194. Fast 1200mV 0C Model Hold: 'CLK_PIN'
195. Fast 1200mV 0C Model Hold: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
196. Fast 1200mV 0C Model Hold: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
197. Fast 1200mV 0C Model Recovery: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
198. Fast 1200mV 0C Model Recovery: 'CLK_PIN'
199. Fast 1200mV 0C Model Recovery: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
200. Fast 1200mV 0C Model Recovery: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
201. Fast 1200mV 0C Model Removal: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'
202. Fast 1200mV 0C Model Removal: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'
203. Fast 1200mV 0C Model Removal: 'CLK_PIN'
204. Fast 1200mV 0C Model Removal: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'
205. Fast 1200mV 0C Model Metastability Summary
206. Multicorner Timing Analysis Summary
207. Board Trace Model Assignments
208. Input Transition Times
209. Signal Integrity Metrics (Slow 1200mv 0c Model)
210. Signal Integrity Metrics (Slow 1200mv 85c Model)
211. Signal Integrity Metrics (Fast 1200mv 0c Model)
212. Setup Transfers
213. Hold Transfers
214. Recovery Transfers
215. Removal Transfers
216. Report TCCS
217. Report RSKM
218. Unconstrained Paths Summary
219. Clock Status Summary
220. Unconstrained Input Ports
221. Unconstrained Output Ports
222. Unconstrained Input Ports
223. Unconstrained Output Ports
224. Timing Analyzer Messages
225. Design Assistant Summary
226. Design Assistant Settings
227. High Violations
228. Medium Violations
229. Information only Violations
230. Design Assistant Messages
231. EDA Netlist Writer Messages
232. Simulation Settings
233. Simulation Generated Files
234. Flow Messages
235. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Wed Jul 12 09:36:00 2023 ;
; Revision Name             ; Niski                                 ;
; Top-level Entity Name     ; Niski                                 ;
; Family                    ; Cyclone IV E                          ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Wed Jul 12 09:36:00 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; Niski                                          ;
; Top-level Entity Name              ; Niski                                          ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE6E22C8                                    ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 3,079 / 6,272 ( 49 % )                         ;
;     Total combinational functions  ; 3,079 / 6,272 ( 49 % )                         ;
;     Dedicated logic registers      ; 1,242 / 6,272 ( 20 % )                         ;
; Total registers                    ; 1242                                           ;
; Total pins                         ; 79 / 92 ( 86 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 143,360 / 276,480 ( 52 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/12/2023 09:33:56 ;
; Main task         ; Compilation         ;
; Revision Name     ; Niski               ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                ;
+-------------------------------------------------+----------------------------------------+--------------------+-------------+-----------------------------------+
; Assignment Name                                 ; Value                                  ; Default Value      ; Entity Name ; Section Id                        ;
+-------------------------------------------------+----------------------------------------+--------------------+-------------+-----------------------------------+
; ALM_REGISTER_PACKING_EFFORT                     ; High                                   ; Medium             ; --          ; --                                ;
; AUTO_RAM_TO_LCELL_CONVERSION                    ; On                                     ; Off                ; --          ; --                                ;
; AUTO_RESOURCE_SHARING                           ; On                                     ; Off                ; --          ; --                                ;
; COMPILER_SIGNATURE_ID                           ; 9447192546437.168914723606888          ; --                 ; --          ; --                                ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                ; Area                                   ; Balanced           ; --          ; --                                ;
; EDA_DESIGN_INSTANCE_NAME                        ; NA                                     ; --                 ; --          ; CPU                               ;
; EDA_ENABLE_GLITCH_FILTERING                     ; Off                                    ; --                 ; --          ; eda_simulation                    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                 ; Off                                    ; --                 ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                 ; Off                                    ; --                 ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                 ; Off                                    ; --                 ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                 ; Off                                    ; --                 ; --          ; eda_board_design_symbol           ;
; EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT      ; On                                     ; --                 ; --          ; eda_simulation                    ;
; EDA_INPUT_DATA_FORMAT                           ; Edif                                   ; --                 ; --          ; eda_design_synthesis              ;
; EDA_LAUNCH_CMD_LINE_TOOL                        ; Off                                    ; --                 ; --          ; eda_simulation                    ;
; EDA_MAINTAIN_DESIGN_HIERARCHY                   ; On                                     ; --                 ; --          ; eda_simulation                    ;
; EDA_MAP_ILLEGAL_CHARACTERS                      ; Off                                    ; --                 ; --          ; eda_simulation                    ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH            ; CPU                                    ; --                 ; --          ; eda_simulation                    ;
; EDA_NETLIST_WRITER_OUTPUT_DIR                   ; simulation                             ; --                 ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                          ; Systemverilog Hdl                      ; --                 ; --          ; eda_simulation                    ;
; EDA_RUN_TOOL_AUTOMATICALLY                      ; Off                                    ; --                 ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                             ; QuestaSim (SystemVerilog)              ; <None>             ; --          ; --                                ;
; EDA_TEST_BENCH_ENABLE_STATUS                    ; TEST_BENCH_MODE                        ; --                 ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_FILE                             ; Tests/CPU.sv                           ; --                 ; --          ; CPU                               ;
; EDA_TEST_BENCH_MODULE_NAME                      ; cpu_tb                                 ; --                 ; --          ; CPU                               ;
; EDA_TEST_BENCH_NAME                             ; CPU                                    ; --                 ; --          ; eda_simulation                    ;
; EDA_TIME_SCALE                                  ; 1 ps                                   ; --                 ; --          ; eda_simulation                    ;
; ENABLE_DRC_SETTINGS                             ; On                                     ; Off                ; --          ; --                                ;
; ENABLE_SIGNALTAP                                ; Off                                    ; --                 ; --          ; --                                ;
; MAX_CORE_JUNCTION_TEMP                          ; 85                                     ; --                 ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP                          ; 0                                      ; --                 ; --          ; --                                ;
; MUX_RESTRUCTURE                                 ; On                                     ; Auto               ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE                     ; 1.2V                                   ; --                 ; --          ; --                                ;
; OPTIMIZATION_MODE                               ; Aggressive Area                        ; Balanced           ; --          ; --                                ;
; OPTIMIZE_TIMING                                 ; Off                                    ; Normal compilation ; --          ; --                                ;
; PARTITION_COLOR                                 ; -- (Not supported for targeted family) ; --                 ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL             ; -- (Not supported for targeted family) ; --                 ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE                          ; -- (Not supported for targeted family) ; --                 ; --          ; Top                               ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA         ; On                                     ; Off                ; --          ; --                                ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA ; On                                     ; Off                ; --          ; --                                ;
; PLACEMENT_EFFORT_MULTIPLIER                     ; 4                                      ; 1.0                ; --          ; --                                ;
; POWER_BOARD_THERMAL_MODEL                       ; None (CONSERVATIVE)                    ; --                 ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION                   ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --                 ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY                        ; output_files                           ; --                 ; --          ; --                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS                    ; On                                     ; Off                ; --          ; --                                ;
; SMART_RECOMPILE                                 ; On                                     ; Off                ; --          ; --                                ;
; USE_SIGNALTAP_FILE                              ; Debugging.stp                          ; --                 ; --          ; --                                ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES               ; Off                                    ; --                 ; --          ; --                                ;
; VHDL_INPUT_VERSION                              ; VHDL_2008                              ; VHDL_1993          ; --          ; --                                ;
; VHDL_SHOW_LMF_MAPPING_MESSAGES                  ; Off                                    ; --                 ; --          ; --                                ;
+-------------------------------------------------+----------------------------------------+--------------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:56     ; 1.0                     ; 4853 MB             ; 00:01:17                           ;
; Fitter               ; 00:00:27     ; 1.4                     ; 5707 MB             ; 00:00:23                           ;
; Assembler            ; 00:00:03     ; 1.0                     ; 4708 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:11     ; 1.6                     ; 4870 MB             ; 00:00:08                           ;
; Design Assistant     ; 00:00:05     ; 1.0                     ; 4668 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:08     ; 1.0                     ; 4668 MB             ; 00:00:05                           ;
; Total                ; 00:01:50     ; --                      ; --                  ; 00:01:56                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; Djordje          ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; Djordje          ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; Djordje          ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; Djordje          ; Windows 10 ; 10.0       ; x86_64         ;
; Design Assistant     ; Djordje          ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Djordje          ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Niski -c Niski
quartus_fit --read_settings_files=off --write_settings_files=off Niski -c Niski
quartus_asm --read_settings_files=off --write_settings_files=off Niski -c Niski
quartus_sta Niski -c Niski
quartus_drc Niski -c Niski
quartus_eda --read_settings_files=off --write_settings_files=off Niski -c Niski



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 12 09:34:53 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; Niski                                          ;
; Top-level Entity Name              ; Niski                                          ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 4,114                                          ;
;     Total combinational functions  ; 3,079                                          ;
;     Dedicated logic registers      ; 1,242                                          ;
; Total registers                    ; 1242                                           ;
; Total pins                         ; 79                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 143,360                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; Niski              ; Niski              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Restructure Multiplexers                                         ; On                 ; Auto               ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Remove Redundant Logic Cells                                     ; On                 ; Off                ;
; Optimization Technique                                           ; Area               ; Balanced           ;
; Auto RAM to Logic Cell Conversion                                ; On                 ; Off                ;
; Auto Resource Sharing                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                          ; Library ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------+---------+
; Niski.bdf                             ; yes             ; User Block Diagram/Schematic File                     ; C:/Programiranje/Projekti/Niski/Niski.bdf                             ;         ;
; CPU/CPU.v                             ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/CPU.v                             ;         ;
; CPU/States.vh                         ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/CPU/States.vh                         ;         ;
; CPU/Instructions.vh                   ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/CPU/Instructions.vh                   ;         ;
; CPU/BranchTester.v                    ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/BranchTester.v                    ;         ;
; CPU/MemoryAccess.v                    ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v                    ;         ;
; CPU/RegFile.v                         ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/RegFile.v                         ;         ;
; CPU/ALU.v                             ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/ALU.v                             ;         ;
; CPU/PC.v                              ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/PC.v                              ;         ;
; CPU/IR.v                              ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/CPU/IR.v                              ;         ;
; Bus/Arbitrator/Arbitrator.v           ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v           ;         ;
; Bus/Arbitrator/States.vh              ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/Bus/Arbitrator/States.vh              ;         ;
; Memory/BusInterface.v                 ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Memory/BusInterface.v                 ;         ;
; Memory/RAM.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Programiranje/Projekti/Niski/Memory/RAM.sv                         ;         ;
; Memory/ROM.v                          ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Memory/ROM.v                          ;         ;
; Components/Clocks.v                   ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Components/Clocks.v                   ;         ;
; Components/Counter.v                  ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Components/Counter.v                  ;         ;
; Components/Debouncer.v                ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Components/Debouncer.v                ;         ;
; Devices/Buttons/Controller.v          ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/Buttons/Controller.v          ;         ;
; Devices/Buzzer/BusInterface.v         ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v         ;         ;
; Devices/Buzzer/Controller.v           ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/Buzzer/Controller.v           ;         ;
; Devices/LCD/Controller.v              ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v              ;         ;
; Devices/LEDs/BusInterface.v           ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v           ;         ;
; Devices/LEDs/Controller.v             ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/LEDs/Controller.v             ;         ;
; Devices/I2C/Controller.v              ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v              ;         ;
; Devices/I2C/States.vh                 ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/Devices/I2C/States.vh                 ;         ;
; Devices/PS2Keyboard/Controller.v      ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/PS2Keyboard/Controller.v      ;         ;
; Devices/SevSegDisplays/BusInterface.v ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v ;         ;
; Devices/SevSegDisplays/Controller.v   ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Controller.v   ;         ;
; Devices/SDRAM/Controller.v            ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v            ;         ;
; Devices/SDRAM/States.vh               ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/Devices/SDRAM/States.vh               ;         ;
; Devices/SDRAM/Commands.vh             ; yes             ; User Unspecified File                                 ; C:/Programiranje/Projekti/Niski/Devices/SDRAM/Commands.vh             ;         ;
; Devices/IR/Controller.v               ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/IR/Controller.v               ;         ;
; Devices/UART/Controller.v             ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/UART/Controller.v             ;         ;
; Devices/UART/RX/Controller.v          ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/UART/RX/Controller.v          ;         ;
; Devices/UART/TX/Controller.v          ; yes             ; User Verilog HDL File                                 ; C:/Programiranje/Projekti/Niski/Devices/UART/TX/Controller.v          ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal221.inc                        ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/aglobal221.inc             ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                            ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                            ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                          ; yes             ; Megafunction                                          ; c:/quartus/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_rg61.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf                ;         ;
; db/niski.ram0_rom_75caa54a.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Programiranje/Projekti/Niski/db/niski.ram0_rom_75caa54a.hdl.mif    ;         ;
; db/altsyncram_e4b1.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf                ;         ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 4,114         ;
;                                             ;               ;
; Total combinational functions               ; 3079          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 2241          ;
;     -- 3 input functions                    ; 650           ;
;     -- <=2 input functions                  ; 188           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2793          ;
;     -- arithmetic mode                      ; 286           ;
;                                             ;               ;
; Total registers                             ; 1242          ;
;     -- Dedicated logic registers            ; 1242          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 79            ;
; Total memory bits                           ; 143360        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; CLK_PIN~input ;
; Maximum fan-out                             ; 1277          ;
; Total fan-out                               ; 15977         ;
; Average fan-out                             ; 3.51          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name                 ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |Niski                                           ; 3079 (18)           ; 1242 (0)                  ; 143360      ; 0            ; 0       ; 0         ; 79   ; 0            ; |Niski                                                                                             ; Niski                       ; work         ;
;    |bus_arbitrator:inst16|                       ; 89 (89)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|bus_arbitrator:inst16                                                                       ; bus_arbitrator              ; work         ;
;    |buttons_controller:inst4|                    ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|buttons_controller:inst4                                                                    ; buttons_controller          ; work         ;
;       |debouncer:debouncers[4].debouncer|        ; 10 (3)              ; 8 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|buttons_controller:inst4|debouncer:debouncers[4].debouncer                                  ; debouncer                   ; work         ;
;          |counter:counter|                       ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter                  ; counter                     ; work         ;
;    |buzzer_bus_interface:inst11|                 ; 10 (10)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|buzzer_bus_interface:inst11                                                                 ; buzzer_bus_interface        ; work         ;
;    |buzzer_controller:inst9|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|buzzer_controller:inst9                                                                     ; buzzer_controller           ; work         ;
;    |clocks:inst13|                               ; 23 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|clocks:inst13                                                                               ; clocks                      ; work         ;
;       |frequency_divider:khz_generator|          ; 14 (1)              ; 10 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|clocks:inst13|frequency_divider:khz_generator                                               ; frequency_divider           ; work         ;
;          |counter:counter|                       ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|clocks:inst13|frequency_divider:khz_generator|counter:counter                               ; counter                     ; work         ;
;       |frequency_divider:mhz_generator|          ; 9 (1)               ; 6 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|clocks:inst13|frequency_divider:mhz_generator                                               ; frequency_divider           ; work         ;
;          |counter:counter|                       ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|clocks:inst13|frequency_divider:mhz_generator|counter:counter                               ; counter                     ; work         ;
;    |cpu:inst23|                                  ; 2615 (590)          ; 1168 (8)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23                                                                                  ; cpu                         ; work         ;
;       |cpu_alu:alu_unit|                         ; 463 (463)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_alu:alu_unit                                                                 ; cpu_alu                     ; work         ;
;       |cpu_branch_tester:branch_tester_unit|     ; 88 (88)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_branch_tester:branch_tester_unit                                             ; cpu_branch_tester           ; work         ;
;       |cpu_ir_reg:ir_reg_unit|                   ; 59 (59)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_ir_reg:ir_reg_unit                                                           ; cpu_ir_reg                  ; work         ;
;       |cpu_memory_access:memory_access_unit|     ; 17 (17)             ; 104 (104)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_memory_access:memory_access_unit                                             ; cpu_memory_access           ; work         ;
;       |cpu_pc_reg:pc_reg_unit|                   ; 8 (8)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_pc_reg:pc_reg_unit                                                           ; cpu_pc_reg                  ; work         ;
;       |cpu_reg_file:gprs|                        ; 1390 (1390)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|cpu:inst23|cpu_reg_file:gprs                                                                ; cpu_reg_file                ; work         ;
;    |leds_bus_interface:inst14|                   ; 24 (24)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|leds_bus_interface:inst14                                                                   ; leds_bus_interface          ; work         ;
;    |leds_controller:inst12|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|leds_controller:inst12                                                                      ; leds_controller             ; work         ;
;    |memory_bus_interface:inst21|                 ; 90 (90)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|memory_bus_interface:inst21                                                                 ; memory_bus_interface        ; work         ;
;    |memory_bus_interface:inst22|                 ; 50 (50)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|memory_bus_interface:inst22                                                                 ; memory_bus_interface        ; work         ;
;    |ram:inst20|                                  ; 8 (8)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|ram:inst20                                                                                  ; ram                         ; work         ;
;       |altsyncram:memory_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|ram:inst20|altsyncram:memory_rtl_0                                                          ; altsyncram                  ; work         ;
;          |altsyncram_e4b1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated                           ; altsyncram_e4b1             ; work         ;
;    |rom:inst18|                                  ; 0 (0)               ; 0 (0)                     ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|rom:inst18                                                                                  ; rom                         ; work         ;
;       |altsyncram:memory_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|rom:inst18|altsyncram:memory_rtl_0                                                          ; altsyncram                  ; work         ;
;          |altsyncram_rg61:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 114688      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated                           ; altsyncram_rg61             ; work         ;
;    |sev_seg_bus_interface:inst7|                 ; 105 (105)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|sev_seg_bus_interface:inst7                                                                 ; sev_seg_bus_interface       ; work         ;
;    |sev_seg_displays_controller:inst10|          ; 32 (28)             ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|sev_seg_displays_controller:inst10                                                          ; sev_seg_displays_controller ; work         ;
;       |counter:digit_counter|                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|sev_seg_displays_controller:inst10|counter:digit_counter                                    ; counter                     ; work         ;
;       |frequency_divider:refresh_tick_generator| ; 2 (1)               ; 2 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator                 ; frequency_divider           ; work         ;
;          |counter:counter|                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Niski|sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter ; counter                     ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; Name                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------------+
; ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768  ; None                               ;
; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 32           ; --           ; --           ; 131072 ; db/Niski.ram0_rom_75caa54a.hdl.mif ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |Niski|bus_arbitrator:inst16|state                      ;
+------------------+------------------+-----------------+-----------------+
; Name             ; state.STATE_IDLE ; state.STATE_DMA ; state.STATE_CPU ;
+------------------+------------------+-----------------+-----------------+
; state.STATE_IDLE ; 0                ; 0               ; 0               ;
; state.STATE_CPU  ; 1                ; 0               ; 1               ;
; state.STATE_DMA  ; 1                ; 1               ; 0               ;
+------------------+------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Niski|cpu:inst23|state                                                                                                                                                       ;
+--------------------------------+------------------------+--------------------------------+-----------------------+--------------------------+-------------------------+-----------------------+
; Name                           ; state.STATE_CHECK_INTR ; state.STATE_EXEC_INST_MEM_WAIT ; state.STATE_EXEC_INST ; state.STATE_RD_INST_WAIT ; state.STATE_RD_INST_REQ ; state.STATE_NEXT_INST ;
+--------------------------------+------------------------+--------------------------------+-----------------------+--------------------------+-------------------------+-----------------------+
; state.STATE_RD_INST_REQ        ; 0                      ; 0                              ; 0                     ; 0                        ; 0                       ; 0                     ;
; state.STATE_RD_INST_WAIT       ; 0                      ; 0                              ; 0                     ; 1                        ; 1                       ; 0                     ;
; state.STATE_EXEC_INST          ; 0                      ; 0                              ; 1                     ; 0                        ; 1                       ; 0                     ;
; state.STATE_EXEC_INST_MEM_WAIT ; 0                      ; 1                              ; 0                     ; 0                        ; 1                       ; 0                     ;
; state.STATE_CHECK_INTR         ; 1                      ; 0                              ; 0                     ; 0                        ; 1                       ; 0                     ;
; state.STATE_NEXT_INST          ; 0                      ; 0                              ; 0                     ; 0                        ; 1                       ; 1                     ;
+--------------------------------+------------------------+--------------------------------+-----------------------+--------------------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Niski|cpu:inst23|cpu_memory_access:memory_access_unit|state                                             ;
+-------------------------+------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; state.STATE_DONE ; state.STATE_WAITING_ACK ; state.STATE_WAITING_BUS ; state.STATE_WAITING_REQ ;
+-------------------------+------------------+-------------------------+-------------------------+-------------------------+
; state.STATE_WAITING_REQ ; 0                ; 0                       ; 0                       ; 0                       ;
; state.STATE_WAITING_BUS ; 0                ; 0                       ; 1                       ; 1                       ;
; state.STATE_WAITING_ACK ; 0                ; 1                       ; 0                       ; 1                       ;
; state.STATE_DONE        ; 1                ; 0                       ; 0                       ; 1                       ;
+-------------------------+------------------+-------------------------+-------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                        ;
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal                                                      ;
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; i2c_controller:inst|frequency_divider:clk_generator|counter:counter|value[0..7] ; Stuck at GND due to stuck port clock_enable                             ;
; cpu:inst23|cpu_memory_access:memory_access_unit|mdr_mask[0]                     ; Stuck at VCC due to stuck port data_in                                  ;
; i2c_controller:inst|frequency_divider:clk_generator|slow_clk                    ; Stuck at GND due to stuck port clock_enable                             ;
; cpu:inst23|cpu_memory_access:memory_access_unit|mdr_mask[3]                     ; Merged with cpu:inst23|cpu_memory_access:memory_access_unit|mdr_mask[2] ;
; bus_arbitrator:inst16|state.STATE_DMA                                           ; Lost fanout                                                             ;
; cpu:inst23|state~5                                                              ; Lost fanout                                                             ;
; cpu:inst23|state~7                                                              ; Lost fanout                                                             ;
; cpu:inst23|state~8                                                              ; Lost fanout                                                             ;
; cpu:inst23|state~9                                                              ; Lost fanout                                                             ;
; cpu:inst23|state~10                                                             ; Lost fanout                                                             ;
; cpu:inst23|state~11                                                             ; Lost fanout                                                             ;
; cpu:inst23|state~12                                                             ; Lost fanout                                                             ;
; cpu:inst23|cpu_memory_access:memory_access_unit|state~7                         ; Lost fanout                                                             ;
; cpu:inst23|cpu_memory_access:memory_access_unit|state~8                         ; Lost fanout                                                             ;
; bus_arbitrator:inst16|state.STATE_IDLE                                          ; Merged with bus_arbitrator:inst16|state.STATE_CPU                       ;
; Total Number of Removed Registers = 22                                          ;                                                                         ;
+---------------------------------------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1242  ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 97    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1190  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30] ; 4       ;
; Total number of inverted registers = 1        ;         ;
+-----------------------------------------------+---------+


+-------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                ;
+----------------------------+-------------------------+------+
; Register Name              ; Megafunction            ; Type ;
+----------------------------+-------------------------+------+
; rom:inst18|data_out[0..31] ; rom:inst18|memory_rtl_0 ; RAM  ;
; ram:inst20|data_out[0..31] ; ram:inst20|memory_rtl_0 ; RAM  ;
+----------------------------+-------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 5:1                ; 29 bits   ; 87 LEs        ; 58 LEs               ; 29 LEs                 ; Yes        ; |Niski|cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Niski|sev_seg_bus_interface:inst7|ctrl_digit_1[4]               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Niski|sev_seg_bus_interface:inst7|ctrl_digit_2[5]               ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |Niski|sev_seg_bus_interface:inst7|ctrl_digit_3[5]               ;
; 3:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Niski|memory_bus_interface:inst22|ShiftRight0                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Niski|cpu:inst23|cpu_ir_reg:ir_reg_unit|imm[5]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Niski|cpu:inst23|cpu_alu:alu_unit|ShiftRight0                   ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |Niski|cpu:inst23|alu_operand_b[13]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Niski|cpu:inst23|alu_operand_b[2]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Niski|sev_seg_displays_controller:inst10|segment_pins[6]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_alu:alu_unit|ShiftRight0                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_ir_reg:ir_reg_unit|imm[3]                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Niski|sev_seg_bus_interface:inst7|Selector13                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_alu:alu_unit|ShiftRight0                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |Niski|sev_seg_bus_interface:inst7|Selector15                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_alu:alu_unit|ShiftRight0                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Niski|bus_arbitrator:inst16|Selector0                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Niski|sev_seg_bus_interface:inst7|Selector19                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_reg_file:gprs|data_rd2[4]                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_reg_file:gprs|data_rd1[20]                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Niski|cpu:inst23|cpu_alu:alu_unit|ShiftRight0                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Niski|cpu:inst23|cpu_memory_access:memory_access_unit|Selector0 ;
; 16:1               ; 7 bits    ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |Niski|cpu:inst23|gpr_dst_in[6]                                  ;
; 19:1               ; 7 bits    ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |Niski|cpu:inst23|gpr_dst_in[9]                                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; No         ; |Niski|cpu:inst23|gpr_dst_in[17]                                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; No         ; |Niski|cpu:inst23|gpr_dst_in[24]                                 ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |Niski|cpu:inst23|gpr_dst_in[28]                                 ;
; 22:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |Niski|cpu:inst23|gpr_dst_in[31]                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buzzer_bus_interface:inst11 ;
+------------------+----------+--------------------------------------------+
; Parameter Name   ; Value    ; Type                                       ;
+------------------+----------+--------------------------------------------+
; CONTROL_REG_ADDR ; 70000010 ; Unsigned Hexadecimal                       ;
; STATUS_REG_ADDR  ; 70000014 ; Unsigned Hexadecimal                       ;
; DATA_REG_ADDR    ; 70000018 ; Unsigned Hexadecimal                       ;
+------------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; INPUT_FREQ     ; 50000000 ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:mhz_generator ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; RATIO          ; 50    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:mhz_generator|counter:counter ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; LIMIT          ; 25    ; Signed Integer                                                                    ;
; START_FROM     ; 0     ; Signed Integer                                                                    ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:khz_generator ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; RATIO          ; 1000  ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:khz_generator|counter:counter ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; LIMIT          ; 500   ; Signed Integer                                                                    ;
; START_FROM     ; 0     ; Signed Integer                                                                    ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:hz_generator ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; RATIO          ; 1000  ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clocks:inst13|frequency_divider:hz_generator|counter:counter ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; LIMIT          ; 500   ; Signed Integer                                                                   ;
; START_FROM     ; 0     ; Signed Integer                                                                   ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4 ;
+------------------+-------+--------------------------------------------+
; Parameter Name   ; Value ; Type                                       ;
+------------------+-------+--------------------------------------------+
; DEBOUNCING_TICKS ; 32    ; Signed Integer                             ;
+------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[0].debouncer ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; TICKS          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[0].debouncer|counter:counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LIMIT          ; 32    ; Signed Integer                                                                                 ;
; START_FROM     ; 0     ; Signed Integer                                                                                 ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[1].debouncer ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; TICKS          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[1].debouncer|counter:counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LIMIT          ; 32    ; Signed Integer                                                                                 ;
; START_FROM     ; 0     ; Signed Integer                                                                                 ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[2].debouncer ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; TICKS          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[2].debouncer|counter:counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LIMIT          ; 32    ; Signed Integer                                                                                 ;
; START_FROM     ; 0     ; Signed Integer                                                                                 ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[3].debouncer ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; TICKS          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[3].debouncer|counter:counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LIMIT          ; 32    ; Signed Integer                                                                                 ;
; START_FROM     ; 0     ; Signed Integer                                                                                 ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[4].debouncer ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; TICKS          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LIMIT          ; 32    ; Signed Integer                                                                                 ;
; START_FROM     ; 0     ; Signed Integer                                                                                 ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst23 ;
+-----------------+----------+----------------------------+
; Parameter Name  ; Value    ; Type                       ;
+-----------------+----------+----------------------------+
; EXEC_START_ADDR ; 40000000 ; Unsigned Hexadecimal       ;
; MORE_REGISTERS  ; 1        ; Signed Integer             ;
+-----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst23|cpu_pc_reg:pc_reg_unit ;
+-----------------+----------------------------------+---------------------------+
; Parameter Name  ; Value                            ; Type                      ;
+-----------------+----------------------------------+---------------------------+
; EXEC_START_ADDR ; 01000000000000000000000000000000 ; Unsigned Binary           ;
+-----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst23|cpu_reg_file:gprs ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; MORE_REGISTERS ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: leds_bus_interface:inst14 ;
+------------------+----------+------------------------------------------+
; Parameter Name   ; Value    ; Type                                     ;
+------------------+----------+------------------------------------------+
; CONTROL_REG_ADDR ; 70000000 ; Unsigned Hexadecimal                     ;
; STATUS_REG_ADDR  ; 70000004 ; Unsigned Hexadecimal                     ;
; DATA_REG_ADDR    ; 70000008 ; Unsigned Hexadecimal                     ;
+------------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sev_seg_bus_interface:inst7 ;
+----------------------+----------+----------------------------------------+
; Parameter Name       ; Value    ; Type                                   ;
+----------------------+----------+----------------------------------------+
; CONTROL_REG_ADDR     ; 70000020 ; Unsigned Hexadecimal                   ;
; STATUS_REG_ADDR      ; 70000024 ; Unsigned Hexadecimal                   ;
; DATA_DIGITS_REG_ADDR ; 70000028 ; Unsigned Hexadecimal                   ;
; DATA_DOTS_REG_ADDR   ; 7000002C ; Unsigned Hexadecimal                   ;
+----------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_bus_interface:inst22 ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; MEM_ADDR_WIDTH ; 12       ; Signed Integer                               ;
; START_ADDR     ; 40000000 ; Unsigned Hexadecimal                         ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:inst18 ;
+----------------+------------------+---------------------+
; Parameter Name ; Value            ; Type                ;
+----------------+------------------+---------------------+
; ADDR_BITS      ; 12               ; Signed Integer      ;
; MEM_FILE       ; Software/rom.hex ; String              ;
+----------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_bus_interface:inst21 ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; MEM_ADDR_WIDTH ; 10       ; Signed Integer                               ;
; START_ADDR     ; 80000000 ; Unsigned Hexadecimal                         ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst20 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; ADDR_BITS      ; 10    ; Signed Integer                 ;
; MEM_FILE       ;       ; String                         ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_controller:inst6 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; BAUD_RATE      ; 9600  ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_controller:inst6|uart_rx_controller:rx_controller ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; BAUD_RATE      ; 9600  ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_controller:inst6|uart_tx_controller:tx_controller ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; BAUD_RATE      ; 9600  ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_controller:inst|frequency_divider:clk_generator ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; RATIO          ; 500   ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_controller:inst|frequency_divider:clk_generator|counter:counter ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; LIMIT          ; 250   ; Signed Integer                                                                          ;
; START_FROM     ; 0     ; Signed Integer                                                                          ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; REFRESH_RATE   ; 60    ; Signed Integer                                         ;
; CLK_FREQ       ; 1000  ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; RATIO          ; 4     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; LIMIT          ; 2     ; Signed Integer                                                                                                  ;
; START_FROM     ; 0     ; Signed Integer                                                                                                  ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sev_seg_displays_controller:inst10|counter:digit_counter ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; LIMIT          ; 4     ; Signed Integer                                                               ;
; START_FROM     ; 0     ; Signed Integer                                                               ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_controller:inst3|counter:bit_counter ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; LIMIT          ; 12    ; Signed Integer                                                        ;
; START_FROM     ; 0     ; Signed Integer                                                        ;
; CONTINUE_FROM  ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom:inst18|altsyncram:memory_rtl_0      ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                ; Untyped        ;
; WIDTH_A                            ; 32                                 ; Untyped        ;
; WIDTHAD_A                          ; 12                                 ; Untyped        ;
; NUMWORDS_A                         ; 4096                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 1                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; db/Niski.ram0_rom_75caa54a.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rg61                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:inst20|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                 ;
; WIDTH_A                            ; 32                   ; Untyped                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_e4b1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 2                                  ;
; Entity Instance                           ; rom:inst18|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 4096                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 1                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
; Entity Instance                           ; ram:inst20|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                        ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 1024                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 1                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_keyboard_controller:inst3|counter:bit_counter"                                                                                                                                   ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; value  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sev_seg_displays_controller:inst10|counter:digit_counter"                                                                                                                                   ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; will_overflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter"              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator"                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_controller:inst|frequency_divider:clk_generator|counter:counter"                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_controller:inst|frequency_divider:clk_generator" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst23|cpu_alu:alu_unit"                                                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; invalid_opcode ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst23|cpu_ir_reg:ir_reg_unit"                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; imm           ; Output ; Warning  ; Output or bidir port (33 bits) is wider than the port expression (32 bits) it drives; bit(s) "imm[32..32]" have no fanouts ;
; inst_misc_mem ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; inst_system   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst23|cpu_memory_access:memory_access_unit" ;
+--------------+-------+----------+-------------------------------------------+
; Port         ; Type  ; Severity ; Details                                   ;
+--------------+-------+----------+-------------------------------------------+
; data_mask[0] ; Input ; Info     ; Stuck at VCC                              ;
+--------------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[4].debouncer"                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[3].debouncer"                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[2].debouncer"                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[1].debouncer"                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[0].debouncer|counter:counter"                               ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buttons_controller:inst4|debouncer:debouncers[0].debouncer"                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:inst13|frequency_divider:hz_generator"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:inst13|frequency_divider:khz_generator|counter:counter"                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:inst13|frequency_divider:khz_generator"                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:inst13|frequency_divider:mhz_generator|counter:counter"                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; value ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:inst13|frequency_divider:mhz_generator"                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 79                          ;
; cycloneiii_ff         ; 1242                        ;
;     CLR               ; 30                          ;
;     ENA               ; 1122                        ;
;     ENA CLR           ; 31                          ;
;     ENA CLR SCLR      ; 29                          ;
;     ENA CLR SLD       ; 7                           ;
;     ENA SLD           ; 1                           ;
;     SCLR              ; 9                           ;
;     plain             ; 13                          ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 3081                        ;
;     arith             ; 286                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 248                         ;
;     normal            ; 2795                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 144                         ;
;         3 data inputs ; 402                         ;
;         4 data inputs ; 2241                        ;
; cycloneiii_ram_block  ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 19.10                       ;
; Average LUT depth     ; 14.75                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Jul 12 09:33:55 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Niski -c Niski
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file niski.bdf
    Info (12023): Found entity 1: Niski
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: cpu File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branchtester.v
    Info (12023): Found entity 1: cpu_branch_tester File: C:/Programiranje/Projekti/Niski/CPU/BranchTester.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/memoryaccess.v
    Info (12023): Found entity 1: cpu_memory_access File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/regfile.v
    Info (12023): Found entity 1: cpu_reg_file File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: cpu_alu File: C:/Programiranje/Projekti/Niski/CPU/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/pc.v
    Info (12023): Found entity 1: cpu_pc_reg File: C:/Programiranje/Projekti/Niski/CPU/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/ir.v
    Info (12023): Found entity 1: cpu_ir_reg File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus/arbitrator/arbitrator.v
    Info (12023): Found entity 1: bus_arbitrator File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/businterface.v
    Info (12023): Found entity 1: memory_bus_interface File: C:/Programiranje/Projekti/Niski/Memory/BusInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram.sv
    Info (12023): Found entity 1: ram File: C:/Programiranje/Projekti/Niski/Memory/RAM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/rom.v
    Info (12023): Found entity 1: rom File: C:/Programiranje/Projekti/Niski/Memory/ROM.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file components/clocks.v
    Info (12023): Found entity 1: clocks File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 1
    Info (12023): Found entity 2: frequency_divider File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file components/counter.v
    Info (12023): Found entity 1: counter File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file components/debouncer.v
    Info (12023): Found entity 1: debouncer File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file components/risingedgedetector.v
    Info (12023): Found entity 1: rising_edge_detector File: C:/Programiranje/Projekti/Niski/Components/RisingEdgeDetector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file components/pwm.v
    Info (12023): Found entity 1: PWM File: C:/Programiranje/Projekti/Niski/Components/PWM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/buttons/controller.v
    Info (12023): Found entity 1: buttons_controller File: C:/Programiranje/Projekti/Niski/Devices/Buttons/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/buzzer/businterface.v
    Info (12023): Found entity 1: buzzer_bus_interface File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/buzzer/controller.v
    Info (12023): Found entity 1: buzzer_controller File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/lcd/controller.v
    Info (12023): Found entity 1: lcd_controller File: C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/leds/businterface.v
    Info (12023): Found entity 1: leds_bus_interface File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/leds/controller.v
    Info (12023): Found entity 1: leds_controller File: C:/Programiranje/Projekti/Niski/Devices/LEDs/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/i2c/controller.v
    Info (12023): Found entity 1: i2c_controller File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/ps2keyboard/controller.v
    Info (12023): Found entity 1: ps2_keyboard_controller File: C:/Programiranje/Projekti/Niski/Devices/PS2Keyboard/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/ps2keyboard/mappers/digit.v
    Info (12023): Found entity 1: ps2_keyboard_digit_mapper File: C:/Programiranje/Projekti/Niski/Devices/PS2Keyboard/Mappers/Digit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sevsegdisplays/businterface.v
    Info (12023): Found entity 1: sev_seg_bus_interface File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sevsegdisplays/controller.v
    Info (12023): Found entity 1: sev_seg_displays_controller File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sevsegdisplays/mappers/digit.v
    Info (12023): Found entity 1: sev_seg_digit_mapper File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Mappers/Digit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sevsegdisplays/mappers/hexnumber.v
    Info (12023): Found entity 1: sev_seg_hex_number_mapper File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Mappers/HexNumber.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sevsegdisplays/mappers/decnumber.v
    Info (12023): Found entity 1: sev_seg_dec_number_mapper File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Mappers/DecNumber.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/sdram/controller.v
    Info (12023): Found entity 1: sdram_controller File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/ir/controller.v
    Info (12023): Found entity 1: ir_controller File: C:/Programiranje/Projekti/Niski/Devices/IR/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/uart/controller.v
    Info (12023): Found entity 1: uart_controller File: C:/Programiranje/Projekti/Niski/Devices/UART/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/uart/rx/controller.v
    Info (12023): Found entity 1: uart_rx_controller File: C:/Programiranje/Projekti/Niski/Devices/UART/RX/Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file devices/uart/tx/controller.v
    Info (12023): Found entity 1: uart_tx_controller File: C:/Programiranje/Projekti/Niski/Devices/UART/TX/Controller.v Line: 1
Warning (10261): Verilog HDL Event Control warning at CPU.sv(37): Event Control contains a complex event expression File: C:/Programiranje/Projekti/Niski/Tests/CPU.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file tests/cpu.sv
    Info (12023): Found entity 1: cpu_tb File: C:/Programiranje/Projekti/Niski/Tests/CPU.sv Line: 1
Info (12127): Elaborating entity "Niski" for the top level hierarchy
Warning (275008): Primitive "GND" of instance "inst1" not used
Info (12128): Elaborating entity "buzzer_controller" for hierarchy "buzzer_controller:inst9"
Info (12128): Elaborating entity "buzzer_bus_interface" for hierarchy "buzzer_bus_interface:inst11"
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(24): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 24
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(24): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 24
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(42): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(42): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 42
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(69): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 69
Info (12128): Elaborating entity "clocks" for hierarchy "clocks:inst13"
Info (12128): Elaborating entity "frequency_divider" for hierarchy "clocks:inst13|frequency_divider:mhz_generator" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 12
Info (12128): Elaborating entity "counter" for hierarchy "clocks:inst13|frequency_divider:mhz_generator|counter:counter" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 34
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "frequency_divider" for hierarchy "clocks:inst13|frequency_divider:khz_generator" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 13
Info (12128): Elaborating entity "counter" for hierarchy "clocks:inst13|frequency_divider:khz_generator|counter:counter" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 34
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (9) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (9) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (9) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "buttons_controller" for hierarchy "buttons_controller:inst4"
Info (12128): Elaborating entity "debouncer" for hierarchy "buttons_controller:inst4|debouncer:debouncers[0].debouncer" File: C:/Programiranje/Projekti/Niski/Devices/Buttons/Controller.v Line: 31
Info (12128): Elaborating entity "counter" for hierarchy "buttons_controller:inst4|debouncer:debouncers[0].debouncer|counter:counter" File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 24
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (5) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:inst23"
Warning (10270): Verilog HDL Case Statement warning at CPU.v(114): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 114
Warning (10270): Verilog HDL Case Statement warning at CPU.v(124): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 124
Info (10264): Verilog HDL Case Statement information at CPU.v(124): all case item expressions in this case statement are onehot File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 124
Warning (10270): Verilog HDL Case Statement warning at CPU.v(162): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 162
Info (12128): Elaborating entity "cpu_memory_access" for hierarchy "cpu:inst23|cpu_memory_access:memory_access_unit" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 55
Info (12128): Elaborating entity "cpu_pc_reg" for hierarchy "cpu:inst23|cpu_pc_reg:pc_reg_unit" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 62
Info (12128): Elaborating entity "cpu_ir_reg" for hierarchy "cpu:inst23|cpu_ir_reg:ir_reg_unit" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 80
Warning (10270): Verilog HDL Case Statement warning at IR.v(45): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 45
Info (12128): Elaborating entity "cpu_branch_tester" for hierarchy "cpu:inst23|cpu_branch_tester:branch_tester_unit" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 86
Warning (10270): Verilog HDL Case Statement warning at BranchTester.v(12): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/BranchTester.v Line: 12
Info (12128): Elaborating entity "cpu_reg_file" for hierarchy "cpu:inst23|cpu_reg_file:gprs" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 95
Info (12128): Elaborating entity "cpu_alu" for hierarchy "cpu:inst23|cpu_alu:alu_unit" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 103
Warning (10270): Verilog HDL Case Statement warning at ALU.v(22): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/ALU.v Line: 22
Warning (10270): Verilog HDL Case Statement warning at ALU.v(28): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/ALU.v Line: 28
Warning (10270): Verilog HDL Case Statement warning at ALU.v(48): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/ALU.v Line: 48
Warning (10270): Verilog HDL Case Statement warning at ALU.v(55): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/CPU/ALU.v Line: 55
Info (12128): Elaborating entity "bus_arbitrator" for hierarchy "bus_arbitrator:inst16"
Info (12128): Elaborating entity "leds_bus_interface" for hierarchy "leds_bus_interface:inst14"
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(24): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 24
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(24): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 24
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(42): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 42
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(42): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 42
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(69): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/LEDs/BusInterface.v Line: 69
Info (12128): Elaborating entity "sev_seg_bus_interface" for hierarchy "sev_seg_bus_interface:inst7"
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(30): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 30
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(30): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 30
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(48): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 48
Warning (10270): Verilog HDL Case Statement warning at BusInterface.v(48): incomplete case statement has no default case item File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 48
Warning (10762): Verilog HDL Case Statement warning at BusInterface.v(87): can't check case statement for completeness because the case expression has too many possible states File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 87
Info (12128): Elaborating entity "memory_bus_interface" for hierarchy "memory_bus_interface:inst22"
Warning (10230): Verilog HDL assignment warning at BusInterface.v(37): truncated value with size 32 to match size of target (12) File: C:/Programiranje/Projekti/Niski/Memory/BusInterface.v Line: 37
Info (12128): Elaborating entity "rom" for hierarchy "rom:inst18"
Warning (10850): Verilog HDL warning at ROM.v(14): number of words (4) in memory file does not match the number of elements in the address range [0:4095] File: C:/Programiranje/Projekti/Niski/Memory/ROM.v Line: 14
Warning (10030): Net "memory.data_a" at ROM.v(13) has no driver or initial value, using a default initial value '0' File: C:/Programiranje/Projekti/Niski/Memory/ROM.v Line: 13
Warning (10030): Net "memory.waddr_a" at ROM.v(13) has no driver or initial value, using a default initial value '0' File: C:/Programiranje/Projekti/Niski/Memory/ROM.v Line: 13
Warning (10030): Net "memory.we_a" at ROM.v(13) has no driver or initial value, using a default initial value '0' File: C:/Programiranje/Projekti/Niski/Memory/ROM.v Line: 13
Info (12128): Elaborating entity "memory_bus_interface" for hierarchy "memory_bus_interface:inst21"
Warning (10230): Verilog HDL assignment warning at BusInterface.v(37): truncated value with size 32 to match size of target (10) File: C:/Programiranje/Projekti/Niski/Memory/BusInterface.v Line: 37
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst20"
Info (12128): Elaborating entity "uart_controller" for hierarchy "uart_controller:inst6"
Info (12128): Elaborating entity "uart_rx_controller" for hierarchy "uart_controller:inst6|uart_rx_controller:rx_controller" File: C:/Programiranje/Projekti/Niski/Devices/UART/Controller.v Line: 26
Warning (10034): Output port "rx_data" at Controller.v(11) has no driver File: C:/Programiranje/Projekti/Niski/Devices/UART/RX/Controller.v Line: 11
Warning (10034): Output port "rx_data_ack" at Controller.v(12) has no driver File: C:/Programiranje/Projekti/Niski/Devices/UART/RX/Controller.v Line: 12
Info (12128): Elaborating entity "uart_tx_controller" for hierarchy "uart_controller:inst6|uart_tx_controller:tx_controller" File: C:/Programiranje/Projekti/Niski/Devices/UART/Controller.v Line: 32
Warning (10034): Output port "tx_data_ack" at Controller.v(12) has no driver File: C:/Programiranje/Projekti/Niski/Devices/UART/TX/Controller.v Line: 12
Warning (10034): Output port "tx_pin" at Controller.v(14) has no driver File: C:/Programiranje/Projekti/Niski/Devices/UART/TX/Controller.v Line: 14
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:inst5"
Warning (10240): Verilog HDL Always Construct warning at Controller.v(67): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Warning (10240): Verilog HDL Always Construct warning at Controller.v(67): inferring latch(es) for variable "selected_command", which holds its previous value in one or more paths through the always construct File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Warning (10034): Output port "addr_pins" at Controller.v(14) has no driver File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 14
Warning (10034): Output port "bank_pins" at Controller.v(15) has no driver File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 15
Warning (10034): Output port "mask_pins" at Controller.v(16) has no driver File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 16
Warning (10034): Output port "data_ack" at Controller.v(11) has no driver File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 11
Info (10041): Inferred latch for "selected_command[0]" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "selected_command[1]" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "selected_command[2]" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_REFRESHING" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_WRITING" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_READING" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_CLOSING_ROW" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_OPENING_ROW" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (10041): Inferred latch for "state.STATE_IDLE" at Controller.v(67) File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 67
Info (12128): Elaborating entity "i2c_controller" for hierarchy "i2c_controller:inst"
Warning (10858): Verilog HDL warning at Controller.v(17): object data_out used but never assigned File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 17
Warning (10858): Verilog HDL warning at Controller.v(17): object data_out_en used but never assigned File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 17
Warning (10036): Verilog HDL or VHDL warning at Controller.v(29): object "state" assigned a value but never read File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at Controller.v(46): inferring latch(es) for variable "i2c_clk_activated", which holds its previous value in one or more paths through the always construct File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 46
Warning (10030): Net "data_out" at Controller.v(17) has no driver or initial value, using a default initial value '0' File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 17
Warning (10030): Net "data_out_en" at Controller.v(17) has no driver or initial value, using a default initial value '0' File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 17
Warning (10034): Output port "data_ack" at Controller.v(12) has no driver File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 12
Info (10041): Inferred latch for "i2c_clk_activated" at Controller.v(46) File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 46
Info (12128): Elaborating entity "frequency_divider" for hierarchy "i2c_controller:inst|frequency_divider:clk_generator" File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 26
Info (12128): Elaborating entity "counter" for hierarchy "i2c_controller:inst|frequency_divider:clk_generator|counter:counter" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 34
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (8) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (8) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (8) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "lcd_controller" for hierarchy "lcd_controller:inst17"
Warning (10034): Output port "data_pins" at Controller.v(8) has no driver File: C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v Line: 8
Warning (10034): Output port "rs_pin" at Controller.v(7) has no driver File: C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v Line: 7
Warning (10034): Output port "rw_pin" at Controller.v(7) has no driver File: C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v Line: 7
Warning (10034): Output port "e_pin" at Controller.v(7) has no driver File: C:/Programiranje/Projekti/Niski/Devices/LCD/Controller.v Line: 7
Info (12128): Elaborating entity "leds_controller" for hierarchy "leds_controller:inst12"
Info (12128): Elaborating entity "sev_seg_displays_controller" for hierarchy "sev_seg_displays_controller:inst10"
Info (12128): Elaborating entity "frequency_divider" for hierarchy "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator" File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Controller.v Line: 25
Info (12128): Elaborating entity "counter" for hierarchy "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 34
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (1) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (1) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (1) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "counter" for hierarchy "sev_seg_displays_controller:inst10|counter:digit_counter" File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/Controller.v Line: 33
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (2) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (2) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (2) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "ps2_keyboard_controller" for hierarchy "ps2_keyboard_controller:inst3"
Info (12128): Elaborating entity "counter" for hierarchy "ps2_keyboard_controller:inst3|counter:bit_counter" File: C:/Programiranje/Projekti/Niski/Devices/PS2Keyboard/Controller.v Line: 24
Warning (10230): Verilog HDL assignment warning at Counter.v(15): truncated value with size 32 to match size of target (4) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 15
Warning (10230): Verilog HDL assignment warning at Counter.v(22): truncated value with size 32 to match size of target (4) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 22
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (4) File: C:/Programiranje/Projekti/Niski/Components/Counter.v Line: 29
Info (12128): Elaborating entity "ir_controller" for hierarchy "ir_controller:inst8"
Warning (10034): Output port "data" at Controller.v(9) has no driver File: C:/Programiranje/Projekti/Niski/Devices/IR/Controller.v Line: 9
Warning (10034): Output port "data_ack" at Controller.v(10) has no driver File: C:/Programiranje/Projekti/Niski/Devices/IR/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[9]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[8]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[7]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[6]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[15]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[14]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[13]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[12]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[11]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[10]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "sdram_controller:inst5|data[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/SDRAM/Controller.v Line: 10
Warning (12161): Node "i2c_controller:inst|data[7]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[6]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[5]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[4]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[3]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[2]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[1]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (12161): Node "i2c_controller:inst|data[0]" is stuck at GND because node is in wire loop and does not have a source File: C:/Programiranje/Projekti/Niski/Devices/I2C/Controller.v Line: 11
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "rd_bus" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 32
    Warning (13048): Converted tri-state node "fc_bus" into a selector File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 25
    Warning (13048): Converted tri-state node "wr_bus" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 32
    Warning (13048): Converted tri-state node "addr_bus[31]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[30]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[29]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[28]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[27]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[26]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[25]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[24]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[23]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[22]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[21]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[20]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[19]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[18]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[17]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[16]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[15]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[14]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[13]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[12]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[11]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[10]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[9]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[8]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[7]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[6]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[5]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[4]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[3]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[2]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[1]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "addr_bus[0]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/Buzzer/BusInterface.v Line: 43
    Warning (13048): Converted tri-state node "data_mask_bus[3]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 14
    Warning (13048): Converted tri-state node "data_mask_bus[2]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 14
    Warning (13048): Converted tri-state node "data_mask_bus[1]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 14
    Warning (13048): Converted tri-state node "data_mask_bus[0]" into a selector File: C:/Programiranje/Projekti/Niski/Devices/SevSegDisplays/BusInterface.v Line: 14
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom:inst18|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Niski.ram0_rom_75caa54a.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:inst20|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "rom:inst18|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "rom:inst18|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Niski.ram0_rom_75caa54a.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rg61.tdf
    Info (12023): Found entity 1: altsyncram_rg61 File: C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ram:inst20|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "ram:inst20|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e4b1.tdf
    Info (12023): Found entity 1: altsyncram_e4b1 File: C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated|ram_block1a7" File: C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf Line: 185
        Warning (14320): Synthesized away node "ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated|ram_block1a15" File: C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf Line: 353
        Warning (14320): Synthesized away node "ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated|ram_block1a23" File: C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf Line: 521
        Warning (14320): Synthesized away node "ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated|ram_block1a31" File: C:/Programiranje/Projekti/Niski/db/altsyncram_e4b1.tdf Line: 689
        Warning (14320): Synthesized away node "rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a7" File: C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf Line: 182
        Warning (14320): Synthesized away node "rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a15" File: C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf Line: 350
        Warning (14320): Synthesized away node "rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a23" File: C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf Line: 518
        Warning (14320): Synthesized away node "rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a31" File: C:/Programiranje/Projekti/Niski/db/altsyncram_rg61.tdf Line: 686
Warning (12241): 18 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
    Warning (13040): bidirectional pin "SDRAM_DATA_PINS" has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[0]" to the node "buzzer_bus_interface:inst11|ctrl_buzz" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[3]" to the node "leds_bus_interface:inst14|ctrl_led3" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[2]" to the node "leds_bus_interface:inst14|ctrl_led2" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[1]" to the node "leds_bus_interface:inst14|ctrl_led1" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[14]" to the node "sev_seg_bus_interface:inst7|Selector21" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[6]" to the node "sev_seg_bus_interface:inst7|ctrl_digit_0[6]" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[22]" to the node "sev_seg_bus_interface:inst7|Selector35" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[30]" to the node "sev_seg_bus_interface:inst7|Selector35" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[21]" to the node "sev_seg_bus_interface:inst7|Selector36" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[13]" to the node "sev_seg_bus_interface:inst7|Selector22" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[5]" to the node "sev_seg_bus_interface:inst7|ctrl_digit_0[5]" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[29]" to the node "sev_seg_bus_interface:inst7|Selector36" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[12]" to the node "sev_seg_bus_interface:inst7|Selector23" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[4]" to the node "sev_seg_bus_interface:inst7|ctrl_digit_0[4]" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[20]" to the node "sev_seg_bus_interface:inst7|Selector37" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[28]" to the node "sev_seg_bus_interface:inst7|Selector37" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[19]" to the node "sev_seg_bus_interface:inst7|Selector38" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[11]" to the node "sev_seg_bus_interface:inst7|Selector24" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[27]" to the node "sev_seg_bus_interface:inst7|Selector38" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[10]" to the node "sev_seg_bus_interface:inst7|Selector25" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[18]" to the node "sev_seg_bus_interface:inst7|Selector39" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[26]" to the node "sev_seg_bus_interface:inst7|Selector39" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[17]" to the node "sev_seg_bus_interface:inst7|Selector40" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[9]" to the node "sev_seg_bus_interface:inst7|Selector26" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[25]" to the node "sev_seg_bus_interface:inst7|Selector40" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[8]" to the node "sev_seg_bus_interface:inst7|Selector27" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[16]" to the node "sev_seg_bus_interface:inst7|Selector41" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
    Warning (13047): Converted the fan-out from the tri-state buffer "bus_arbitrator:inst16|data_bus[24]" to the node "sev_seg_bus_interface:inst7|Selector41" into an OR gate File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 13
Info (13000): Registers with preset signals will power-up high File: C:/Programiranje/Projekti/Niski/CPU/PC.v Line: 26
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "UART_TX_PIN" is stuck at GND
    Warning (13410): Pin "SDRAM_CKE_PIN" is stuck at VCC
    Warning (13410): Pin "SDRAM_CS_PIN" is stuck at VCC
    Warning (13410): Pin "SDRAM_RAS_PIN" is stuck at VCC
    Warning (13410): Pin "SDRAM_CAS_PIN" is stuck at VCC
    Warning (13410): Pin "SDRAM_WE_PIN" is stuck at VCC
    Warning (13410): Pin "I2C_SCL_PIN" is stuck at GND
    Warning (13410): Pin "LCD_RS_PIN" is stuck at GND
    Warning (13410): Pin "LCD_RW_PIN" is stuck at GND
    Warning (13410): Pin "LCD_E_PIN" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[7]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[6]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[5]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[4]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[3]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[2]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[1]" is stuck at GND
    Warning (13410): Pin "LCD_DATA_PINS[0]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[11]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[10]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[9]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[8]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[7]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[6]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[5]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[4]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[3]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[2]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[1]" is stuck at GND
    Warning (13410): Pin "SDRAM_ADDR_PINS[0]" is stuck at GND
    Warning (13410): Pin "SDRAM_BANK_PINS[1]" is stuck at GND
    Warning (13410): Pin "SDRAM_BANK_PINS[0]" is stuck at GND
    Warning (13410): Pin "SDRAM_MASK_PINS[1]" is stuck at GND
    Warning (13410): Pin "SDRAM_MASK_PINS[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Programiranje/Projekti/Niski/output_files/Niski.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BTN_PINS[3]"
    Warning (15610): No output dependent on input pin "BTN_PINS[2]"
    Warning (15610): No output dependent on input pin "BTN_PINS[1]"
    Warning (15610): No output dependent on input pin "BTN_PINS[0]"
    Warning (15610): No output dependent on input pin "UART_RX_PIN"
    Warning (15610): No output dependent on input pin "PS2_DATA_PIN"
    Warning (15610): No output dependent on input pin "PS2_CLK_PIN"
    Warning (15610): No output dependent on input pin "IR_PIN"
Info (21057): Implemented 4334 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 4199 logic cells
    Info (21064): Implemented 56 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 242 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Wed Jul 12 09:34:53 2023
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Programiranje/Projekti/Niski/output_files/Niski.map.smsg.


+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Wed Jul 12 09:35:23 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; Niski                                          ;
; Top-level Entity Name              ; Niski                                          ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE6E22C8                                    ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 3,079 / 6,272 ( 49 % )                         ;
;     Total combinational functions  ; 3,079 / 6,272 ( 49 % )                         ;
;     Dedicated logic registers      ; 1,242 / 6,272 ( 20 % )                         ;
; Total registers                    ; 1242                                           ;
; Total pins                         ; 79 / 92 ( 86 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 143,360 / 276,480 ( 52 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Placement Effort Multiplier                                        ; 4                                     ; 1.0                                   ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Optimize Timing                                                    ; Off                                   ; Normal compilation                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; On                                    ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; On                                    ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   5.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4569 ) ; 0.00 % ( 0 / 4569 )        ; 0.00 % ( 0 / 4569 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4569 ) ; 0.00 % ( 0 / 4569 )        ; 0.00 % ( 0 / 4569 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4559 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Programiranje/Projekti/Niski/output_files/Niski.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 3,079 / 6,272 ( 49 % )     ;
;     -- Combinational with no register       ; 1837                       ;
;     -- Register only                        ; 0                          ;
;     -- Combinational with a register        ; 1242                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2241                       ;
;     -- 3 input functions                    ; 650                        ;
;     -- <=2 input functions                  ; 188                        ;
;     -- Register only                        ; 0                          ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2793                       ;
;     -- arithmetic mode                      ; 286                        ;
;                                             ;                            ;
; Total registers*                            ; 1,242 / 6,684 ( 19 % )     ;
;     -- Dedicated logic registers            ; 1,242 / 6,272 ( 20 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 270 / 392 ( 69 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 79 / 92 ( 86 % )           ;
;     -- Clock pins                           ; 4 / 3 ( 133 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 18 / 30 ( 60 % )           ;
; Total block memory bits                     ; 143,360 / 276,480 ( 52 % ) ;
; Total block memory implementation bits      ; 165,888 / 276,480 ( 60 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 0 / 2 ( 0 % )              ;
; Global signals                              ; 6                          ;
;     -- Global clocks                        ; 6 / 10 ( 60 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 17.7% / 17.3% / 18.3%      ;
; Peak interconnect usage (total/H/V)         ; 37.3% / 36.2% / 38.6%      ;
; Maximum fan-out                             ; 1238                       ;
; Highest non-global fan-out                  ; 199                        ;
; Total fan-out                               ; 15480                      ;
; Average fan-out                             ; 3.42                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 3079 / 6272 ( 49 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1837                 ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;     -- Combinational with a register        ; 1242                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 2241                 ; 0                              ;
;     -- 3 input functions                    ; 650                  ; 0                              ;
;     -- <=2 input functions                  ; 188                  ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 2793                 ; 0                              ;
;     -- arithmetic mode                      ; 286                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1242                 ; 0                              ;
;     -- Dedicated logic registers            ; 1242 / 6272 ( 20 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 270 / 392 ( 69 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 79                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 143360               ; 0                              ;
; Total RAM block bits                        ; 165888               ; 0                              ;
; M9K                                         ; 18 / 30 ( 60 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )      ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 17                   ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 17                   ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 15489                ; 5                              ;
;     -- Registered Connections               ; 4979                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 34                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 10                   ; 0                              ;
;     -- Output Ports                         ; 52                   ; 0                              ;
;     -- Bidir Ports                          ; 17                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; BTN_PINS[0]  ; 88    ; 5        ; 34           ; 12           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; BTN_PINS[1]  ; 89    ; 5        ; 34           ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; BTN_PINS[2]  ; 90    ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; BTN_PINS[3]  ; 91    ; 6        ; 34           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; BTN_PINS[4]  ; 25    ; 2        ; 0            ; 11           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CLK_PIN      ; 23    ; 1        ; 0            ; 11           ; 7            ; 1239                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; IR_PIN       ; 100   ; 6        ; 34           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PS2_CLK_PIN  ; 119   ; 7        ; 23           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PS2_DATA_PIN ; 120   ; 7        ; 23           ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; UART_RX_PIN  ; 115   ; 7        ; 28           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; BUZZ_PIN            ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; I2C_SCL_PIN         ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_DATA_PINS[0]    ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_DATA_PINS[1]    ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_DATA_PINS[2]    ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_DATA_PINS[3]    ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_DATA_PINS[4]    ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_DATA_PINS[5]    ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_DATA_PINS[6]    ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_DATA_PINS[7]    ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_E_PIN           ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_RS_PIN          ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_RW_PIN          ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_PINS[0]         ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_PINS[1]         ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_PINS[2]         ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_PINS[3]         ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[0]  ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[10] ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[11] ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[1]  ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[2]  ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[3]  ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[4]  ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[5]  ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[6]  ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[7]  ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[8]  ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_ADDR_PINS[9]  ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BANK_PINS[0]  ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_BANK_PINS[1]  ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CAS_PIN       ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CKE_PIN       ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CLK_PIN       ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_CS_PIN        ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_MASK_PINS[0]  ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_MASK_PINS[1]  ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_RAS_PIN       ; 71    ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SDRAM_WE_PIN        ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEG_PINS[0]  ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEG_PINS[1]  ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEG_PINS[2]  ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEG_PINS[3]  ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEG_PINS[4]  ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEG_PINS[5]  ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEG_PINS[6]  ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEG_PINS[7]  ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEL_PINS[0]  ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEL_PINS[1]  ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEL_PINS[2]  ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEVSEG_SEL_PINS[3]  ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UART_TX_PIN         ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; I2C_SDA_PIN         ; 98    ; 6        ; 34           ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[0]  ; 28    ; 2        ; 0            ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[10] ; 52    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[11] ; 51    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[12] ; 50    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[13] ; 49    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[14] ; 46    ; 3        ; 7            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[15] ; 44    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[1]  ; 30    ; 2        ; 0            ; 8            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[2]  ; 31    ; 2        ; 0            ; 7            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[3]  ; 32    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[4]  ; 33    ; 2        ; 0            ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[5]  ; 34    ; 2        ; 0            ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[6]  ; 38    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[7]  ; 39    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[8]  ; 54    ; 4        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; SDRAM_DATA_PINS[9]  ; 53    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; LED_PINS[2]             ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; LED_PINS[3]             ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; I2C_SDA_PIN             ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; I2C_SCL_PIN             ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; SEVSEG_SEG_PINS[4]      ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; SEVSEG_SEL_PINS[0]      ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; SEVSEG_SEL_PINS[3]      ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; LCD_RW_PIN              ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 7 / 8 ( 88 % )    ; 2.5V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 6        ; 6 / 10 ( 60 % )   ; 2.5V          ; --           ;
; 7        ; 10 / 13 ( 77 % )  ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; LCD_DATA_PINS[1]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; LCD_DATA_PINS[4]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; LCD_DATA_PINS[3]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; LCD_DATA_PINS[6]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; LCD_DATA_PINS[5]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; LCD_DATA_PINS[7]                                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLK_PIN                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; BTN_PINS[4]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; SDRAM_DATA_PINS[0]                                        ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; SDRAM_DATA_PINS[1]                                        ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; SDRAM_DATA_PINS[2]                                        ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; SDRAM_DATA_PINS[3]                                        ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; SDRAM_DATA_PINS[4]                                        ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; SDRAM_DATA_PINS[5]                                        ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; SDRAM_DATA_PINS[6]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; SDRAM_DATA_PINS[7]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; SDRAM_MASK_PINS[0]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; SDRAM_CLK_PIN                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; SDRAM_DATA_PINS[15]                                       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; SDRAM_DATA_PINS[14]                                       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; SDRAM_DATA_PINS[13]                                       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; SDRAM_DATA_PINS[12]                                       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; SDRAM_DATA_PINS[11]                                       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; SDRAM_DATA_PINS[10]                                       ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; SDRAM_DATA_PINS[9]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; SDRAM_DATA_PINS[8]                                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; SDRAM_MASK_PINS[1]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; SDRAM_CKE_PIN                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; SDRAM_ADDR_PINS[11]                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; SDRAM_ADDR_PINS[9]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; SDRAM_ADDR_PINS[8]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; SDRAM_ADDR_PINS[7]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; SDRAM_ADDR_PINS[6]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; SDRAM_ADDR_PINS[5]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; SDRAM_ADDR_PINS[4]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; SDRAM_WE_PIN                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; SDRAM_CAS_PIN                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; SDRAM_RAS_PIN                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; SDRAM_CS_PIN                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; SDRAM_BANK_PINS[0]                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; SDRAM_BANK_PINS[1]                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; SDRAM_ADDR_PINS[10]                                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; SDRAM_ADDR_PINS[0]                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; SDRAM_ADDR_PINS[1]                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; SDRAM_ADDR_PINS[2]                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; SDRAM_ADDR_PINS[3]                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; LED_PINS[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; LED_PINS[1]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; LED_PINS[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; LED_PINS[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; BTN_PINS[0]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; BTN_PINS[1]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; BTN_PINS[2]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; BTN_PINS[3]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; I2C_SDA_PIN                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; I2C_SCL_PIN                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 138        ; 6        ; IR_PIN                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; BUZZ_PIN                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; UART_TX_PIN                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; UART_RX_PIN                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; PS2_CLK_PIN                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; PS2_DATA_PIN                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; SEVSEG_SEG_PINS[1]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; SEVSEG_SEG_PINS[6]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; SEVSEG_SEG_PINS[2]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; SEVSEG_SEG_PINS[5]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; SEVSEG_SEG_PINS[7]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; SEVSEG_SEG_PINS[0]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; SEVSEG_SEG_PINS[3]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; SEVSEG_SEG_PINS[4]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; SEVSEG_SEL_PINS[0]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; SEVSEG_SEL_PINS[1]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; SEVSEG_SEL_PINS[2]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; SEVSEG_SEL_PINS[3]                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; LCD_RW_PIN                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; LCD_RS_PIN                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; LCD_DATA_PINS[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; LCD_E_PIN                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; LCD_DATA_PINS[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+---------------------+-------------------------------+
; Pin Name            ; Reason                        ;
+---------------------+-------------------------------+
; BUZZ_PIN            ; Incomplete set of assignments ;
; BTN_PINS[3]         ; Incomplete set of assignments ;
; BTN_PINS[2]         ; Incomplete set of assignments ;
; BTN_PINS[1]         ; Incomplete set of assignments ;
; BTN_PINS[0]         ; Incomplete set of assignments ;
; UART_TX_PIN         ; Incomplete set of assignments ;
; UART_RX_PIN         ; Incomplete set of assignments ;
; SDRAM_CKE_PIN       ; Incomplete set of assignments ;
; SDRAM_CLK_PIN       ; Incomplete set of assignments ;
; SDRAM_CS_PIN        ; Incomplete set of assignments ;
; SDRAM_RAS_PIN       ; Incomplete set of assignments ;
; SDRAM_CAS_PIN       ; Incomplete set of assignments ;
; SDRAM_WE_PIN        ; Incomplete set of assignments ;
; I2C_SCL_PIN         ; Incomplete set of assignments ;
; LCD_RS_PIN          ; Incomplete set of assignments ;
; LCD_RW_PIN          ; Incomplete set of assignments ;
; LCD_E_PIN           ; Incomplete set of assignments ;
; LCD_DATA_PINS[7]    ; Incomplete set of assignments ;
; LCD_DATA_PINS[6]    ; Incomplete set of assignments ;
; LCD_DATA_PINS[5]    ; Incomplete set of assignments ;
; LCD_DATA_PINS[4]    ; Incomplete set of assignments ;
; LCD_DATA_PINS[3]    ; Incomplete set of assignments ;
; LCD_DATA_PINS[2]    ; Incomplete set of assignments ;
; LCD_DATA_PINS[1]    ; Incomplete set of assignments ;
; LCD_DATA_PINS[0]    ; Incomplete set of assignments ;
; LED_PINS[3]         ; Incomplete set of assignments ;
; LED_PINS[2]         ; Incomplete set of assignments ;
; LED_PINS[1]         ; Incomplete set of assignments ;
; LED_PINS[0]         ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[11] ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[10] ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[9]  ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[8]  ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[7]  ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[6]  ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[5]  ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[4]  ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[3]  ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[2]  ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[1]  ; Incomplete set of assignments ;
; SDRAM_ADDR_PINS[0]  ; Incomplete set of assignments ;
; SDRAM_BANK_PINS[1]  ; Incomplete set of assignments ;
; SDRAM_BANK_PINS[0]  ; Incomplete set of assignments ;
; SDRAM_MASK_PINS[1]  ; Incomplete set of assignments ;
; SDRAM_MASK_PINS[0]  ; Incomplete set of assignments ;
; SEVSEG_SEG_PINS[7]  ; Incomplete set of assignments ;
; SEVSEG_SEG_PINS[6]  ; Incomplete set of assignments ;
; SEVSEG_SEG_PINS[5]  ; Incomplete set of assignments ;
; SEVSEG_SEG_PINS[4]  ; Incomplete set of assignments ;
; SEVSEG_SEG_PINS[3]  ; Incomplete set of assignments ;
; SEVSEG_SEG_PINS[2]  ; Incomplete set of assignments ;
; SEVSEG_SEG_PINS[1]  ; Incomplete set of assignments ;
; SEVSEG_SEG_PINS[0]  ; Incomplete set of assignments ;
; SEVSEG_SEL_PINS[3]  ; Incomplete set of assignments ;
; SEVSEG_SEL_PINS[2]  ; Incomplete set of assignments ;
; SEVSEG_SEL_PINS[1]  ; Incomplete set of assignments ;
; SEVSEG_SEL_PINS[0]  ; Incomplete set of assignments ;
; PS2_DATA_PIN        ; Incomplete set of assignments ;
; PS2_CLK_PIN         ; Incomplete set of assignments ;
; IR_PIN              ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[15] ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[14] ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[13] ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[12] ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[11] ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[10] ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[9]  ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[8]  ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[7]  ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[6]  ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[5]  ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[4]  ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[3]  ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[2]  ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[1]  ; Incomplete set of assignments ;
; SDRAM_DATA_PINS[0]  ; Incomplete set of assignments ;
; I2C_SDA_PIN         ; Incomplete set of assignments ;
; CLK_PIN             ; Incomplete set of assignments ;
; BTN_PINS[4]         ; Incomplete set of assignments ;
+---------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                ; Entity Name                 ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |Niski                                           ; 3079 (18)   ; 1242 (0)                  ; 0 (0)         ; 143360      ; 18   ; 0            ; 0       ; 0         ; 79   ; 0            ; 1837 (18)    ; 0 (0)             ; 1242 (0)         ; |Niski                                                                                             ; Niski                       ; work         ;
;    |bus_arbitrator:inst16|                       ; 90 (90)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (78)      ; 0 (0)             ; 12 (12)          ; |Niski|bus_arbitrator:inst16                                                                       ; bus_arbitrator              ; work         ;
;    |buttons_controller:inst4|                    ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 8 (0)            ; |Niski|buttons_controller:inst4                                                                    ; buttons_controller          ; work         ;
;       |debouncer:debouncers[4].debouncer|        ; 10 (4)      ; 8 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 8 (2)            ; |Niski|buttons_controller:inst4|debouncer:debouncers[4].debouncer                                  ; debouncer                   ; work         ;
;          |counter:counter|                       ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Niski|buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter                  ; counter                     ; work         ;
;    |buzzer_bus_interface:inst11|                 ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |Niski|buzzer_bus_interface:inst11                                                                 ; buzzer_bus_interface        ; work         ;
;    |buzzer_controller:inst9|                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Niski|buzzer_controller:inst9                                                                     ; buzzer_controller           ; work         ;
;    |clocks:inst13|                               ; 23 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 16 (0)           ; |Niski|clocks:inst13                                                                               ; clocks                      ; work         ;
;       |frequency_divider:khz_generator|          ; 14 (1)      ; 10 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 10 (1)           ; |Niski|clocks:inst13|frequency_divider:khz_generator                                               ; frequency_divider           ; work         ;
;          |counter:counter|                       ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (9)            ; |Niski|clocks:inst13|frequency_divider:khz_generator|counter:counter                               ; counter                     ; work         ;
;       |frequency_divider:mhz_generator|          ; 9 (1)       ; 6 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 6 (1)            ; |Niski|clocks:inst13|frequency_divider:mhz_generator                                               ; frequency_divider           ; work         ;
;          |counter:counter|                       ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |Niski|clocks:inst13|frequency_divider:mhz_generator|counter:counter                               ; counter                     ; work         ;
;    |cpu:inst23|                                  ; 2617 (455)  ; 1168 (8)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1449 (444)   ; 0 (0)             ; 1168 (146)       ; |Niski|cpu:inst23                                                                                  ; cpu                         ; work         ;
;       |cpu_alu:alu_unit|                         ; 463 (463)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 462 (462)    ; 0 (0)             ; 1 (1)            ; |Niski|cpu:inst23|cpu_alu:alu_unit                                                                 ; cpu_alu                     ; work         ;
;       |cpu_branch_tester:branch_tester_unit|     ; 88 (88)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (88)      ; 0 (0)             ; 0 (0)            ; |Niski|cpu:inst23|cpu_branch_tester:branch_tester_unit                                             ; cpu_branch_tester           ; work         ;
;       |cpu_ir_reg:ir_reg_unit|                   ; 83 (83)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 35 (35)          ; |Niski|cpu:inst23|cpu_ir_reg:ir_reg_unit                                                           ; cpu_ir_reg                  ; work         ;
;       |cpu_memory_access:memory_access_unit|     ; 115 (115)   ; 104 (104)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 104 (104)        ; |Niski|cpu:inst23|cpu_memory_access:memory_access_unit                                             ; cpu_memory_access           ; work         ;
;       |cpu_pc_reg:pc_reg_unit|                   ; 39 (39)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 35 (35)          ; |Niski|cpu:inst23|cpu_pc_reg:pc_reg_unit                                                           ; cpu_pc_reg                  ; work         ;
;       |cpu_reg_file:gprs|                        ; 1422 (1422) ; 992 (992)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 392 (392)    ; 0 (0)             ; 1030 (1030)      ; |Niski|cpu:inst23|cpu_reg_file:gprs                                                                ; cpu_reg_file                ; work         ;
;    |leds_bus_interface:inst14|                   ; 27 (27)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 7 (7)            ; |Niski|leds_bus_interface:inst14                                                                   ; leds_bus_interface          ; work         ;
;    |leds_controller:inst12|                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |Niski|leds_controller:inst12                                                                      ; leds_controller             ; work         ;
;    |memory_bus_interface:inst21|                 ; 90 (90)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (89)      ; 0 (0)             ; 1 (1)            ; |Niski|memory_bus_interface:inst21                                                                 ; memory_bus_interface        ; work         ;
;    |memory_bus_interface:inst22|                 ; 50 (50)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 2 (2)            ; |Niski|memory_bus_interface:inst22                                                                 ; memory_bus_interface        ; work         ;
;    |ram:inst20|                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 28672       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |Niski|ram:inst20                                                                                  ; ram                         ; work         ;
;       |altsyncram:memory_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 28672       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Niski|ram:inst20|altsyncram:memory_rtl_0                                                          ; altsyncram                  ; work         ;
;          |altsyncram_e4b1:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 28672       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Niski|ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated                           ; altsyncram_e4b1             ; work         ;
;    |rom:inst18|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 114688      ; 14   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Niski|rom:inst18                                                                                  ; rom                         ; work         ;
;       |altsyncram:memory_rtl_0|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 114688      ; 14   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Niski|rom:inst18|altsyncram:memory_rtl_0                                                          ; altsyncram                  ; work         ;
;          |altsyncram_rg61:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 114688      ; 14   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Niski|rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated                           ; altsyncram_rg61             ; work         ;
;    |sev_seg_bus_interface:inst7|                 ; 112 (112)   ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (78)      ; 0 (0)             ; 34 (34)          ; |Niski|sev_seg_bus_interface:inst7                                                                 ; sev_seg_bus_interface       ; work         ;
;    |sev_seg_displays_controller:inst10|          ; 32 (28)     ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 4 (0)            ; |Niski|sev_seg_displays_controller:inst10                                                          ; sev_seg_displays_controller ; work         ;
;       |counter:digit_counter|                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Niski|sev_seg_displays_controller:inst10|counter:digit_counter                                    ; counter                     ; work         ;
;       |frequency_divider:refresh_tick_generator| ; 2 (1)       ; 2 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (1)            ; |Niski|sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator                 ; frequency_divider           ; work         ;
;          |counter:counter|                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Niski|sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter ; counter                     ; work         ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; BUZZ_PIN            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BTN_PINS[3]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; BTN_PINS[2]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; BTN_PINS[1]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; BTN_PINS[0]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; UART_TX_PIN         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UART_RX_PIN         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CKE_PIN       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CLK_PIN       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CS_PIN        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_RAS_PIN       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_CAS_PIN       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_WE_PIN        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; I2C_SCL_PIN         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RS_PIN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RW_PIN          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_E_PIN           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA_PINS[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA_PINS[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA_PINS[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA_PINS[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA_PINS[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA_PINS[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA_PINS[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DATA_PINS[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_PINS[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_PINS[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_PINS[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED_PINS[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_ADDR_PINS[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_BANK_PINS[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_BANK_PINS[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_MASK_PINS[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_MASK_PINS[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEG_PINS[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEG_PINS[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEG_PINS[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEG_PINS[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEG_PINS[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEG_PINS[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEG_PINS[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEG_PINS[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEL_PINS[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEL_PINS[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEL_PINS[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEVSEG_SEL_PINS[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PS2_DATA_PIN        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PS2_CLK_PIN         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; IR_PIN              ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[15] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[14] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[13] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[12] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[11] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[10] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[9]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[8]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[7]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[6]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[5]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[4]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[3]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[2]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[1]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SDRAM_DATA_PINS[0]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; I2C_SDA_PIN         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLK_PIN             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; BTN_PINS[4]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; BTN_PINS[3]         ;                   ;         ;
; BTN_PINS[2]         ;                   ;         ;
; BTN_PINS[1]         ;                   ;         ;
; BTN_PINS[0]         ;                   ;         ;
; UART_RX_PIN         ;                   ;         ;
; PS2_DATA_PIN        ;                   ;         ;
; PS2_CLK_PIN         ;                   ;         ;
; IR_PIN              ;                   ;         ;
; SDRAM_DATA_PINS[15] ;                   ;         ;
; SDRAM_DATA_PINS[14] ;                   ;         ;
; SDRAM_DATA_PINS[13] ;                   ;         ;
; SDRAM_DATA_PINS[12] ;                   ;         ;
; SDRAM_DATA_PINS[11] ;                   ;         ;
; SDRAM_DATA_PINS[10] ;                   ;         ;
; SDRAM_DATA_PINS[9]  ;                   ;         ;
; SDRAM_DATA_PINS[8]  ;                   ;         ;
; SDRAM_DATA_PINS[7]  ;                   ;         ;
; SDRAM_DATA_PINS[6]  ;                   ;         ;
; SDRAM_DATA_PINS[5]  ;                   ;         ;
; SDRAM_DATA_PINS[4]  ;                   ;         ;
; SDRAM_DATA_PINS[3]  ;                   ;         ;
; SDRAM_DATA_PINS[2]  ;                   ;         ;
; SDRAM_DATA_PINS[1]  ;                   ;         ;
; SDRAM_DATA_PINS[0]  ;                   ;         ;
; I2C_SDA_PIN         ;                   ;         ;
; CLK_PIN             ;                   ;         ;
; BTN_PINS[4]         ;                   ;         ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                 ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLK_PIN                                                                              ; PIN_23             ; 1238    ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input           ; FF_X6_Y11_N1       ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input           ; FF_X6_Y11_N1       ; 92      ; Async. clear ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; buttons_controller:inst4|debouncer:debouncers[4].debouncer|value_changed             ; LCCOMB_X1_Y11_N18  ; 5       ; Async. clear ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; clocks:inst13|frequency_divider:khz_generator|counter:counter|Equal0~2               ; LCCOMB_X4_Y9_N26   ; 10      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; FF_X4_Y9_N1        ; 2       ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; FF_X33_Y12_N9      ; 18      ; Clock        ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; cpu:inst23|Selector0~0                                                               ; LCCOMB_X13_Y15_N2  ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|Selector0~1                                                               ; LCCOMB_X14_Y15_N10 ; 29      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|Selector3~0                                                               ; LCCOMB_X14_Y15_N28 ; 33      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[6]~1                         ; LCCOMB_X23_Y15_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_memory_access:memory_access_unit|mar[31]~0                            ; LCCOMB_X14_Y15_N30 ; 34      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[6]~0                             ; LCCOMB_X23_Y15_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]~8                                      ; LCCOMB_X13_Y15_N10 ; 29      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~1                                              ; LCCOMB_X18_Y12_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~10                                             ; LCCOMB_X18_Y12_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~11                                             ; LCCOMB_X18_Y12_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~12                                             ; LCCOMB_X18_Y12_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~13                                             ; LCCOMB_X18_Y12_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~14                                             ; LCCOMB_X18_Y12_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~15                                             ; LCCOMB_X18_Y12_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~16                                             ; LCCOMB_X18_Y12_N28 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~17                                             ; LCCOMB_X18_Y12_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~19                                             ; LCCOMB_X16_Y10_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~2                                              ; LCCOMB_X18_Y12_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~20                                             ; LCCOMB_X16_Y10_N26 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~21                                             ; LCCOMB_X16_Y10_N20 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~22                                             ; LCCOMB_X16_Y10_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~24                                             ; LCCOMB_X16_Y10_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~25                                             ; LCCOMB_X16_Y10_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~26                                             ; LCCOMB_X16_Y10_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~27                                             ; LCCOMB_X16_Y10_N30 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~28                                             ; LCCOMB_X16_Y10_N16 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~29                                             ; LCCOMB_X16_Y10_N2  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~3                                              ; LCCOMB_X18_Y12_N12 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~30                                             ; LCCOMB_X16_Y10_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~31                                             ; LCCOMB_X16_Y10_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~32                                             ; LCCOMB_X16_Y10_N24 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~33                                             ; LCCOMB_X16_Y10_N10 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~34                                             ; LCCOMB_X16_Y10_N22 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~4                                              ; LCCOMB_X18_Y12_N14 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~6                                              ; LCCOMB_X18_Y12_N8  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~7                                              ; LCCOMB_X18_Y12_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~8                                              ; LCCOMB_X18_Y12_N4  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|cpu_reg_file:gprs|Decoder0~9                                              ; LCCOMB_X18_Y12_N6  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; cpu:inst23|state.STATE_EXEC_INST                                                     ; FF_X14_Y15_N29     ; 59      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; leds_bus_interface:inst14|ctrl_led3~0                                                ; LCCOMB_X26_Y16_N18 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; memory_bus_interface:inst21|mem_wr                                                   ; LCCOMB_X28_Y16_N28 ; 5       ; Write enable ; no     ; --                   ; --               ; --                        ;
; sev_seg_bus_interface:inst7|Equal4~3                                                 ; LCCOMB_X30_Y15_N16 ; 18      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; sev_seg_bus_interface:inst7|ctrl_digit_0[6]~1                                        ; LCCOMB_X26_Y16_N14 ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sev_seg_bus_interface:inst7|ctrl_digit_1[6]~3                                        ; LCCOMB_X30_Y15_N28 ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sev_seg_bus_interface:inst7|ctrl_digit_2[6]~7                                        ; LCCOMB_X30_Y15_N8  ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sev_seg_bus_interface:inst7|ctrl_digit_3[6]~4                                        ; LCCOMB_X30_Y15_N4  ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sev_seg_bus_interface:inst7|ctrl_dots[3]~0                                           ; LCCOMB_X26_Y16_N20 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; FF_X33_Y9_N1       ; 2       ; Clock        ; yes    ; Global Clock         ; GCLK6            ; --                        ;
+--------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                 ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK_PIN                                                                              ; PIN_23            ; 1238    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input           ; FF_X6_Y11_N1      ; 92      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; buttons_controller:inst4|debouncer:debouncers[4].debouncer|value_changed             ; LCCOMB_X1_Y11_N18 ; 5       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; FF_X4_Y9_N1       ; 2       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; FF_X33_Y12_N9     ; 18      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; FF_X33_Y9_N1      ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
+--------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                         ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                ; Location                                                                                                                                                                                                                      ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; ram:inst20|altsyncram:memory_rtl_0|altsyncram_e4b1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768  ; 1024                        ; 28                          ; --                          ; --                          ; 28672               ; 4    ; None                               ; M9K_X27_Y14_N0, M9K_X27_Y12_N0, M9K_X27_Y13_N0, M9K_X27_Y10_N0                                                                                                                                                                ; Don't care           ; Old data               ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 4096                        ; 28                          ; --                          ; --                          ; 114688              ; 14   ; db/Niski.ram0_rom_75caa54a.hdl.mif ; M9K_X15_Y17_N0, M9K_X15_Y18_N0, M9K_X15_Y11_N0, M9K_X15_Y12_N0, M9K_X27_Y11_N0, M9K_X27_Y9_N0, M9K_X15_Y15_N0, M9K_X15_Y16_N0, M9K_X27_Y15_N0, M9K_X15_Y14_N0, M9K_X27_Y17_N0, M9K_X27_Y18_N0, M9K_X27_Y16_N0, M9K_X15_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Niski|rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ALTSYNCRAM                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00010001000100010001000100010001) (2104210421) (286331153) (11111111)    ;(00100010001000100010001000100010) (-84546254) (572662306) (22222222)   ;(00110011001100110011001100110011) (2019664167) (858993459) (33333333)   ;(01000100010001000100010001000100) (-1726441544) (1145324612) (44444444)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,036 / 32,401 ( 19 % ) ;
; C16 interconnects     ; 45 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 4,044 / 21,816 ( 19 % ) ;
; Direct links          ; 460 / 32,401 ( 1 % )    ;
; Global clocks         ; 6 / 10 ( 60 % )         ;
; Local interconnects   ; 1,464 / 10,320 ( 14 % ) ;
; R24 interconnects     ; 83 / 1,289 ( 6 % )      ;
; R4 interconnects      ; 4,867 / 28,186 ( 17 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.40) ; Number of LABs  (Total = 270) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 18                            ;
; 2                                           ; 13                            ;
; 3                                           ; 8                             ;
; 4                                           ; 9                             ;
; 5                                           ; 9                             ;
; 6                                           ; 3                             ;
; 7                                           ; 5                             ;
; 8                                           ; 11                            ;
; 9                                           ; 6                             ;
; 10                                          ; 6                             ;
; 11                                          ; 11                            ;
; 12                                          ; 20                            ;
; 13                                          ; 11                            ;
; 14                                          ; 21                            ;
; 15                                          ; 27                            ;
; 16                                          ; 92                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.53) ; Number of LABs  (Total = 270) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 31                            ;
; 1 Clock                            ; 193                           ;
; 1 Clock enable                     ; 42                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 4                             ;
; 2 Clock enables                    ; 138                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.54) ; Number of LABs  (Total = 270) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 4                             ;
; 1                                            ; 13                            ;
; 2                                            ; 9                             ;
; 3                                            ; 2                             ;
; 4                                            ; 14                            ;
; 5                                            ; 5                             ;
; 6                                            ; 7                             ;
; 7                                            ; 2                             ;
; 8                                            ; 8                             ;
; 9                                            ; 3                             ;
; 10                                           ; 4                             ;
; 11                                           ; 3                             ;
; 12                                           ; 10                            ;
; 13                                           ; 6                             ;
; 14                                           ; 19                            ;
; 15                                           ; 8                             ;
; 16                                           ; 39                            ;
; 17                                           ; 12                            ;
; 18                                           ; 17                            ;
; 19                                           ; 9                             ;
; 20                                           ; 7                             ;
; 21                                           ; 5                             ;
; 22                                           ; 7                             ;
; 23                                           ; 6                             ;
; 24                                           ; 7                             ;
; 25                                           ; 6                             ;
; 26                                           ; 7                             ;
; 27                                           ; 5                             ;
; 28                                           ; 5                             ;
; 29                                           ; 2                             ;
; 30                                           ; 3                             ;
; 31                                           ; 2                             ;
; 32                                           ; 14                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.94) ; Number of LABs  (Total = 270) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 4                             ;
; 1                                               ; 20                            ;
; 2                                               ; 14                            ;
; 3                                               ; 8                             ;
; 4                                               ; 11                            ;
; 5                                               ; 14                            ;
; 6                                               ; 17                            ;
; 7                                               ; 16                            ;
; 8                                               ; 19                            ;
; 9                                               ; 17                            ;
; 10                                              ; 15                            ;
; 11                                              ; 14                            ;
; 12                                              ; 12                            ;
; 13                                              ; 8                             ;
; 14                                              ; 9                             ;
; 15                                              ; 7                             ;
; 16                                              ; 28                            ;
; 17                                              ; 6                             ;
; 18                                              ; 7                             ;
; 19                                              ; 4                             ;
; 20                                              ; 5                             ;
; 21                                              ; 4                             ;
; 22                                              ; 2                             ;
; 23                                              ; 2                             ;
; 24                                              ; 5                             ;
; 25                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.90) ; Number of LABs  (Total = 270) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 7                             ;
; 3                                            ; 2                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 9                             ;
; 7                                            ; 0                             ;
; 8                                            ; 4                             ;
; 9                                            ; 5                             ;
; 10                                           ; 6                             ;
; 11                                           ; 6                             ;
; 12                                           ; 5                             ;
; 13                                           ; 10                            ;
; 14                                           ; 3                             ;
; 15                                           ; 15                            ;
; 16                                           ; 10                            ;
; 17                                           ; 9                             ;
; 18                                           ; 8                             ;
; 19                                           ; 6                             ;
; 20                                           ; 7                             ;
; 21                                           ; 10                            ;
; 22                                           ; 10                            ;
; 23                                           ; 9                             ;
; 24                                           ; 14                            ;
; 25                                           ; 15                            ;
; 26                                           ; 9                             ;
; 27                                           ; 11                            ;
; 28                                           ; 8                             ;
; 29                                           ; 14                            ;
; 30                                           ; 4                             ;
; 31                                           ; 7                             ;
; 32                                           ; 14                            ;
; 33                                           ; 14                            ;
; 34                                           ; 5                             ;
; 35                                           ; 4                             ;
; 36                                           ; 1                             ;
; 37                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 79        ; 0            ; 79        ; 0            ; 0            ; 79        ; 79        ; 0            ; 79        ; 79        ; 0            ; 69           ; 0            ; 0            ; 27           ; 0            ; 69           ; 27           ; 0            ; 0            ; 17           ; 69           ; 0            ; 0            ; 0            ; 0            ; 0            ; 79        ; 0            ; 0            ;
; Total Unchecked     ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 0         ; 79           ; 0         ; 79           ; 79           ; 0         ; 0         ; 79           ; 0         ; 0         ; 79           ; 10           ; 79           ; 79           ; 52           ; 79           ; 10           ; 52           ; 79           ; 79           ; 62           ; 10           ; 79           ; 79           ; 79           ; 79           ; 79           ; 0         ; 79           ; 79           ;
; Total Fail          ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; BUZZ_PIN            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BTN_PINS[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BTN_PINS[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BTN_PINS[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BTN_PINS[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_TX_PIN         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UART_RX_PIN         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CKE_PIN       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CLK_PIN       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CS_PIN        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_RAS_PIN       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_CAS_PIN       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_WE_PIN        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SCL_PIN         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RS_PIN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RW_PIN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_E_PIN           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA_PINS[7]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA_PINS[6]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA_PINS[5]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA_PINS[4]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA_PINS[3]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA_PINS[2]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA_PINS[1]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DATA_PINS[0]    ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_PINS[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_PINS[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_PINS[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_PINS[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[11] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[10] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[9]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[8]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[7]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[6]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[5]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[4]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[3]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[2]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_ADDR_PINS[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BANK_PINS[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_BANK_PINS[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_MASK_PINS[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_MASK_PINS[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEG_PINS[7]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEG_PINS[6]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEG_PINS[5]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEG_PINS[4]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEG_PINS[3]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEG_PINS[2]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEG_PINS[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEG_PINS[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEL_PINS[3]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEL_PINS[2]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEL_PINS[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEVSEG_SEL_PINS[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_DATA_PIN        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PS2_CLK_PIN         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR_PIN              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[15] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[14] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[13] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[12] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[11] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[10] ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[9]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[8]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[7]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[6]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[5]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[4]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[3]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[2]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[1]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SDRAM_DATA_PINS[0]  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SDA_PIN         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_PIN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BTN_PINS[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "Niski"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (171124): Timing-driven compilation is disabled - timing performance will not be optimized
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (176353): Automatically promoted node CLK_PIN~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SDRAM_CLK_PIN~output
Info (176353): Automatically promoted node clocks:inst13|frequency_divider:mhz_generator|slow_clk  File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 25
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clocks:inst13|frequency_divider:mhz_generator|slow_clk~0 File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 25
Info (176353): Automatically promoted node clocks:inst13|frequency_divider:khz_generator|slow_clk  File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 25
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clocks:inst13|frequency_divider:khz_generator|slow_clk~0 File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 25
Info (176353): Automatically promoted node sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk  File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 25
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk~0 File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 25
Info (176353): Automatically promoted node buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input  File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 12
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node cpu:inst23|cpu_memory_access:memory_access_unit|mdr[6]~0 File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 83
        Info (176357): Destination node cpu:inst23|ma_wr_req~0 File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 22
        Info (176357): Destination node cpu:inst23|ma_wr_req~1 File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 22
        Info (176357): Destination node cpu:inst23|ma_rd_req File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 22
        Info (176357): Destination node cpu:inst23|cpu_memory_access:memory_access_unit|mar[31]~0 File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 83
        Info (176357): Destination node cpu:inst23|cpu_memory_access:memory_access_unit|mdr[6]~1 File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 83
        Info (176357): Destination node buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input~0 File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 12
        Info (176357): Destination node cpu:inst23|cpu_memory_access:memory_access_unit|bus_req~1 File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 4
        Info (176357): Destination node cpu:inst23|cpu_memory_access:memory_access_unit|data_in[6]~1 File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 83
Info (176353): Automatically promoted node buttons_controller:inst4|debouncer:debouncers[4].debouncer|value_changed  File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 16
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Warning (128006): Can't perform netlist optimizations when timing-driven compilation is turned off
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 14% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 0.00 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Niski.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (169064): Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin SDRAM_DATA_PINS[15] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[14] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[13] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[12] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[11] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[10] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[9] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[8] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[7] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[6] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[5] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[4] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[3] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[2] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[1] has a permanently disabled output enable
    Info (169065): Pin SDRAM_DATA_PINS[0] has a permanently disabled output enable
    Info (169065): Pin I2C_SDA_PIN has a permanently disabled output enable
Info (144001): Generated suppressed messages file C:/Programiranje/Projekti/Niski/output_files/Niski.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5707 megabytes
    Info: Processing ended: Wed Jul 12 09:35:26 2023
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:25


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Programiranje/Projekti/Niski/output_files/Niski.fit.smsg.


+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Jul 12 09:35:31 2023 ;
; Revision Name         ; Niski                                 ;
; Top-level Entity Name ; Niski                                 ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE6E22C8                           ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+--------------------------------------------------------+
; Assembler Generated Files                              ;
+--------------------------------------------------------+
; File Name                                              ;
+--------------------------------------------------------+
; C:/Programiranje/Projekti/Niski/output_files/Niski.sof ;
+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Assembler Device Options: C:/Programiranje/Projekti/Niski/output_files/Niski.sof ;
+----------------+-----------------------------------------------------------------+
; Option         ; Setting                                                         ;
+----------------+-----------------------------------------------------------------+
; JTAG usercode  ; 0x002E42B6                                                      ;
; Checksum       ; 0x002E42B6                                                      ;
+----------------+-----------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Jul 12 09:35:28 2023
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Niski -c Niski
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4709 megabytes
    Info: Processing ended: Wed Jul 12 09:35:31 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Niski                                                  ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.61        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  24.9%      ;
;     Processor 3            ;  13.7%      ;
;     Processor 4            ;   5.5%      ;
;     Processors 5-8         ;   4.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; Clock Name                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                  ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; CLK_PIN                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_PIN }                                                                              ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clocks:inst13|frequency_divider:khz_generator|slow_clk }                               ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clocks:inst13|frequency_divider:mhz_generator|slow_clk }                               ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk } ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                    ;
+-------------+-----------------+--------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                           ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------+------------------------------------------------+
; 25.47 MHz   ; 25.47 MHz       ; CLK_PIN                                                                              ;                                                ;
; 231.05 MHz  ; 231.05 MHz      ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ;                                                ;
; 942.51 MHz  ; 402.09 MHz      ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; limit due to minimum period restriction (tmin) ;
; 1026.69 MHz ; 402.09 MHz      ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                            ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; CLK_PIN                                                                              ; -38.264 ; -36698.028    ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -3.328  ; -42.547       ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; -0.061  ; -0.061        ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 0.026   ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                            ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; -2.733 ; -2.733        ;
; CLK_PIN                                                                              ; -2.354 ; -2.354        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -2.141 ; -2.141        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.454  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                        ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -2.992 ; -14.960       ;
; CLK_PIN                                                                              ; -2.344 ; -205.710      ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; -2.201 ; -4.402        ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; -1.968 ; -3.936        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                        ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 2.319 ; 0.000         ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 2.564 ; 0.000         ;
; CLK_PIN                                                                              ; 2.703 ; 0.000         ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; 2.821 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLK_PIN                                                                              ; -3.201 ; -1913.170     ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -1.487 ; -26.766       ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; -1.487 ; -2.974        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; -1.487 ; -2.974        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_PIN'                                                                                                                                         ;
+---------+------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -38.264 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.058     ; 39.207     ;
; -38.199 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.058     ; 39.142     ;
; -38.199 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.058     ; 39.142     ;
; -37.293 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[13][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 38.233     ;
; -37.286 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.090     ; 38.197     ;
; -37.284 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[29][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.090     ; 38.195     ;
; -37.267 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[19][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.058     ; 38.210     ;
; -37.266 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[23][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.058     ; 38.209     ;
; -37.185 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[14][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.048     ; 38.138     ;
; -37.185 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[12][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.048     ; 38.138     ;
; -37.170 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[10][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.093     ; 38.078     ;
; -37.168 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[9][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.093     ; 38.076     ;
; -37.128 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[24][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.087     ; 38.042     ;
; -37.127 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[16][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.087     ; 38.041     ;
; -37.108 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.094     ; 38.015     ;
; -37.107 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.094     ; 38.014     ;
; -37.106 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 38.039     ;
; -37.105 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 38.038     ;
; -36.918 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[17][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.090     ; 37.829     ;
; -36.918 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.090     ; 37.829     ;
; -36.916 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.062     ; 37.855     ;
; -36.915 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.062     ; 37.854     ;
; -36.799 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[17][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.056     ; 37.744     ;
; -36.799 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.056     ; 37.744     ;
; -36.711 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[12][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.059     ; 37.653     ;
; -36.702 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.065     ; 37.638     ;
; -36.669 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[7][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 37.602     ;
; -36.669 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 37.602     ;
; -36.659 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[17][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.070     ; 37.590     ;
; -36.637 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.065     ; 37.573     ;
; -36.637 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.065     ; 37.573     ;
; -36.568 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[13][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.048     ; 37.521     ;
; -36.556 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[31][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.058     ; 37.499     ;
; -36.555 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[27][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.058     ; 37.498     ;
; -36.505 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[19][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.056     ; 37.450     ;
; -36.504 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[23][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.056     ; 37.449     ;
; -36.464 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.070     ; 37.395     ;
; -36.463 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[7][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.070     ; 37.394     ;
; -36.450 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.055     ; 37.396     ;
; -36.449 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[29][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.055     ; 37.395     ;
; -36.336 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 37.269     ;
; -36.335 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 37.268     ;
; -36.288 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[24][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.087     ; 37.202     ;
; -36.288 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[16][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.087     ; 37.202     ;
; -36.283 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[20][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.085     ; 37.199     ;
; -36.282 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[28][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.085     ; 37.198     ;
; -36.207 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.089     ; 37.119     ;
; -36.205 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.089     ; 37.117     ;
; -36.134 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 37.067     ;
; -36.133 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 37.066     ;
; -36.030 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[31][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.057     ; 36.974     ;
; -36.029 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[27][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.057     ; 36.973     ;
; -36.012 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[7][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.069     ; 36.944     ;
; -36.010 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.069     ; 36.942     ;
; -36.004 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][11]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.066     ; 36.939     ;
; -35.972 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[26][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.069     ; 36.904     ;
; -35.972 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[22][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.069     ; 36.904     ;
; -35.966 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.086     ; 36.881     ;
; -35.966 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.086     ; 36.881     ;
; -35.953 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][11]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.070     ; 36.884     ;
; -35.945 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.094     ; 36.852     ;
; -35.945 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.094     ; 36.852     ;
; -35.903 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][5]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.089     ; 36.815     ;
; -35.875 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[21] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 36.815     ;
; -35.842 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[18][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.059     ; 36.784     ;
; -35.840 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[26][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.059     ; 36.782     ;
; -35.810 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[21] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 36.750     ;
; -35.810 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[21] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 36.750     ;
; -35.731 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[13][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 36.664     ;
; -35.724 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.097     ; 36.628     ;
; -35.722 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[29][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.097     ; 36.626     ;
; -35.708 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.086     ; 36.623     ;
; -35.707 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.086     ; 36.622     ;
; -35.705 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[19][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.065     ; 36.641     ;
; -35.704 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[23][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.065     ; 36.640     ;
; -35.700 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[28][28] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.085     ; 36.616     ;
; -35.697 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[20][28] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.085     ; 36.613     ;
; -35.684 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.093     ; 36.592     ;
; -35.672 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[28][11] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.060     ; 36.613     ;
; -35.672 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[20][11] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.060     ; 36.613     ;
; -35.661 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[16][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.087     ; 36.575     ;
; -35.660 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[24][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.087     ; 36.574     ;
; -35.641 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[30][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 36.574     ;
; -35.640 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[18][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 36.573     ;
; -35.639 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.068     ; 36.572     ;
; -35.628 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[23][3]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.057     ; 36.572     ;
; -35.628 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[19][3]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.057     ; 36.572     ;
; -35.623 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[20] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.073     ; 36.551     ;
; -35.623 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[14][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.055     ; 36.569     ;
; -35.623 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[12][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.055     ; 36.569     ;
; -35.619 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[9][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.087     ; 36.533     ;
; -35.618 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.087     ; 36.532     ;
; -35.608 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[10][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.100     ; 36.509     ;
; -35.606 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[9][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.100     ; 36.507     ;
; -35.566 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[24][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.094     ; 36.473     ;
; -35.565 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[16][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.094     ; 36.472     ;
; -35.558 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[20] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.073     ; 36.486     ;
; -35.558 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[20] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.073     ; 36.486     ;
; -35.546 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.101     ; 36.446     ;
; -35.545 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.101     ; 36.445     ;
+---------+------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -3.328 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.247      ;
; -3.328 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.247      ;
; -3.328 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.247      ;
; -3.328 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.247      ;
; -3.328 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.247      ;
; -3.328 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.247      ;
; -3.328 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.247      ;
; -3.328 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.247      ;
; -3.328 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.247      ;
; -3.301 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.220      ;
; -3.258 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.177      ;
; -3.258 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.177      ;
; -3.258 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.177      ;
; -3.258 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.177      ;
; -3.258 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.177      ;
; -3.258 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.177      ;
; -3.258 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.177      ;
; -3.258 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.177      ;
; -3.258 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.177      ;
; -3.231 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.150      ;
; -3.202 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.121      ;
; -3.202 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.121      ;
; -3.202 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.121      ;
; -3.202 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.121      ;
; -3.202 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.121      ;
; -3.202 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.121      ;
; -3.202 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.121      ;
; -3.202 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.121      ;
; -3.202 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.121      ;
; -3.191 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.110      ;
; -3.191 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.110      ;
; -3.182 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.101      ;
; -3.182 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.101      ;
; -3.182 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.101      ;
; -3.182 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.101      ;
; -3.182 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.101      ;
; -3.182 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.101      ;
; -3.182 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.101      ;
; -3.182 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.101      ;
; -3.182 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.101      ;
; -3.178 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.097      ;
; -3.167 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.086      ;
; -3.139 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 4.058      ;
; -3.061 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.980      ;
; -3.061 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.980      ;
; -3.061 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.980      ;
; -3.061 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.980      ;
; -3.061 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.980      ;
; -3.061 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.980      ;
; -3.061 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.980      ;
; -3.061 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.980      ;
; -3.061 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.980      ;
; -3.037 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.956      ;
; -3.032 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.951      ;
; -3.032 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.951      ;
; -3.032 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.951      ;
; -3.032 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.951      ;
; -3.032 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.951      ;
; -3.032 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.951      ;
; -3.032 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.951      ;
; -3.032 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.951      ;
; -3.032 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.951      ;
; -2.989 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.908      ;
; -2.776 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.695      ;
; -2.776 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.695      ;
; -2.776 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.695      ;
; -2.776 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.695      ;
; -2.776 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.695      ;
; -2.776 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.695      ;
; -2.776 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.695      ;
; -2.776 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.695      ;
; -2.776 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.695      ;
; -2.732 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.651      ;
; -2.458 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.377      ;
; -2.458 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.377      ;
; -2.458 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.377      ;
; -2.458 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.377      ;
; -2.458 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.377      ;
; -2.458 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.377      ;
; -2.458 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.377      ;
; -2.458 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.377      ;
; -2.458 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.377      ;
; -2.434 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.353      ;
; -2.234 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 3.153      ;
; -1.915 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 2.834      ;
; -1.822 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 2.741      ;
; -1.728 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 2.647      ;
; -1.518 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 2.437      ;
; -1.503 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 2.422      ;
; -1.425 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 2.344      ;
; -1.409 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 2.328      ;
; -1.401 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.082     ; 2.320      ;
; -1.376 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.083     ; 2.294      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.061 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; -0.080     ; 0.982      ;
; 0.063  ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; -0.080     ; 0.858      ;
; 0.063  ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; -0.080     ; 0.858      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                                                                         ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.026 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; -0.081     ; 0.894      ;
; 0.062 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; -0.081     ; 0.858      ;
; 2.805 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.500        ; 2.861      ; 0.818      ;
; 3.265 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; 2.861      ; 0.858      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                                                                         ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -2.733 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 3.004      ; 0.764      ;
; -2.251 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; -0.500       ; 3.004      ; 0.746      ;
; 0.465  ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.081      ; 0.758      ;
; 0.484  ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.081      ; 0.777      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_PIN'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                            ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -2.354 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 2.615      ; 0.764      ;
; -1.872 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; -0.500       ; 2.615      ; 0.746      ;
; 0.452  ; leds_bus_interface:inst14|ctrl_en                                       ; leds_bus_interface:inst14|ctrl_en                                                                  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; cpu:inst23|ma_wr_req                                                    ; cpu:inst23|ma_wr_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                                                          ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; cpu:inst23|ma_rd_req                                                    ; cpu:inst23|ma_rd_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                           ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                                                      ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; cpu:inst23|state.STATE_RD_INST_WAIT                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; sev_seg_bus_interface:inst7|ctrl_en                                     ; sev_seg_bus_interface:inst7|ctrl_en                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; buzzer_bus_interface:inst11|ctrl_buzz                                   ; buzzer_bus_interface:inst11|ctrl_buzz                                                              ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; buzzer_bus_interface:inst11|ctrl_en                                     ; buzzer_bus_interface:inst11|ctrl_en                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; cpu:inst23|cpu_memory_access:memory_access_unit|is_wr                   ; cpu:inst23|cpu_memory_access:memory_access_unit|is_wr                                              ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE        ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE                                   ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; cpu:inst23|cpu_memory_access:memory_access_unit|bus_req                 ; cpu:inst23|cpu_memory_access:memory_access_unit|bus_req                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.746      ;
; 0.465  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.758      ;
; 0.498  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.791      ;
; 0.500  ; cpu:inst23|state.STATE_NEXT_INST                                        ; cpu:inst23|state.STATE_RD_INST_REQ                                                                 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.794      ;
; 0.507  ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; cpu:inst23|state.STATE_EXEC_INST                                                                   ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.801      ;
; 0.509  ; cpu:inst23|state.STATE_RD_INST_REQ                                      ; cpu:inst23|state.STATE_RD_INST_WAIT                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.803      ;
; 0.526  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[28]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[28]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.820      ;
; 0.529  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[24]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[24]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.823      ;
; 0.533  ; cpu:inst23|ma_wr_req                                                    ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.827      ;
; 0.535  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.479      ; 1.268      ;
; 0.550  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.479      ; 1.283      ;
; 0.555  ; cpu:inst23|state.STATE_EXEC_INST                                        ; cpu:inst23|state.STATE_CHECK_INTR                                                                  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.849      ;
; 0.561  ; cpu:inst23|state.STATE_EXEC_INST                                        ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                                                          ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.855      ;
; 0.666  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[3]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[3]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.960      ;
; 0.667  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[26]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[26]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.961      ;
; 0.668  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[4]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[4]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.962      ;
; 0.688  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[31]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 0.982      ;
; 0.699  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[9]                  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[9]                                         ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[24]             ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[24]                                                           ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.080      ; 0.991      ;
; 0.699  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[5]              ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[5]                                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 0.992      ;
; 0.699  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[30]             ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[30]                                                           ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.080      ; 0.991      ;
; 0.707  ; cpu:inst23|state.STATE_CHECK_INTR                                       ; cpu:inst23|state.STATE_NEXT_INST                                                                   ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.001      ;
; 0.708  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[25]                 ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[25]                                        ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.001      ;
; 0.724  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[3]                  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[3]                                         ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.017      ;
; 0.724  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[0]              ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[0]                                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.017      ;
; 0.734  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[29]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][29]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.028      ;
; 0.755  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.048      ;
; 0.764  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[11]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[11]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.059      ;
; 0.765  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[13]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[13]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.060      ;
; 0.767  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[25]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[25]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.061      ;
; 0.773  ; cpu:inst23|state.STATE_NEXT_INST                                        ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                                                      ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.067      ;
; 0.784  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.077      ;
; 0.785  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[22]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[22]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.079      ;
; 0.785  ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; cpu:inst23|state.STATE_CHECK_INTR                                                                  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.079      ;
; 0.787  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[29]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[29]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.081      ;
; 0.792  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[8]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.479      ; 1.525      ;
; 0.809  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[19]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[19]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.103      ;
; 0.815  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[27]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[27]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.109      ;
; 0.815  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[2]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[2]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.109      ;
; 0.830  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[17]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][17]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.123      ;
; 0.830  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[18]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][18]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.123      ;
; 0.830  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[31]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][31]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.123      ;
; 0.830  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[21]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][21]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.123      ;
; 0.830  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[20]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][20]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.123      ;
; 0.831  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[22]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][22]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.124      ;
; 0.839  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[20]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[20]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.133      ;
; 0.857  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[21]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[21]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.151      ;
; 0.858  ; cpu:inst23|state.STATE_NEXT_INST                                        ; cpu:inst23|ma_rd_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.152      ;
; 0.905  ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                             ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                                                        ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.198      ;
; 0.905  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.198      ;
; 0.906  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[23]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[23]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.200      ;
; 0.908  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.201      ;
; 0.909  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[2]                  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[2]                                         ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.202      ;
; 0.928  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a4~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.483      ; 1.665      ;
; 0.928  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a1~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.478      ; 1.660      ;
; 0.934  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[18]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[18]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 1.218      ;
; 0.935  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[1]              ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[1]                                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.229      ;
; 0.936  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a16~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.485      ; 1.675      ;
; 0.940  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a0~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.487      ; 1.681      ;
; 0.941  ; cpu:inst23|state.STATE_EXEC_INST                                        ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                                                      ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.235      ;
; 0.943  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a6~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.480      ; 1.677      ;
; 0.953  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[18]                 ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[18]                                        ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.080      ; 1.245      ;
; 0.971  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a3~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.483      ; 1.708      ;
; 0.973  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a19~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.485      ; 1.712      ;
; 0.997  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[28]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][28]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.291      ;
; 1.008  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[19]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][19]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.301      ;
; 1.015  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[9]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.472      ; 1.741      ;
; 1.038  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[6]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[6]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 1.323      ;
; 1.051  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.344      ;
; 1.063  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.356      ;
; 1.067  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[9]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[9]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 1.351      ;
; 1.079  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[16]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[16]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 1.363      ;
; 1.095  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[17]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[17]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.075      ; 1.382      ;
; 1.109  ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; cpu:inst23|ma_rd_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.082      ; 1.403      ;
; 1.155  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.448      ;
; 1.157  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE                                   ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.450      ;
; 1.157  ; sev_seg_bus_interface:inst7|ctrl_dots[0]                                ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                                                        ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.081      ; 1.450      ;
; 1.167  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[8]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a4~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.483      ; 1.904      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -2.141 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 2.412      ; 0.764      ;
; -1.659 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; -0.500       ; 2.412      ; 0.746      ;
; 0.452  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.492  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 0.786      ;
; 0.498  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 0.792      ;
; 0.516  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 0.810      ;
; 0.517  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 0.811      ;
; 0.735  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.029      ;
; 0.738  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.032      ;
; 0.756  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.050      ;
; 0.758  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.052      ;
; 0.759  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.053      ;
; 0.760  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.054      ;
; 0.931  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.225      ;
; 0.933  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.227      ;
; 0.933  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.227      ;
; 0.936  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.230      ;
; 0.941  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.235      ;
; 0.941  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.235      ;
; 0.942  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.236      ;
; 1.089  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.383      ;
; 1.098  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.392      ;
; 1.107  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.401      ;
; 1.158  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.452      ;
; 1.160  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.454      ;
; 1.163  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.457      ;
; 1.170  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.464      ;
; 1.172  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.466      ;
; 1.220  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.514      ;
; 1.229  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.523      ;
; 1.238  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.532      ;
; 1.247  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.541      ;
; 1.268  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.562      ;
; 1.268  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.562      ;
; 1.282  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.576      ;
; 1.286  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.580      ;
; 1.287  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.581      ;
; 1.291  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.585      ;
; 1.312  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.606      ;
; 1.312  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.606      ;
; 1.314  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.608      ;
; 1.314  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.608      ;
; 1.314  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.608      ;
; 1.360  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.654      ;
; 1.369  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.663      ;
; 1.373  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.667      ;
; 1.378  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.672      ;
; 1.381  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.675      ;
; 1.387  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.681      ;
; 1.408  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.702      ;
; 1.408  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.702      ;
; 1.408  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.702      ;
; 1.409  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.703      ;
; 1.410  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.704      ;
; 1.411  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.705      ;
; 1.414  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.708      ;
; 1.426  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.720      ;
; 1.427  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.721      ;
; 1.454  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.748      ;
; 1.454  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.748      ;
; 1.500  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.794      ;
; 1.509  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.803      ;
; 1.513  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.807      ;
; 1.518  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.812      ;
; 1.527  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.821      ;
; 1.548  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.842      ;
; 1.566  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.860      ;
; 1.594  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.888      ;
; 1.668  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 1.962      ;
; 1.810  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.104      ;
; 1.816  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.110      ;
; 1.820  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.081      ; 2.113      ;
; 1.849  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.143      ;
; 1.906  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.200      ;
; 2.123  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.417      ;
; 2.291  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.585      ;
; 2.291  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.585      ;
; 2.291  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.585      ;
; 2.291  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.585      ;
; 2.291  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.585      ;
; 2.291  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.585      ;
; 2.291  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.585      ;
; 2.291  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.585      ;
; 2.312  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.606      ;
; 2.370  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.664      ;
; 2.518  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.812      ;
; 2.518  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.812      ;
; 2.518  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.812      ;
; 2.518  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.812      ;
; 2.526  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.820      ;
; 2.563  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.857      ;
; 2.617  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.911      ;
; 2.620  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.914      ;
; 2.640  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.934      ;
; 2.673  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.967      ;
; 2.691  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.082      ; 2.985      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.454 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.080      ; 0.758      ;
; 0.543 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.080      ; 0.835      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -2.992 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.083     ; 3.910      ;
; -2.992 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.083     ; 3.910      ;
; -2.992 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.083     ; 3.910      ;
; -2.992 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.083     ; 3.910      ;
; -2.992 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.083     ; 3.910      ;
; -2.391 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.083     ; 3.309      ;
; -2.391 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.083     ; 3.309      ;
; -2.391 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.083     ; 3.309      ;
; -2.391 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.083     ; 3.309      ;
; -2.391 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.083     ; 3.309      ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_PIN'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                 ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[0]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.116      ; 3.451      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[3]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.117      ; 3.452      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[4]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.117      ; 3.452      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[19]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.459      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[13]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.460      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[25]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.460      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[28]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.117      ; 3.452      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[29]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.117      ; 3.452      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[21]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.460      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[20]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.459      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[22]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.460      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[23]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.117      ; 3.452      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[11]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.460      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[17]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.459      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[15]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.116      ; 3.451      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.115      ; 3.450      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.459      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_CHECK_INTR                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.115      ; 3.450      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_NEXT_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.115      ; 3.450      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_REQ                                      ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.115      ; 3.450      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.115      ; 3.450      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.115      ; 3.450      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.115      ; 3.450      ;
; -2.344 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.115      ; 3.450      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[1]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.109      ; 3.443      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.437      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst21|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.459      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst22|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.459      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.098      ; 3.432      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.098      ; 3.432      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.098      ; 3.432      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.437      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.102      ; 3.436      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[3]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.437      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.437      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.437      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[2]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.100      ; 3.434      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.100      ; 3.434      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[1]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.437      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.100      ; 3.434      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.437      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[0]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.100      ; 3.434      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_buzz                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.437      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.437      ;
; -2.343 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.102      ; 3.436      ;
; -2.335 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led3                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.429      ;
; -2.335 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.429      ;
; -2.335 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.429      ;
; -2.335 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led2                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.429      ;
; -2.335 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led1                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.429      ;
; -2.335 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_en                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.429      ;
; -2.335 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led0                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.429      ;
; -2.334 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.096      ; 3.421      ;
; -2.334 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.096      ; 3.421      ;
; -2.334 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.096      ; 3.421      ;
; -2.334 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.096      ; 3.421      ;
; -2.334 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.428      ;
; -2.334 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.103      ; 3.428      ;
; -2.333 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|data_written                                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.099      ; 3.423      ;
; -2.333 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.099      ; 3.423      ;
; -2.331 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.100      ; 3.422      ;
; -2.331 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.107      ; 3.429      ;
; -2.331 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.107      ; 3.429      ;
; -2.331 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.107      ; 3.429      ;
; -2.331 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.107      ; 3.429      ;
; -2.331 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.107      ; 3.429      ;
; -2.331 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.107      ; 3.429      ;
; -2.331 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.107      ; 3.429      ;
; -2.331 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.107      ; 3.429      ;
; -2.331 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.100      ; 3.422      ;
; -2.330 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; bus_arbitrator:inst16|state.STATE_CPU                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.099      ; 3.420      ;
; -2.330 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.108      ; 3.429      ;
; -2.330 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.102      ; 3.423      ;
; -2.330 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.102      ; 3.423      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[7]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[8]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[12]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[26]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[27]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[24]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[5]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[6]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[9]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[10]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[18]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[16]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[14]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
; -2.329 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[2]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.127      ; 3.447      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                           ; Launch Clock                                           ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.201 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; 0.224      ; 3.426      ;
; -2.201 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; 0.224      ; 3.426      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.968 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; 0.450      ; 3.419      ;
; -1.968 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; 0.450      ; 3.419      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.319 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.712      ; 3.263      ;
; 2.319 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.712      ; 3.263      ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                           ; Launch Clock                                           ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.564 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.475      ; 3.271      ;
; 2.564 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.475      ; 3.271      ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_PIN'                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                 ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 2.703 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[8]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.288      ;
; 2.703 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[12]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.288      ;
; 2.703 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[6]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.288      ;
; 2.703 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[9]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.288      ;
; 2.703 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[10]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.288      ;
; 2.703 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[18]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.288      ;
; 2.703 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[16]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.288      ;
; 2.703 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[14]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.288      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[7]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.289      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[26]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.289      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[27]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.289      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[24]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.289      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[5]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.289      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[2]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.343      ; 3.289      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.323      ; 3.269      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.323      ; 3.269      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.323      ; 3.269      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.323      ; 3.269      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.323      ; 3.269      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.323      ; 3.269      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.323      ; 3.269      ;
; 2.704 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.323      ; 3.269      ;
; 2.705 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.323      ; 3.270      ;
; 2.707 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; bus_arbitrator:inst16|state.STATE_CPU                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.314      ; 3.263      ;
; 2.707 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|data_written                                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.314      ; 3.263      ;
; 2.707 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.314      ; 3.263      ;
; 2.707 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.316      ; 3.265      ;
; 2.707 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.316      ; 3.265      ;
; 2.708 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led3                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.319      ; 3.269      ;
; 2.708 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led2                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.319      ; 3.269      ;
; 2.708 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led1                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.319      ; 3.269      ;
; 2.708 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_en                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.319      ; 3.269      ;
; 2.708 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led0                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.319      ; 3.269      ;
; 2.708 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 3.267      ;
; 2.708 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 3.267      ;
; 2.709 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.269      ;
; 2.709 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.269      ;
; 2.709 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.269      ;
; 2.709 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.269      ;
; 2.711 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.311      ; 3.264      ;
; 2.711 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.311      ; 3.264      ;
; 2.711 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.311      ; 3.264      ;
; 2.711 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.311      ; 3.264      ;
; 2.720 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst21|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.341      ; 3.303      ;
; 2.720 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst22|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.341      ; 3.303      ;
; 2.721 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[19]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.340      ; 3.303      ;
; 2.721 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[13]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.341      ; 3.304      ;
; 2.721 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[25]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.341      ; 3.304      ;
; 2.721 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[21]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.341      ; 3.304      ;
; 2.721 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[20]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.340      ; 3.303      ;
; 2.721 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[22]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.341      ; 3.304      ;
; 2.721 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[11]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.341      ; 3.304      ;
; 2.721 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[17]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.340      ; 3.303      ;
; 2.721 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.340      ; 3.303      ;
; 2.722 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[1]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.324      ; 3.288      ;
; 2.723 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[0]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.332      ; 3.297      ;
; 2.723 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[3]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.333      ; 3.298      ;
; 2.723 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[4]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.333      ; 3.298      ;
; 2.723 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[28]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.333      ; 3.298      ;
; 2.723 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[29]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.333      ; 3.298      ;
; 2.723 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[23]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.333      ; 3.298      ;
; 2.723 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[15]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.332      ; 3.297      ;
; 2.723 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.283      ;
; 2.723 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.283      ;
; 2.723 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_buzz                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.283      ;
; 2.723 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.283      ;
; 2.724 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.331      ; 3.297      ;
; 2.724 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.313      ; 3.279      ;
; 2.724 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.313      ; 3.279      ;
; 2.724 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.313      ; 3.279      ;
; 2.724 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_CHECK_INTR                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.331      ; 3.297      ;
; 2.724 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_NEXT_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.331      ; 3.297      ;
; 2.724 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_REQ                                      ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.331      ; 3.297      ;
; 2.724 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.331      ; 3.297      ;
; 2.724 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.331      ; 3.297      ;
; 2.724 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.331      ; 3.297      ;
; 2.724 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.331      ; 3.297      ;
; 2.725 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.285      ;
; 2.725 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[2]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.315      ; 3.282      ;
; 2.725 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.315      ; 3.282      ;
; 2.725 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.315      ; 3.282      ;
; 2.725 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[0]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.315      ; 3.282      ;
; 2.725 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.285      ;
; 2.726 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.286      ;
; 2.726 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[3]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.286      ;
; 2.726 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.286      ;
; 2.726 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.286      ;
; 2.726 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[1]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 3.286      ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.821 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.081      ; 3.114      ;
; 2.821 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.081      ; 3.114      ;
; 2.821 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.081      ; 3.114      ;
; 2.821 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.081      ; 3.114      ;
; 2.821 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.081      ; 3.114      ;
; 3.327 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.081      ; 3.620      ;
; 3.327 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.081      ; 3.620      ;
; 3.327 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.081      ; 3.620      ;
; 3.327 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.081      ; 3.620      ;
; 3.327 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.081      ; 3.620      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                     ;
+-------------+-----------------+--------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                           ; Note                                           ;
+-------------+-----------------+--------------------------------------------------------------------------------------+------------------------------------------------+
; 26.9 MHz    ; 26.9 MHz        ; CLK_PIN                                                                              ;                                                ;
; 249.19 MHz  ; 249.19 MHz      ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ;                                                ;
; 1043.84 MHz ; 402.09 MHz      ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; limit due to minimum period restriction (tmin) ;
; 1131.22 MHz ; 402.09 MHz      ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+--------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                             ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; CLK_PIN                                                                              ; -36.181 ; -34794.168    ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -3.013  ; -37.731       ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.042   ; 0.000         ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 0.116   ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; -2.550 ; -2.550        ;
; CLK_PIN                                                                              ; -2.175 ; -2.175        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -1.954 ; -1.954        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.401  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                         ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -2.631 ; -13.155       ;
; CLK_PIN                                                                              ; -2.064 ; -181.112      ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; -1.942 ; -3.884        ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; -1.694 ; -3.388        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                         ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 2.021 ; 0.000         ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 2.278 ; 0.000         ;
; CLK_PIN                                                                              ; 2.397 ; 0.000         ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; 2.540 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLK_PIN                                                                              ; -3.201 ; -1913.170     ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -1.487 ; -26.766       ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; -1.487 ; -2.974        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; -1.487 ; -2.974        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_PIN'                                                                                                                                          ;
+---------+------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -36.181 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.051     ; 37.132     ;
; -36.112 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.048     ; 37.066     ;
; -36.112 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.048     ; 37.066     ;
; -35.444 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.081     ; 36.365     ;
; -35.442 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[29][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.081     ; 36.363     ;
; -35.435 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[23][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.050     ; 36.387     ;
; -35.435 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[19][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.050     ; 36.387     ;
; -35.358 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[12][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.041     ; 36.319     ;
; -35.357 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[14][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.041     ; 36.318     ;
; -35.324 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[10][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.082     ; 36.244     ;
; -35.323 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[9][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.082     ; 36.243     ;
; -35.299 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[24][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 36.225     ;
; -35.297 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[16][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 36.223     ;
; -35.264 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.060     ; 36.206     ;
; -35.263 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.060     ; 36.205     ;
; -35.263 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.084     ; 36.181     ;
; -35.263 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.084     ; 36.181     ;
; -35.230 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[13][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.054     ; 36.178     ;
; -35.101 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.055     ; 36.048     ;
; -35.100 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.055     ; 36.047     ;
; -35.095 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[17][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.081     ; 36.016     ;
; -35.095 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.081     ; 36.016     ;
; -34.927 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[17][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 35.868     ;
; -34.853 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[7][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.059     ; 35.796     ;
; -34.852 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.059     ; 35.795     ;
; -34.767 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[13][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.041     ; 35.728     ;
; -34.764 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[17][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.047     ; 35.719     ;
; -34.764 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.047     ; 35.719     ;
; -34.754 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[31][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.049     ; 35.707     ;
; -34.754 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[27][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.049     ; 35.707     ;
; -34.721 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.062     ; 35.661     ;
; -34.720 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[7][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.062     ; 35.660     ;
; -34.691 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[12][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.050     ; 35.643     ;
; -34.691 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.058     ; 35.635     ;
; -34.622 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.055     ; 35.569     ;
; -34.622 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.055     ; 35.569     ;
; -34.600 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 35.541     ;
; -34.599 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 35.540     ;
; -34.483 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[24][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 35.409     ;
; -34.483 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[16][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 35.409     ;
; -34.481 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[28][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 35.407     ;
; -34.481 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[20][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 35.407     ;
; -34.479 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[19][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.047     ; 35.434     ;
; -34.477 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[23][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.047     ; 35.432     ;
; -34.425 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.047     ; 35.380     ;
; -34.424 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[29][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.047     ; 35.379     ;
; -34.403 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.078     ; 35.327     ;
; -34.402 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.078     ; 35.326     ;
; -34.340 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 35.281     ;
; -34.339 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 35.280     ;
; -34.269 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[26][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.063     ; 35.208     ;
; -34.268 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[22][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.063     ; 35.207     ;
; -34.246 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.078     ; 35.170     ;
; -34.246 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.078     ; 35.170     ;
; -34.233 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[7][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 35.174     ;
; -34.232 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 35.173     ;
; -34.155 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.084     ; 35.073     ;
; -34.154 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.084     ; 35.072     ;
; -34.064 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][11]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.059     ; 35.007     ;
; -34.053 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[18][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.051     ; 35.004     ;
; -34.051 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[26][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.051     ; 35.002     ;
; -34.021 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[31][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.048     ; 34.975     ;
; -34.020 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[27][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.048     ; 34.974     ;
; -34.013 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][11]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.062     ; 34.953     ;
; -34.003 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.075     ; 34.930     ;
; -34.002 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.075     ; 34.929     ;
; -33.973 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.083     ; 34.892     ;
; -33.969 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][20]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.060     ; 34.911     ;
; -33.966 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.088     ; 34.880     ;
; -33.964 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[29][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.088     ; 34.878     ;
; -33.962 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][20]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.059     ; 34.905     ;
; -33.962 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[16][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 34.888     ;
; -33.962 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[21] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.055     ; 34.909     ;
; -33.961 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[31][20] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.048     ; 34.915     ;
; -33.961 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[27][20] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.048     ; 34.915     ;
; -33.961 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[24][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 34.887     ;
; -33.957 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[23][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.057     ; 34.902     ;
; -33.957 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[19][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.057     ; 34.902     ;
; -33.948 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[30][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.062     ; 34.888     ;
; -33.947 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[18][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.062     ; 34.887     ;
; -33.946 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[28][28] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 34.872     ;
; -33.942 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[20][28] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 34.868     ;
; -33.936 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.060     ; 34.878     ;
; -33.933 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][5]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.078     ; 34.857     ;
; -33.920 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[9][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 34.846     ;
; -33.919 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.076     ; 34.845     ;
; -33.893 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[21] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.052     ; 34.843     ;
; -33.893 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[21] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.052     ; 34.843     ;
; -33.880 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[12][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.048     ; 34.834     ;
; -33.879 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[14][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.048     ; 34.833     ;
; -33.846 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[10][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.089     ; 34.759     ;
; -33.845 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[9][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.089     ; 34.758     ;
; -33.821 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[24][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.083     ; 34.740     ;
; -33.819 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[16][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.083     ; 34.738     ;
; -33.786 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.067     ; 34.721     ;
; -33.785 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.067     ; 34.720     ;
; -33.785 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.091     ; 34.696     ;
; -33.785 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.091     ; 34.696     ;
; -33.740 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[13][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.061     ; 34.681     ;
; -33.739 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[28][11] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.053     ; 34.688     ;
+---------+------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -3.013 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.943      ;
; -3.013 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.943      ;
; -3.013 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.943      ;
; -3.013 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.943      ;
; -3.013 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.943      ;
; -3.013 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.943      ;
; -3.013 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.943      ;
; -3.013 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.943      ;
; -3.013 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.943      ;
; -2.962 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.892      ;
; -2.921 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.851      ;
; -2.921 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.851      ;
; -2.921 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.851      ;
; -2.921 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.851      ;
; -2.921 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.851      ;
; -2.921 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.851      ;
; -2.921 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.851      ;
; -2.921 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.851      ;
; -2.921 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.851      ;
; -2.887 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.817      ;
; -2.887 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.817      ;
; -2.887 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.817      ;
; -2.887 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.817      ;
; -2.887 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.817      ;
; -2.887 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.817      ;
; -2.887 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.817      ;
; -2.887 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.817      ;
; -2.887 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.817      ;
; -2.870 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.800      ;
; -2.844 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.774      ;
; -2.844 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.774      ;
; -2.844 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.774      ;
; -2.844 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.774      ;
; -2.844 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.774      ;
; -2.844 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.774      ;
; -2.844 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.774      ;
; -2.844 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.774      ;
; -2.844 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.774      ;
; -2.836 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.766      ;
; -2.826 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.756      ;
; -2.826 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.756      ;
; -2.826 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.756      ;
; -2.826 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.756      ;
; -2.826 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.756      ;
; -2.826 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.756      ;
; -2.826 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.756      ;
; -2.826 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.756      ;
; -2.826 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.756      ;
; -2.793 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.723      ;
; -2.775 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.705      ;
; -2.757 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.687      ;
; -2.757 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.687      ;
; -2.757 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.687      ;
; -2.757 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.687      ;
; -2.757 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.687      ;
; -2.757 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.687      ;
; -2.757 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.687      ;
; -2.757 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.687      ;
; -2.757 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.687      ;
; -2.723 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.653      ;
; -2.723 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.653      ;
; -2.723 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.653      ;
; -2.723 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.653      ;
; -2.723 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.653      ;
; -2.723 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.653      ;
; -2.723 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.653      ;
; -2.723 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.653      ;
; -2.723 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.653      ;
; -2.706 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.636      ;
; -2.672 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.602      ;
; -2.471 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.401      ;
; -2.471 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.401      ;
; -2.471 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.401      ;
; -2.471 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.401      ;
; -2.471 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.401      ;
; -2.471 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.401      ;
; -2.471 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.401      ;
; -2.471 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.401      ;
; -2.471 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.401      ;
; -2.420 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.350      ;
; -2.189 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.119      ;
; -2.189 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.119      ;
; -2.189 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.119      ;
; -2.189 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.119      ;
; -2.189 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.119      ;
; -2.189 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.119      ;
; -2.189 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.119      ;
; -2.189 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.119      ;
; -2.189 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.119      ;
; -2.138 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 3.068      ;
; -1.921 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 2.851      ;
; -1.636 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 2.566      ;
; -1.527 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 2.457      ;
; -1.442 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 2.372      ;
; -1.294 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 2.224      ;
; -1.284 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 2.214      ;
; -1.246 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 2.176      ;
; -1.232 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.073     ; 2.161      ;
; -1.186 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 2.116      ;
; -1.157 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.072     ; 2.087      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.042 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; -0.073     ; 0.887      ;
; 0.159 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; -0.073     ; 0.770      ;
; 0.159 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; -0.073     ; 0.770      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                                                                         ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.116 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; -0.072     ; 0.814      ;
; 0.160 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; -0.072     ; 0.770      ;
; 2.663 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.500        ; 2.657      ; 0.736      ;
; 3.129 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; 2.657      ; 0.770      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                                                                         ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -2.550 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 2.788      ; 0.693      ;
; -2.074 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; -0.500       ; 2.788      ; 0.669      ;
; 0.417  ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.072      ; 0.684      ;
; 0.449  ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.072      ; 0.716      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_PIN'                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                            ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -2.175 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 2.403      ; 0.693      ;
; -1.699 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; -0.500       ; 2.403      ; 0.669      ;
; 0.400  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; cpu:inst23|ma_wr_req                                                    ; cpu:inst23|ma_wr_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                                                          ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; cpu:inst23|ma_rd_req                                                    ; cpu:inst23|ma_rd_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                           ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                                                      ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; cpu:inst23|state.STATE_RD_INST_WAIT                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; sev_seg_bus_interface:inst7|ctrl_en                                     ; sev_seg_bus_interface:inst7|ctrl_en                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; buzzer_bus_interface:inst11|ctrl_buzz                                   ; buzzer_bus_interface:inst11|ctrl_buzz                                                              ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; buzzer_bus_interface:inst11|ctrl_en                                     ; buzzer_bus_interface:inst11|ctrl_en                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; leds_bus_interface:inst14|ctrl_en                                       ; leds_bus_interface:inst14|ctrl_en                                                                  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; cpu:inst23|cpu_memory_access:memory_access_unit|is_wr                   ; cpu:inst23|cpu_memory_access:memory_access_unit|is_wr                                              ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE        ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE                                   ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; cpu:inst23|cpu_memory_access:memory_access_unit|bus_req                 ; cpu:inst23|cpu_memory_access:memory_access_unit|bus_req                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.669      ;
; 0.416  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.684      ;
; 0.460  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.728      ;
; 0.465  ; cpu:inst23|state.STATE_NEXT_INST                                        ; cpu:inst23|state.STATE_RD_INST_REQ                                                                 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.734      ;
; 0.469  ; cpu:inst23|state.STATE_RD_INST_REQ                                      ; cpu:inst23|state.STATE_RD_INST_WAIT                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.738      ;
; 0.477  ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; cpu:inst23|state.STATE_EXEC_INST                                                                   ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.746      ;
; 0.491  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[28]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[28]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.760      ;
; 0.493  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[24]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[24]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.762      ;
; 0.497  ; cpu:inst23|ma_wr_req                                                    ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.766      ;
; 0.512  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.424      ; 1.166      ;
; 0.517  ; cpu:inst23|state.STATE_EXEC_INST                                        ; cpu:inst23|state.STATE_CHECK_INTR                                                                  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.786      ;
; 0.524  ; cpu:inst23|state.STATE_EXEC_INST                                        ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                                                          ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.793      ;
; 0.529  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.424      ; 1.183      ;
; 0.619  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[26]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[26]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.888      ;
; 0.619  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[3]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[3]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.888      ;
; 0.620  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[4]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[4]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.889      ;
; 0.639  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[31]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.908      ;
; 0.645  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[24]             ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[24]                                                           ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 0.912      ;
; 0.645  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[5]              ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[5]                                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.913      ;
; 0.646  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[9]                  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[9]                                         ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 0.913      ;
; 0.646  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[30]             ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[30]                                                           ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 0.913      ;
; 0.648  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[29]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][29]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.075      ; 0.918      ;
; 0.654  ; cpu:inst23|state.STATE_CHECK_INTR                                       ; cpu:inst23|state.STATE_NEXT_INST                                                                   ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.923      ;
; 0.657  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[25]                 ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[25]                                        ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 0.924      ;
; 0.666  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[3]                  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[3]                                         ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.934      ;
; 0.667  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[0]              ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[0]                                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.935      ;
; 0.704  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.972      ;
; 0.710  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[13]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[13]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.979      ;
; 0.710  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[11]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[11]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.979      ;
; 0.711  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[25]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[25]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.980      ;
; 0.713  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.981      ;
; 0.714  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.982      ;
; 0.724  ; cpu:inst23|state.STATE_NEXT_INST                                        ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                                                      ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 0.993      ;
; 0.725  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 0.993      ;
; 0.731  ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; cpu:inst23|state.STATE_CHECK_INTR                                                                  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.000      ;
; 0.732  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[22]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[22]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.001      ;
; 0.734  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[29]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[29]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.003      ;
; 0.741  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[17]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][17]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 1.008      ;
; 0.741  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[18]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][18]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 1.008      ;
; 0.741  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[31]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][31]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 1.008      ;
; 0.741  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[21]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][21]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 1.008      ;
; 0.741  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[20]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][20]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 1.008      ;
; 0.742  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[22]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][22]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 1.009      ;
; 0.755  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[19]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[19]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.024      ;
; 0.756  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[27]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[27]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.025      ;
; 0.756  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[2]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[2]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.025      ;
; 0.768  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[8]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.424      ; 1.422      ;
; 0.777  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[20]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[20]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.046      ;
; 0.788  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[21]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[21]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.057      ;
; 0.801  ; cpu:inst23|state.STATE_NEXT_INST                                        ; cpu:inst23|ma_rd_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.070      ;
; 0.818  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[23]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[23]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.087      ;
; 0.824  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[18]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[18]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.064      ; 1.083      ;
; 0.829  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 1.097      ;
; 0.831  ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                             ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                                                        ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 1.099      ;
; 0.845  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[2]                  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[2]                                         ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 1.113      ;
; 0.852  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 1.120      ;
; 0.853  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a1~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.423      ; 1.506      ;
; 0.859  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[1]              ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[1]                                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.128      ;
; 0.859  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a4~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.425      ; 1.514      ;
; 0.863  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a16~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.428      ; 1.521      ;
; 0.866  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a6~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.425      ; 1.521      ;
; 0.867  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a0~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.431      ; 1.528      ;
; 0.868  ; cpu:inst23|state.STATE_EXEC_INST                                        ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                                                      ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.137      ;
; 0.877  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[18]                 ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[18]                                        ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.071      ; 1.143      ;
; 0.882  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[28]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][28]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.075      ; 1.152      ;
; 0.899  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a19~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.429      ; 1.558      ;
; 0.899  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a3~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.425      ; 1.554      ;
; 0.906  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[19]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][19]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.072      ; 1.173      ;
; 0.924  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[6]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[6]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.067      ; 1.186      ;
; 0.925  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[9]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.415      ; 1.570      ;
; 0.948  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[9]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[9]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.066      ; 1.209      ;
; 0.952  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 1.220      ;
; 0.961  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[16]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[16]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.064      ; 1.220      ;
; 0.977  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[17]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[17]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.067      ; 1.239      ;
; 0.998  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 1.266      ;
; 1.008  ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; cpu:inst23|ma_rd_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.277      ;
; 1.041  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[12]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[12]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.074      ; 1.310      ;
; 1.041  ; sev_seg_bus_interface:inst7|ctrl_dots[0]                                ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                                                        ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 1.309      ;
; 1.079  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 1.347      ;
; 1.080  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.073      ; 1.348      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.954 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 2.192      ; 0.693      ;
; -1.478 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; -0.500       ; 2.192      ; 0.669      ;
; 0.402  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.458  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.725      ;
; 0.466  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.733      ;
; 0.484  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.751      ;
; 0.485  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.752      ;
; 0.686  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.953      ;
; 0.690  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.957      ;
; 0.705  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.972      ;
; 0.708  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.975      ;
; 0.709  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.976      ;
; 0.712  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 0.979      ;
; 0.840  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.107      ;
; 0.840  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.107      ;
; 0.846  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.113      ;
; 0.852  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.119      ;
; 0.853  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.120      ;
; 0.856  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.123      ;
; 0.867  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.134      ;
; 1.005  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.272      ;
; 1.010  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.277      ;
; 1.022  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.289      ;
; 1.091  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.358      ;
; 1.093  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.360      ;
; 1.094  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.361      ;
; 1.096  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.363      ;
; 1.097  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.364      ;
; 1.104  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.371      ;
; 1.127  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.394      ;
; 1.132  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.399      ;
; 1.136  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.403      ;
; 1.136  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.403      ;
; 1.144  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.411      ;
; 1.150  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.417      ;
; 1.204  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.471      ;
; 1.210  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.477      ;
; 1.211  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.478      ;
; 1.226  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.493      ;
; 1.228  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.495      ;
; 1.231  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.498      ;
; 1.232  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.499      ;
; 1.232  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.499      ;
; 1.234  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.501      ;
; 1.237  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.504      ;
; 1.239  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.506      ;
; 1.249  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.516      ;
; 1.254  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.521      ;
; 1.258  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.525      ;
; 1.258  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.525      ;
; 1.266  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.533      ;
; 1.318  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.585      ;
; 1.320  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.587      ;
; 1.321  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.588      ;
; 1.322  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.589      ;
; 1.325  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.592      ;
; 1.326  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.593      ;
; 1.332  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.599      ;
; 1.348  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.615      ;
; 1.353  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.620      ;
; 1.354  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.621      ;
; 1.354  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.621      ;
; 1.371  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.638      ;
; 1.376  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.643      ;
; 1.380  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.647      ;
; 1.388  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.655      ;
; 1.448  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.715      ;
; 1.476  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.743      ;
; 1.559  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.826      ;
; 1.647  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.071      ; 1.913      ;
; 1.665  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.932      ;
; 1.694  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.961      ;
; 1.702  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 1.969      ;
; 1.778  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.045      ;
; 1.954  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.221      ;
; 2.119  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.386      ;
; 2.119  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.386      ;
; 2.119  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.386      ;
; 2.119  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.386      ;
; 2.119  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.386      ;
; 2.119  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.386      ;
; 2.119  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.386      ;
; 2.119  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.386      ;
; 2.123  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.390      ;
; 2.169  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.436      ;
; 2.288  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.555      ;
; 2.288  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.555      ;
; 2.288  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.555      ;
; 2.288  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.555      ;
; 2.293  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.560      ;
; 2.363  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.630      ;
; 2.389  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.656      ;
; 2.398  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.665      ;
; 2.401  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.668      ;
; 2.431  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.698      ;
; 2.443  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.072      ; 2.710      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.073      ; 0.684      ;
; 0.503 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.073      ; 0.771      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -2.631 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.073     ; 3.560      ;
; -2.631 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.073     ; 3.560      ;
; -2.631 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.073     ; 3.560      ;
; -2.631 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.073     ; 3.560      ;
; -2.631 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.073     ; 3.560      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.073     ; 2.981      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.073     ; 2.981      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.073     ; 2.981      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.073     ; 2.981      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.073     ; 2.981      ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_PIN'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                 ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[0]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.135      ; 3.191      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[3]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.136      ; 3.192      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[4]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.136      ; 3.192      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[19]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.141      ; 3.197      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[13]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.142      ; 3.198      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[25]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.142      ; 3.198      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[28]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.136      ; 3.192      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[29]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.136      ; 3.192      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[21]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.142      ; 3.198      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[20]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.141      ; 3.197      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[22]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.142      ; 3.198      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[23]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.136      ; 3.192      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[11]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.142      ; 3.198      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[17]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.141      ; 3.197      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[15]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.135      ; 3.191      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.132      ; 3.188      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.141      ; 3.197      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[1]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.126      ; 3.182      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.120      ; 3.176      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst21|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.142      ; 3.198      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst22|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.142      ; 3.198      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.116      ; 3.172      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.116      ; 3.172      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.116      ; 3.172      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_CHECK_INTR                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.132      ; 3.188      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_NEXT_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.132      ; 3.188      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_REQ                                      ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.132      ; 3.188      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.132      ; 3.188      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.132      ; 3.188      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.132      ; 3.188      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.132      ; 3.188      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.123      ; 3.179      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[3]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.123      ; 3.179      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.123      ; 3.179      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[2]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.118      ; 3.174      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.118      ; 3.174      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[1]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.123      ; 3.179      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.118      ; 3.174      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.120      ; 3.176      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[0]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.118      ; 3.174      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_buzz                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.120      ; 3.176      ;
; -2.064 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.120      ; 3.176      ;
; -2.063 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.123      ; 3.178      ;
; -2.063 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.179      ;
; -2.063 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.123      ; 3.178      ;
; -2.053 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[7]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.189      ;
; -2.053 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[26]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.189      ;
; -2.053 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[27]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.189      ;
; -2.053 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[24]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.189      ;
; -2.053 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[5]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.189      ;
; -2.053 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[2]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.189      ;
; -2.053 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; bus_arbitrator:inst16|state.STATE_CPU                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.117      ; 3.162      ;
; -2.053 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.119      ; 3.164      ;
; -2.053 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.119      ; 3.164      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[8]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.188      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[12]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.188      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[6]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.188      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[9]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.188      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[10]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.188      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[18]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.188      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[16]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.188      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[14]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.144      ; 3.188      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led3                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led2                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.117      ; 3.161      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.117      ; 3.161      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led1                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_en                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led0                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.124      ; 3.168      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.122      ; 3.166      ;
; -2.052 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.122      ; 3.166      ;
; -2.051 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|data_written                                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.118      ; 3.161      ;
; -2.051 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.118      ; 3.161      ;
; -2.051 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.117      ; 3.160      ;
; -2.051 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.168      ;
; -2.051 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.168      ;
; -2.051 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.168      ;
; -2.051 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.117      ; 3.160      ;
; -2.051 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.168      ;
; -2.051 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.168      ;
; -2.051 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.125      ; 3.168      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                           ; Launch Clock                                           ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.942 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; 0.226      ; 3.170      ;
; -1.942 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; 0.226      ; 3.170      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.694 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; 0.465      ; 3.161      ;
; -1.694 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; 0.465      ; 3.161      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.021 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.703      ; 2.939      ;
; 2.021 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.703      ; 2.939      ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                           ; Launch Clock                                           ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.278 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.454      ; 2.947      ;
; 2.278 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.454      ; 2.947      ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_PIN'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                 ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 2.397 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[8]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.960      ;
; 2.397 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[12]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.960      ;
; 2.397 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[6]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.960      ;
; 2.397 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[9]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.960      ;
; 2.397 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[10]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.960      ;
; 2.397 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[18]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.960      ;
; 2.397 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[16]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.960      ;
; 2.397 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[14]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.960      ;
; 2.398 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[7]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.961      ;
; 2.398 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[26]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.961      ;
; 2.398 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[27]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.961      ;
; 2.398 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[24]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.961      ;
; 2.398 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[5]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.961      ;
; 2.398 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[2]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.338      ; 2.961      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led3                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led2                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.318      ; 2.945      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led1                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_en                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led0                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.944      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.315      ; 2.942      ;
; 2.402 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.315      ; 2.942      ;
; 2.403 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; bus_arbitrator:inst16|state.STATE_CPU                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.310      ; 2.938      ;
; 2.403 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|data_written                                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.311      ; 2.939      ;
; 2.403 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.311      ; 2.939      ;
; 2.403 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.312      ; 2.940      ;
; 2.403 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.945      ;
; 2.403 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.945      ;
; 2.403 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.945      ;
; 2.403 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.945      ;
; 2.403 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.317      ; 2.945      ;
; 2.403 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.312      ; 2.940      ;
; 2.404 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.310      ; 2.939      ;
; 2.404 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.310      ; 2.939      ;
; 2.404 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.310      ; 2.939      ;
; 2.404 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.310      ; 2.939      ;
; 2.412 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[19]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.335      ; 2.972      ;
; 2.412 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[20]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.335      ; 2.972      ;
; 2.412 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[17]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.335      ; 2.972      ;
; 2.412 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.335      ; 2.972      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[3]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.330      ; 2.968      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[4]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.330      ; 2.968      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[13]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.336      ; 2.974      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[25]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.336      ; 2.974      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[28]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.330      ; 2.968      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[29]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.330      ; 2.968      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[21]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.336      ; 2.974      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[22]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.336      ; 2.974      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[23]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.330      ; 2.968      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[11]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.336      ; 2.974      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst21|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.336      ; 2.974      ;
; 2.413 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst22|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.336      ; 2.974      ;
; 2.414 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[0]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.328      ; 2.967      ;
; 2.414 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[15]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.328      ; 2.967      ;
; 2.414 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[1]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.319      ; 2.958      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.326      ; 2.966      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_CHECK_INTR                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.326      ; 2.966      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_NEXT_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.326      ; 2.966      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_REQ                                      ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.326      ; 2.966      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.326      ; 2.966      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.326      ; 2.966      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.326      ; 2.966      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.326      ; 2.966      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.316      ; 2.956      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.316      ; 2.956      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[3]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.316      ; 2.956      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.316      ; 2.956      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[1]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.316      ; 2.956      ;
; 2.415 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.316      ; 2.956      ;
; 2.416 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.313      ; 2.954      ;
; 2.416 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.309      ; 2.950      ;
; 2.416 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.309      ; 2.950      ;
; 2.416 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.309      ; 2.950      ;
; 2.416 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.316      ; 2.957      ;
; 2.416 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.313      ; 2.954      ;
; 2.416 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_buzz                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.313      ; 2.954      ;
; 2.416 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.313      ; 2.954      ;
; 2.417 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[2]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.311      ; 2.953      ;
; 2.417 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.311      ; 2.953      ;
; 2.417 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.311      ; 2.953      ;
; 2.417 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[0]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.311      ; 2.953      ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 2.540 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.071      ; 2.806      ;
; 2.540 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.071      ; 2.806      ;
; 2.540 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.071      ; 2.806      ;
; 2.540 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.071      ; 2.806      ;
; 2.540 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.071      ; 2.806      ;
; 3.023 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.071      ; 3.289      ;
; 3.023 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.071      ; 3.289      ;
; 3.023 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.071      ; 3.289      ;
; 3.023 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.071      ; 3.289      ;
; 3.023 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.071      ; 3.289      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                             ;
+--------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------+---------+---------------+
; CLK_PIN                                                                              ; -17.041 ; -16285.606    ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -0.846  ; -9.052        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.539   ; 0.000         ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 0.579   ; 0.000         ;
+--------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                             ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; -1.216 ; -1.216        ;
; CLK_PIN                                                                              ; -1.100 ; -1.100        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -0.989 ; -0.989        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.186  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                         ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -0.830 ; -4.150        ;
; CLK_PIN                                                                              ; -0.553 ; -48.287       ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; -0.496 ; -0.992        ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; -0.423 ; -0.846        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                         ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 1.045 ; 0.000         ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.122 ; 0.000         ;
; CLK_PIN                                                                              ; 1.165 ; 0.000         ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; 1.262 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                              ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLK_PIN                                                                              ; -3.000 ; -1336.626     ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -1.000 ; -18.000       ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; -1.000 ; -2.000        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; -1.000 ; -2.000        ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_PIN'                                                                                                                                          ;
+---------+------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.041 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.019     ; 18.009     ;
; -17.020 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.019     ; 17.988     ;
; -17.020 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.019     ; 17.988     ;
; -16.864 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[10][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.041     ; 17.810     ;
; -16.862 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[9][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.041     ; 17.808     ;
; -16.829 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.043     ; 17.773     ;
; -16.829 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.043     ; 17.773     ;
; -16.828 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[19][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.017     ; 17.798     ;
; -16.827 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[23][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.017     ; 17.797     ;
; -16.820 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.029     ; 17.778     ;
; -16.819 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.029     ; 17.777     ;
; -16.808 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[12][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.012     ; 17.783     ;
; -16.807 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[14][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.012     ; 17.782     ;
; -16.696 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.022     ; 17.661     ;
; -16.695 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.022     ; 17.660     ;
; -16.668 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.040     ; 17.615     ;
; -16.667 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[29][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.040     ; 17.614     ;
; -16.624 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[13][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.022     ; 17.589     ;
; -16.579 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[24][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.035     ; 17.531     ;
; -16.577 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[16][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.035     ; 17.529     ;
; -16.532 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[31][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.019     ; 17.500     ;
; -16.531 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[27][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.019     ; 17.499     ;
; -16.521 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[7][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.027     ; 17.481     ;
; -16.520 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.027     ; 17.480     ;
; -16.518 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[13][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.013     ; 17.492     ;
; -16.490 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[17][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.040     ; 17.437     ;
; -16.490 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.040     ; 17.437     ;
; -16.397 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[17][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.017     ; 17.367     ;
; -16.396 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.017     ; 17.366     ;
; -16.362 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[20][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.036     ; 17.313     ;
; -16.361 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[28][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.036     ; 17.312     ;
; -16.354 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[24][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.035     ; 17.306     ;
; -16.354 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[16][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.035     ; 17.306     ;
; -16.349 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[12][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.020     ; 17.316     ;
; -16.332 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[17][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.025     ; 17.294     ;
; -16.293 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.038     ; 17.242     ;
; -16.291 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.038     ; 17.240     ;
; -16.280 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.031     ; 17.236     ;
; -16.279 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[7][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.031     ; 17.235     ;
; -16.265 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.025     ; 17.227     ;
; -16.258 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[19][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.017     ; 17.228     ;
; -16.257 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[23][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.017     ; 17.227     ;
; -16.245 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.016     ; 17.216     ;
; -16.244 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[29][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.016     ; 17.215     ;
; -16.244 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[2][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.025     ; 17.206     ;
; -16.244 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][12]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.025     ; 17.206     ;
; -16.173 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[18][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.022     ; 17.138     ;
; -16.171 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[26][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.022     ; 17.136     ;
; -16.156 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.030     ; 17.113     ;
; -16.156 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.030     ; 17.113     ;
; -16.127 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[7][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.030     ; 17.084     ;
; -16.125 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.030     ; 17.082     ;
; -16.116 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.030     ; 17.073     ;
; -16.115 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.030     ; 17.072     ;
; -16.088 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[10][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.047     ; 17.028     ;
; -16.086 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[9][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.047     ; 17.026     ;
; -16.076 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.043     ; 17.020     ;
; -16.075 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][16]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.043     ; 17.019     ;
; -16.053 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.049     ; 16.991     ;
; -16.053 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.049     ; 16.991     ;
; -16.052 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[19][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.023     ; 17.016     ;
; -16.051 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[23][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.023     ; 17.015     ;
; -16.045 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[31][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.018     ; 17.014     ;
; -16.044 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[27][12] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.018     ; 17.013     ;
; -16.044 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.035     ; 16.996     ;
; -16.043 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.035     ; 16.995     ;
; -16.042 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[26][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.028     ; 17.001     ;
; -16.042 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[22][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.028     ; 17.001     ;
; -16.032 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[12][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.018     ; 17.001     ;
; -16.031 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[14][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.018     ; 17.000     ;
; -16.018 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[11][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.037     ; 16.968     ;
; -16.018 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[8][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.037     ; 16.968     ;
; -16.015 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[29][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.026     ; 16.976     ;
; -16.001 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[22][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.021     ; 16.967     ;
; -15.999 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[30][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.021     ; 16.965     ;
; -15.988 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[17][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.038     ; 16.937     ;
; -15.986 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][23] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.038     ; 16.935     ;
; -15.968 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[28][28] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.036     ; 16.919     ;
; -15.967 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][11]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.028     ; 16.926     ;
; -15.964 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[20][28] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.036     ; 16.915     ;
; -15.961 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[5][20]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.029     ; 16.919     ;
; -15.956 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[6][20]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.028     ; 16.915     ;
; -15.949 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[31][20] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.017     ; 16.919     ;
; -15.949 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[27][20] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.017     ; 16.919     ;
; -15.944 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][5]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.038     ; 16.893     ;
; -15.935 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[4][11]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.031     ; 16.891     ;
; -15.933 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[21][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.035     ; 16.885     ;
; -15.931 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.035     ; 16.883     ;
; -15.929 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[18][21] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.032     ; 16.884     ;
; -15.925 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[30][21] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.032     ; 16.880     ;
; -15.920 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.028     ; 16.879     ;
; -15.919 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[1][23]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.028     ; 16.878     ;
; -15.917 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[16][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.035     ; 16.869     ;
; -15.916 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[24][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.035     ; 16.868     ;
; -15.910 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[30][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.026     ; 16.871     ;
; -15.908 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[18][10] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.026     ; 16.869     ;
; -15.905 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[10][18] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.036     ; 16.856     ;
; -15.896 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[3][10]  ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.042     ; 16.841     ;
; -15.892 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[25][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.046     ; 16.833     ;
; -15.891 ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23] ; cpu:inst23|cpu_reg_file:gprs|registers.regs[29][16] ; CLK_PIN      ; CLK_PIN     ; 1.000        ; -0.046     ; 16.832     ;
+---------+------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.846 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.796      ;
; -0.839 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.789      ;
; -0.828 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.778      ;
; -0.824 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.774      ;
; -0.816 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.766      ;
; -0.816 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.766      ;
; -0.816 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.766      ;
; -0.816 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.766      ;
; -0.816 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.766      ;
; -0.816 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.766      ;
; -0.816 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.766      ;
; -0.816 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.766      ;
; -0.816 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.766      ;
; -0.809 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.759      ;
; -0.809 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.759      ;
; -0.798 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.748      ;
; -0.798 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.748      ;
; -0.798 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.748      ;
; -0.798 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.748      ;
; -0.798 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.748      ;
; -0.798 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.748      ;
; -0.798 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.748      ;
; -0.798 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.748      ;
; -0.798 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.748      ;
; -0.794 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.744      ;
; -0.794 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.744      ;
; -0.794 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.744      ;
; -0.794 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.744      ;
; -0.794 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.744      ;
; -0.794 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.744      ;
; -0.794 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.744      ;
; -0.794 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.744      ;
; -0.794 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.744      ;
; -0.783 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.733      ;
; -0.760 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.710      ;
; -0.753 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.703      ;
; -0.753 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.703      ;
; -0.753 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.703      ;
; -0.753 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.703      ;
; -0.753 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.703      ;
; -0.753 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.703      ;
; -0.753 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.703      ;
; -0.753 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.703      ;
; -0.753 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.703      ;
; -0.730 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.680      ;
; -0.730 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.680      ;
; -0.730 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.680      ;
; -0.730 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.680      ;
; -0.730 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.680      ;
; -0.730 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.680      ;
; -0.730 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.680      ;
; -0.730 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.680      ;
; -0.730 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.680      ;
; -0.692 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.642      ;
; -0.662 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.612      ;
; -0.662 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.612      ;
; -0.662 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.612      ;
; -0.662 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.612      ;
; -0.662 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.612      ;
; -0.662 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.612      ;
; -0.662 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.612      ;
; -0.662 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.612      ;
; -0.662 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.612      ;
; -0.621 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.571      ;
; -0.591 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.541      ;
; -0.591 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.541      ;
; -0.591 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.541      ;
; -0.591 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.541      ;
; -0.591 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.541      ;
; -0.591 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.541      ;
; -0.591 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.541      ;
; -0.591 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.541      ;
; -0.591 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.541      ;
; -0.438 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.388      ;
; -0.408 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.358      ;
; -0.408 ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.358      ;
; -0.398 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.036     ; 1.349      ;
; -0.251 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.036     ; 1.202      ;
; -0.250 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.036     ; 1.201      ;
; -0.214 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.036     ; 1.165      ;
; -0.103 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.036     ; 1.054      ;
; -0.076 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.036     ; 1.027      ;
; -0.067 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.036     ; 1.018      ;
; -0.049 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.036     ; 1.000      ;
; -0.030 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 0.980      ;
; -0.019 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.036     ; 0.970      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.539 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; -0.037     ; 0.411      ;
; 0.591 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; -0.037     ; 0.359      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                                                                         ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.579 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; -0.036     ; 0.372      ;
; 0.592 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; -0.036     ; 0.359      ;
; 1.494 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.500        ; 1.252      ; 0.350      ;
; 1.985 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; 1.252      ; 0.359      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                                                                         ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.216 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 1.314      ; 0.307      ;
; -0.709 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; -0.500       ; 1.314      ; 0.314      ;
; 0.194  ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.036      ; 0.314      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_PIN'                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                            ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -1.100 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 1.188      ; 0.307      ;
; -0.593 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; -0.500       ; 1.188      ; 0.314      ;
; 0.171  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.226      ; 0.501      ;
; 0.178  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.226      ; 0.508      ;
; 0.186  ; sev_seg_bus_interface:inst7|ctrl_en                                     ; sev_seg_bus_interface:inst7|ctrl_en                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; buzzer_bus_interface:inst11|ctrl_buzz                                   ; buzzer_bus_interface:inst11|ctrl_buzz                                                              ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; buzzer_bus_interface:inst11|ctrl_en                                     ; buzzer_bus_interface:inst11|ctrl_en                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; leds_bus_interface:inst14|ctrl_en                                       ; leds_bus_interface:inst14|ctrl_en                                                                  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; cpu:inst23|cpu_memory_access:memory_access_unit|is_wr                   ; cpu:inst23|cpu_memory_access:memory_access_unit|is_wr                                              ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE        ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE                                   ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; cpu:inst23|cpu_memory_access:memory_access_unit|bus_req                 ; cpu:inst23|cpu_memory_access:memory_access_unit|bus_req                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; cpu:inst23|ma_wr_req                                                    ; cpu:inst23|ma_wr_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                                                          ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; cpu:inst23|ma_rd_req                                                    ; cpu:inst23|ma_rd_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                           ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                                                      ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; cpu:inst23|state.STATE_RD_INST_WAIT                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.314      ;
; 0.199  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.320      ;
; 0.200  ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; cpu:inst23|state.STATE_EXEC_INST                                                                   ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.320      ;
; 0.205  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[28]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[28]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.326      ;
; 0.207  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[24]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[24]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.328      ;
; 0.208  ; cpu:inst23|state.STATE_NEXT_INST                                        ; cpu:inst23|state.STATE_RD_INST_REQ                                                                 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.328      ;
; 0.210  ; cpu:inst23|ma_wr_req                                                    ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.330      ;
; 0.210  ; cpu:inst23|state.STATE_RD_INST_REQ                                      ; cpu:inst23|state.STATE_RD_INST_WAIT                                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.330      ;
; 0.219  ; cpu:inst23|state.STATE_EXEC_INST                                        ; cpu:inst23|state.STATE_CHECK_INTR                                                                  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.339      ;
; 0.226  ; cpu:inst23|state.STATE_EXEC_INST                                        ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                                                          ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.346      ;
; 0.263  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[3]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[3]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.384      ;
; 0.265  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[26]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[26]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.386      ;
; 0.266  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[4]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[4]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.387      ;
; 0.266  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[5]              ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[5]                                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.387      ;
; 0.267  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[9]                  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[9]                                         ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.388      ;
; 0.267  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[24]             ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[24]                                                           ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.387      ;
; 0.267  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[30]             ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[30]                                                           ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.387      ;
; 0.274  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[25]                 ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[25]                                        ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.395      ;
; 0.274  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[31]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.395      ;
; 0.274  ; cpu:inst23|state.STATE_CHECK_INTR                                       ; cpu:inst23|state.STATE_NEXT_INST                                                                   ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.394      ;
; 0.277  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[0]              ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[0]                                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.398      ;
; 0.279  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[3]                  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[3]                                         ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.399      ;
; 0.280  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[29]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][29]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.038      ; 0.402      ;
; 0.282  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[8]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.226      ; 0.612      ;
; 0.304  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[13]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[13]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[11]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[11]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.427      ;
; 0.308  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[25]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[25]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.429      ;
; 0.309  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.430      ;
; 0.309  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[1]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.430      ;
; 0.311  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[22]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[22]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.432      ;
; 0.313  ; cpu:inst23|state.STATE_NEXT_INST                                        ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                                                      ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.433      ;
; 0.314  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[29]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[29]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.435      ;
; 0.318  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[4]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.439      ;
; 0.320  ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; cpu:inst23|state.STATE_CHECK_INTR                                                                  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.440      ;
; 0.325  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[19]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[19]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.446      ;
; 0.327  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[27]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[27]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.448      ;
; 0.328  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[21]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[21]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.449      ;
; 0.328  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[2]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[2]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.449      ;
; 0.338  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[17]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][17]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.458      ;
; 0.338  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[18]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][18]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.458      ;
; 0.338  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[31]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][31]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.458      ;
; 0.338  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[22]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][22]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.458      ;
; 0.338  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[21]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][21]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.458      ;
; 0.338  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[20]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][20]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.458      ;
; 0.340  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[2]                  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[2]                                         ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.460      ;
; 0.340  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[20]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[20]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.461      ;
; 0.340  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a1~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.225      ; 0.669      ;
; 0.342  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[23]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[23]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.463      ;
; 0.343  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a6~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.226      ; 0.673      ;
; 0.344  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[1]              ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[1]                                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.038      ; 0.466      ;
; 0.345  ; cpu:inst23|state.STATE_NEXT_INST                                        ; cpu:inst23|ma_rd_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.465      ;
; 0.347  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a4~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.227      ; 0.678      ;
; 0.349  ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.469      ;
; 0.350  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a16~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.226      ; 0.680      ;
; 0.351  ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                             ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                                                        ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.472      ;
; 0.352  ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[18]                 ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[18]                                        ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.035      ; 0.471      ;
; 0.354  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[7]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a0~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.229      ; 0.687      ;
; 0.360  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[2]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.481      ;
; 0.364  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a19~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.231      ; 0.699      ;
; 0.365  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[10]                 ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a3~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.227      ; 0.696      ;
; 0.368  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[18]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[18]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.033      ; 0.485      ;
; 0.381  ; cpu:inst23|state.STATE_EXEC_INST                                        ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                                                      ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.501      ;
; 0.386  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[28]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][28]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.038      ; 0.508      ;
; 0.394  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[9]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a17~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.217      ; 0.715      ;
; 0.399  ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[19]             ; cpu:inst23|cpu_reg_file:gprs|registers.regs[15][19]                                                ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.519      ;
; 0.423  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[6]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[6]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.034      ; 0.541      ;
; 0.429  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[0]  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.550      ;
; 0.430  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[16]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[16]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.033      ; 0.547      ;
; 0.430  ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; cpu:inst23|ma_rd_req                                                                               ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.036      ; 0.550      ;
; 0.432  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[9]                            ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[9]                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.033      ; 0.549      ;
; 0.434  ; clocks:inst13|frequency_divider:mhz_generator|counter:counter|value[3]  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                             ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.555      ;
; 0.438  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[17]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[17]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.035      ; 0.557      ;
; 0.446  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[8]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a4~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.227      ; 0.777      ;
; 0.450  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[8]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a1~porta_address_reg0  ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.225      ; 0.779      ;
; 0.451  ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[12]                           ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[12]                                            ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.037      ; 0.572      ;
; 0.451  ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[8]                  ; rom:inst18|altsyncram:memory_rtl_0|altsyncram_rg61:auto_generated|ram_block1a19~porta_address_reg0 ; CLK_PIN                                                ; CLK_PIN     ; 0.000        ; 0.231      ; 0.786      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.989 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 1.087      ; 0.307      ;
; -0.482 ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; -0.500       ; 1.087      ; 0.314      ;
; 0.187  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.200  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.320      ;
; 0.201  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.321      ;
; 0.202  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.322      ;
; 0.203  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.323      ;
; 0.293  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.414      ;
; 0.295  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.416      ;
; 0.304  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.306  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.428      ;
; 0.351  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.471      ;
; 0.358  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.479      ;
; 0.360  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.481      ;
; 0.360  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.481      ;
; 0.361  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.482      ;
; 0.362  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.483      ;
; 0.362  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.483      ;
; 0.442  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.563      ;
; 0.451  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.572      ;
; 0.454  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.575      ;
; 0.461  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.581      ;
; 0.463  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.583      ;
; 0.465  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.586      ;
; 0.468  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.588      ;
; 0.505  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.626      ;
; 0.507  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.628      ;
; 0.508  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.629      ;
; 0.509  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.630      ;
; 0.509  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.630      ;
; 0.517  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.638      ;
; 0.519  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.640      ;
; 0.520  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.641      ;
; 0.520  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.641      ;
; 0.520  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.641      ;
; 0.522  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.643      ;
; 0.523  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.644      ;
; 0.523  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.644      ;
; 0.530  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.650      ;
; 0.533  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.653      ;
; 0.567  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.687      ;
; 0.569  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.689      ;
; 0.570  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.690      ;
; 0.570  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.691      ;
; 0.571  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.691      ;
; 0.571  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.692      ;
; 0.572  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.693      ;
; 0.573  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.694      ;
; 0.574  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.694      ;
; 0.574  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.695      ;
; 0.575  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.696      ;
; 0.583  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.704      ;
; 0.586  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.707      ;
; 0.586  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.707      ;
; 0.589  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.710      ;
; 0.589  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.710      ;
; 0.636  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.757      ;
; 0.637  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.758      ;
; 0.639  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.760      ;
; 0.640  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.761      ;
; 0.649  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.770      ;
; 0.652  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.773      ;
; 0.652  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.773      ;
; 0.654  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.774      ;
; 0.655  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.776      ;
; 0.713  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.833      ;
; 0.713  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.035      ; 0.832      ;
; 0.719  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.839      ;
; 0.728  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.848      ;
; 0.756  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 0.876      ;
; 0.833  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 0.954      ;
; 0.892  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.013      ;
; 0.892  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.013      ;
; 0.892  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.013      ;
; 0.892  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.013      ;
; 0.892  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.013      ;
; 0.892  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.013      ;
; 0.892  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.013      ;
; 0.892  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[8]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.013      ;
; 0.914  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 1.034      ;
; 0.926  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.047      ;
; 0.984  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.105      ;
; 0.985  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.106      ;
; 0.985  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.106      ;
; 0.985  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[1]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.106      ;
; 0.985  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[4]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[3]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.106      ;
; 1.022  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.036      ; 1.142      ;
; 1.025  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[5]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.146      ;
; 1.025  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[7]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.146      ;
; 1.035  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:khz_generator|slow_clk                              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.156      ;
; 1.043  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.164      ;
; 1.043  ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[6]              ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]              ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.037      ; 1.164      ;
+--------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.037      ; 0.314      ;
; 0.224 ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.037      ; 0.345      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.830 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.780      ;
; -0.830 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.780      ;
; -0.830 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.780      ;
; -0.830 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.780      ;
; -0.830 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.780      ;
; -0.556 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.506      ;
; -0.556 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.506      ;
; -0.556 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.506      ;
; -0.556 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.506      ;
; -0.556 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 1.000        ; -0.037     ; 1.506      ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_PIN'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                 ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[0]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.060      ; 1.590      ;
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[15]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.060      ; 1.590      ;
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.052      ; 1.582      ;
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst21|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.064      ; 1.594      ;
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst22|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.064      ; 1.594      ;
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.055      ; 1.585      ;
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[3]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.055      ; 1.585      ;
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.055      ; 1.585      ;
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[1]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.055      ; 1.585      ;
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.052      ; 1.582      ;
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_buzz                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.052      ; 1.582      ;
; -0.553 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.052      ; 1.582      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[3]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.062      ; 1.591      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[4]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.062      ; 1.591      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[19]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.064      ; 1.593      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[13]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.065      ; 1.594      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[25]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.065      ; 1.594      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[28]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.062      ; 1.591      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[29]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.062      ; 1.591      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[21]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.065      ; 1.594      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[20]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.064      ; 1.593      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[22]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.065      ; 1.594      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[23]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.062      ; 1.591      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[11]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.065      ; 1.594      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[17]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.064      ; 1.593      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.060      ; 1.589      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.064      ; 1.593      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[1]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.052      ; 1.581      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.049      ; 1.578      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.049      ; 1.578      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.049      ; 1.578      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_CHECK_INTR                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.060      ; 1.589      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_NEXT_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.060      ; 1.589      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_REQ                                      ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.060      ; 1.589      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.060      ; 1.589      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.060      ; 1.589      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.060      ; 1.589      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.060      ; 1.589      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.055      ; 1.584      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.585      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[2]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.051      ; 1.580      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.051      ; 1.580      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.051      ; 1.580      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[0]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.051      ; 1.580      ;
; -0.552 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.055      ; 1.584      ;
; -0.546 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led3                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.579      ;
; -0.546 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.579      ;
; -0.546 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.579      ;
; -0.546 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led2                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.579      ;
; -0.546 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led1                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.579      ;
; -0.546 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.579      ;
; -0.546 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.579      ;
; -0.546 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_en                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.579      ;
; -0.546 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led0                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.579      ;
; -0.546 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.579      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[7]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.588      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[26]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.588      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[27]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.588      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[24]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.588      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[5]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.588      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[2]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.588      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; bus_arbitrator:inst16|state.STATE_CPU                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.050      ; 1.572      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.052      ; 1.574      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.578      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.578      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.578      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.053      ; 1.575      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.578      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.057      ; 1.579      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.053      ; 1.575      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.053      ; 1.575      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.053      ; 1.575      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.578      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.578      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.056      ; 1.578      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.052      ; 1.574      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.054      ; 1.576      ;
; -0.545 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.054      ; 1.576      ;
; -0.544 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[8]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.587      ;
; -0.544 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[12]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.587      ;
; -0.544 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[6]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.587      ;
; -0.544 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[9]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.587      ;
; -0.544 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[10]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.587      ;
; -0.544 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[18]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.587      ;
; -0.544 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[16]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.587      ;
; -0.544 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[14]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.066      ; 1.587      ;
; -0.544 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|data_written                                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.051      ; 1.572      ;
; -0.544 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 1.000        ; 0.051      ; 1.572      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                           ; Launch Clock                                           ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.496 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; 0.094      ; 1.577      ;
; -0.496 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 1.000        ; 0.094      ; 1.577      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.423 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; 0.166      ; 1.576      ;
; -0.423 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 1.000        ; 0.166      ; 1.576      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clocks:inst13|frequency_divider:khz_generator|slow_clk'                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.045 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.281      ; 1.430      ;
; 1.045 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk ; 0.000        ; 0.281      ; 1.430      ;
+-------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk'                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                           ; Launch Clock                                           ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.122 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.208      ; 1.434      ;
; 1.122 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 0.000        ; 0.208      ; 1.434      ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_PIN'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                 ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[8]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.443      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[12]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.443      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[6]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.443      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[9]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.443      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[10]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.443      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[18]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.443      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[16]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.443      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[14]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.443      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.150      ; 1.429      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led3                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.151      ; 1.430      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led2                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.151      ; 1.430      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.151      ; 1.430      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[1]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.151      ; 1.430      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led1                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_en                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|ctrl_led0                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.153      ; 1.432      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.433      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.153      ; 1.432      ;
; 1.165 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[5]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.150      ; 1.429      ;
; 1.166 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[7]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.444      ;
; 1.166 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[26]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.444      ;
; 1.166 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[27]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.444      ;
; 1.166 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[24]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.444      ;
; 1.166 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[5]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.444      ;
; 1.166 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[2]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.164      ; 1.444      ;
; 1.166 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; bus_arbitrator:inst16|state.STATE_CPU                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.148      ; 1.428      ;
; 1.166 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; leds_bus_interface:inst14|data_written                                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.148      ; 1.428      ;
; 1.166 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.148      ; 1.428      ;
; 1.166 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.152      ; 1.432      ;
; 1.166 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_2[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.152      ; 1.432      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[3]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.160      ; 1.445      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[4]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.160      ; 1.445      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[19]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.162      ; 1.447      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[13]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.163      ; 1.448      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[25]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.163      ; 1.448      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[28]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.160      ; 1.445      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[29]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.160      ; 1.445      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[21]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.163      ; 1.448      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[20]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.162      ; 1.447      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[22]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.163      ; 1.448      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[23]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.160      ; 1.445      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[11]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.163      ; 1.448      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[17]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.162      ; 1.447      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.162      ; 1.447      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[1]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.150      ; 1.435      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_1[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.153      ; 1.438      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.154      ; 1.439      ;
; 1.171 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_3[6]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.153      ; 1.438      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[0]                            ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.158      ; 1.444      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[15]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.158      ; 1.444      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[30]                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.157      ; 1.443      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|data_written                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.150      ; 1.436      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst21|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.162      ; 1.448      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; memory_bus_interface:inst22|transfer_completed                          ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.162      ; 1.448      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_BUS ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.146      ; 1.432      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_ACK ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.146      ; 1.432      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.146      ; 1.432      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_CHECK_INTR                                       ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.157      ; 1.443      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_NEXT_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.157      ; 1.443      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_REQ                                      ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.157      ; 1.443      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_RD_INST_WAIT                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.157      ; 1.443      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.157      ; 1.443      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                               ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.157      ; 1.443      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.157      ; 1.443      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[4]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.153      ; 1.439      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[3]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.153      ; 1.439      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[3]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.153      ; 1.439      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[2]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.149      ; 1.435      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[2]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.149      ; 1.435      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[1]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.153      ; 1.439      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_digit_0[0]                             ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.149      ; 1.435      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.150      ; 1.436      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; sev_seg_bus_interface:inst7|ctrl_dots[0]                                ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.149      ; 1.435      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_buzz                                   ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.150      ; 1.436      ;
; 1.172 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input ; buzzer_bus_interface:inst11|ctrl_en                                     ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN     ; 0.000        ; 0.150      ; 1.436      ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clocks:inst13|frequency_divider:mhz_generator|slow_clk'                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                             ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 1.262 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.035      ; 1.381      ;
; 1.262 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.035      ; 1.381      ;
; 1.262 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.035      ; 1.381      ;
; 1.262 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.035      ; 1.381      ;
; 1.262 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value  ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.035      ; 1.381      ;
; 1.452 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.035      ; 1.571      ;
; 1.452 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.035      ; 1.571      ;
; 1.452 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.035      ; 1.571      ;
; 1.452 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.035      ; 1.571      ;
; 1.452 ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1] ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; 0.000        ; 0.035      ; 1.571      ;
+-------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                    ;
+---------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                                                                 ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                      ; -38.264    ; -2.733 ; -2.992   ; 1.045   ; -3.201              ;
;  CLK_PIN                                                                              ; -38.264    ; -2.354 ; -2.344   ; 1.165   ; -3.201              ;
;  clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 0.026      ; -2.733 ; -1.968   ; 1.045   ; -1.487              ;
;  clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -3.328     ; -2.141 ; -2.992   ; 1.262   ; -1.487              ;
;  sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; -0.061     ; 0.186  ; -2.201   ; 1.122   ; -1.487              ;
; Design-wide TNS                                                                       ; -36740.636 ; -7.228 ; -229.008 ; 0.0     ; -1945.884           ;
;  CLK_PIN                                                                              ; -36698.028 ; -2.354 ; -205.710 ; 0.000   ; -1913.170           ;
;  clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 0.000      ; -2.733 ; -3.936   ; 0.000   ; -2.974              ;
;  clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; -42.547    ; -2.141 ; -14.960  ; 0.000   ; -26.766             ;
;  sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; -0.061     ; 0.000  ; -4.402   ; 0.000   ; -2.974              ;
+---------------------------------------------------------------------------------------+------------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BUZZ_PIN            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX_PIN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE_PIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK_PIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_PIN        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_PIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_PIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_PIN        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCL_PIN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS_PIN          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW_PIN          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_E_PIN           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_PINS[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_PINS[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_PINS[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_PINS[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_PINS[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_PINS[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_PINS[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA_PINS[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_PINS[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_PINS[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_PINS[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_PINS[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR_PINS[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BANK_PINS[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BANK_PINS[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_MASK_PINS[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_MASK_PINS[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEG_PINS[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEG_PINS[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEG_PINS[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEG_PINS[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEG_PINS[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEG_PINS[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEG_PINS[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEG_PINS[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEL_PINS[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEL_PINS[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEL_PINS[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEVSEG_SEL_PINS[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DATA_PINS[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDA_PIN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BTN_PINS[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BTN_PINS[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BTN_PINS[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BTN_PINS[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RX_PIN             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DATA_PIN            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK_PIN             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR_PIN                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DATA_PINS[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDA_PIN             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK_PIN                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BTN_PINS[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BUZZ_PIN            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX_PIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_PIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_PIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCL_PIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS_PIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW_PIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LCD_E_PIN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_PINS[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_PINS[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_PINS[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LED_PINS[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_PINS[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_PINS[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED_PINS[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_ADDR_PINS[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_ADDR_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_ADDR_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BANK_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BANK_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_MASK_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_MASK_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEL_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEL_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEL_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEL_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DATA_PINS[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DATA_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DATA_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDA_PIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BUZZ_PIN            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX_PIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_PIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_PIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCL_PIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS_PIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW_PIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_E_PIN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LED_PINS[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_PINS[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_PINS[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED_PINS[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BANK_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BANK_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_MASK_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_MASK_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEL_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEL_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SEVSEG_SEL_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEL_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDA_PIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BUZZ_PIN            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX_PIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_PIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_PIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_PIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCL_PIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS_PIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RW_PIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_E_PIN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_PINS[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LCD_DATA_PINS[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA_PINS[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA_PINS[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_PINS[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_PINS[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_PINS[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED_PINS[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_ADDR_PINS[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_ADDR_PINS[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_ADDR_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_ADDR_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BANK_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BANK_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_MASK_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_MASK_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEG_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEL_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEL_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SEVSEG_SEL_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SEVSEG_SEL_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DATA_PINS[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DATA_PINS[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DATA_PINS[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DATA_PINS[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; I2C_SDA_PIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_PIN                                                                              ; CLK_PIN                                                                              ; 25539901 ; 0        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; CLK_PIN                                                                              ; 104      ; 1        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 2        ; 0        ; 0        ; 0        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 1        ; 1        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; 1        ; 1        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; 621      ; 0        ; 0        ; 0        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_PIN                                                                              ; CLK_PIN                                                                              ; 25539901 ; 0        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; CLK_PIN                                                                              ; 104      ; 1        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 2        ; 0        ; 0        ; 0        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 1        ; 1        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; 1        ; 1        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; 621      ; 0        ; 0        ; 0        ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 3        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+--------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN                                                                              ; 88       ; 0        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 2        ; 0        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; 10       ; 0        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 2        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+--------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; CLK_PIN                                                                              ; 88       ; 0        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; 2        ; 0        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; 10       ; 0        ; 0        ; 0        ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; 2        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 79    ; 79   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------------+
; Target                                                                               ; Clock                                                                                ; Type ; Status      ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------------+
; CLK_PIN                                                                              ; CLK_PIN                                                                              ; Base ; Constrained ;
; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; clocks:inst13|frequency_divider:khz_generator|slow_clk                               ; Base ; Constrained ;
; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                               ; Base ; Constrained ;
; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk ; Base ; Constrained ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; BTN_PINS[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_PIN     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; BUZZ_PIN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PINS[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PINS[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PINS[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PINS[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK_PIN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEL_PINS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEL_PINS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEL_PINS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEL_PINS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; BTN_PINS[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLK_PIN     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; BUZZ_PIN           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PINS[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PINS[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PINS[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PINS[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK_PIN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEG_PINS[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEL_PINS[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEL_PINS[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEL_PINS[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SEVSEG_SEL_PINS[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Jul 12 09:35:32 2023
Info: Command: quartus_sta Niski -c Niski
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Niski.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_PIN CLK_PIN
    Info (332105): create_clock -period 1.000 -name clocks:inst13|frequency_divider:mhz_generator|slow_clk clocks:inst13|frequency_divider:mhz_generator|slow_clk
    Info (332105): create_clock -period 1.000 -name sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk
    Info (332105): create_clock -period 1.000 -name clocks:inst13|frequency_divider:khz_generator|slow_clk clocks:inst13|frequency_divider:khz_generator|slow_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -38.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -38.264          -36698.028 CLK_PIN 
    Info (332119):    -3.328             -42.547 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):    -0.061              -0.061 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
    Info (332119):     0.026               0.000 clocks:inst13|frequency_divider:khz_generator|slow_clk 
Info (332146): Worst-case hold slack is -2.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.733              -2.733 clocks:inst13|frequency_divider:khz_generator|slow_clk 
    Info (332119):    -2.354              -2.354 CLK_PIN 
    Info (332119):    -2.141              -2.141 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):     0.454               0.000 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
Info (332146): Worst-case recovery slack is -2.992
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.992             -14.960 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):    -2.344            -205.710 CLK_PIN 
    Info (332119):    -2.201              -4.402 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
    Info (332119):    -1.968              -3.936 clocks:inst13|frequency_divider:khz_generator|slow_clk 
Info (332146): Worst-case removal slack is 2.319
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.319               0.000 clocks:inst13|frequency_divider:khz_generator|slow_clk 
    Info (332119):     2.564               0.000 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
    Info (332119):     2.703               0.000 CLK_PIN 
    Info (332119):     2.821               0.000 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1913.170 CLK_PIN 
    Info (332119):    -1.487             -26.766 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):    -1.487              -2.974 clocks:inst13|frequency_divider:khz_generator|slow_clk 
    Info (332119):    -1.487              -2.974 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -36.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -36.181          -34794.168 CLK_PIN 
    Info (332119):    -3.013             -37.731 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):     0.042               0.000 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
    Info (332119):     0.116               0.000 clocks:inst13|frequency_divider:khz_generator|slow_clk 
Info (332146): Worst-case hold slack is -2.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.550              -2.550 clocks:inst13|frequency_divider:khz_generator|slow_clk 
    Info (332119):    -2.175              -2.175 CLK_PIN 
    Info (332119):    -1.954              -1.954 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):     0.401               0.000 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
Info (332146): Worst-case recovery slack is -2.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.631             -13.155 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):    -2.064            -181.112 CLK_PIN 
    Info (332119):    -1.942              -3.884 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
    Info (332119):    -1.694              -3.388 clocks:inst13|frequency_divider:khz_generator|slow_clk 
Info (332146): Worst-case removal slack is 2.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.021               0.000 clocks:inst13|frequency_divider:khz_generator|slow_clk 
    Info (332119):     2.278               0.000 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
    Info (332119):     2.397               0.000 CLK_PIN 
    Info (332119):     2.540               0.000 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1913.170 CLK_PIN 
    Info (332119):    -1.487             -26.766 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):    -1.487              -2.974 clocks:inst13|frequency_divider:khz_generator|slow_clk 
    Info (332119):    -1.487              -2.974 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -17.041
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.041          -16285.606 CLK_PIN 
    Info (332119):    -0.846              -9.052 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):     0.539               0.000 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
    Info (332119):     0.579               0.000 clocks:inst13|frequency_divider:khz_generator|slow_clk 
Info (332146): Worst-case hold slack is -1.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.216              -1.216 clocks:inst13|frequency_divider:khz_generator|slow_clk 
    Info (332119):    -1.100              -1.100 CLK_PIN 
    Info (332119):    -0.989              -0.989 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):     0.186               0.000 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
Info (332146): Worst-case recovery slack is -0.830
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.830              -4.150 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):    -0.553             -48.287 CLK_PIN 
    Info (332119):    -0.496              -0.992 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
    Info (332119):    -0.423              -0.846 clocks:inst13|frequency_divider:khz_generator|slow_clk 
Info (332146): Worst-case removal slack is 1.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.045               0.000 clocks:inst13|frequency_divider:khz_generator|slow_clk 
    Info (332119):     1.122               0.000 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
    Info (332119):     1.165               0.000 CLK_PIN 
    Info (332119):     1.262               0.000 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1336.626 CLK_PIN 
    Info (332119):    -1.000             -18.000 clocks:inst13|frequency_divider:mhz_generator|slow_clk 
    Info (332119):    -1.000              -2.000 clocks:inst13|frequency_divider:khz_generator|slow_clk 
    Info (332119):    -1.000              -2.000 sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Wed Jul 12 09:35:43 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:08


+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Wed Jul 12 09:35:50 2023 ;
; Revision Name                     ; Niski                               ;
; Top-level Entity Name             ; Niski                               ;
; Family                            ; Cyclone IV E                        ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 3                                   ;
; - Rule R101                       ; 1                                   ;
; - Rule D101                       ; 1                                   ;
; - Rule D103                       ; 1                                   ;
; Total Medium Violations           ; 5                                   ;
; - Rule A104                       ; 1                                   ;
; - Rule C104                       ; 3                                   ;
; - Rule R105                       ; 1                                   ;
; Total Information only Violations ; 160                                 ;
; - Rule T101                       ; 110                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                               ; Setting      ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Rule name                                                                                                             ; Name                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|value_changed            ;
;  Reset signal destination node(s) list                                                                                ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4] ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1           ;                                                                                     ;
;  Source node(s) from clock "clocks:inst13|frequency_divider:mhz_generator|slow_clk"                                   ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ;
;  Destination node(s) from clock "CLK_PIN"                                                                             ; cpu:inst23|cpu_memory_access:memory_access_unit|is_wr                               ;
;  Destination node(s) from clock "CLK_PIN"                                                                             ; cpu:inst23|ma_wr_req                                                                ;
;  Destination node(s) from clock "CLK_PIN"                                                                             ; cpu:inst23|cpu_memory_access:memory_access_unit|bus_req                             ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1 ;                                                                                     ;
;  Source node(s) from clock "clocks:inst13|frequency_divider:mhz_generator|slow_clk"                                   ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input          ;
;  Synchronizer node(s) from clock "CLK_PIN"                                                                            ; cpu:inst23|cpu_memory_access:memory_access_unit|bus_req                             ;
;  Synchronizer node(s) from clock "CLK_PIN"                                                                            ; bus_arbitrator:inst16|state.STATE_CPU                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                           ; Name                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Rule A104: Design should not contain ripple clock structures - Structure 1                                                          ;                                                                                                      ;
;  Structure 1                                                                                                                        ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                               ;
;  Structure 1                                                                                                                        ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1]                                    ;
;  Structure 1                                                                                                                        ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0]                                    ;
;  Structure 1                                                                                                                        ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ;
;  Structure 1                                                                                                                        ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ;
;  Structure 1                                                                                                                        ; clocks:inst13|frequency_divider:khz_generator|slow_clk                                               ;
; Rule C104: Clock signal source should drive only clock input ports                                                                  ; clocks:inst13|frequency_divider:mhz_generator|slow_clk                                               ;
;  Clock ports destination node(s) list                                                                                               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input                           ;
;  Clock ports destination node(s) list                                                                                               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[3]                  ;
;  Clock ports destination node(s) list                                                                                               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[2]                  ;
;  Clock ports destination node(s) list                                                                                               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[1]                  ;
;  Clock ports destination node(s) list                                                                                               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[0]                  ;
;  Clock ports destination node(s) list                                                                                               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|old_value                                 ;
;  Clock ports destination node(s) list                                                                                               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|curr_value                                ;
;  Clock ports destination node(s) list                                                                                               ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|counter:counter|value[4]                  ;
;  Clock ports destination node(s) list                                                                                               ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[2]                               ;
;  Clock ports destination node(s) list                                                                                               ; clocks:inst13|frequency_divider:khz_generator|counter:counter|value[0]                               ;
;  Non-clock ports destination node(s) list                                                                                           ; clocks:inst13|frequency_divider:mhz_generator|slow_clk~0                                             ;
; Rule C104: Clock signal source should drive only clock input ports                                                                  ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ;
;  Clock ports destination node(s) list                                                                                               ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1]                                    ;
;  Clock ports destination node(s) list                                                                                               ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0]                                    ;
;  Non-clock ports destination node(s) list                                                                                           ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk~0               ;
; Rule C104: Clock signal source should drive only clock input ports                                                                  ; clocks:inst13|frequency_divider:khz_generator|slow_clk                                               ;
;  Clock ports destination node(s) list                                                                                               ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk                 ;
;  Clock ports destination node(s) list                                                                                               ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ;
;  Non-clock ports destination node(s) list                                                                                           ; clocks:inst13|frequency_divider:khz_generator|slow_clk~0                                             ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized           ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input                           ;
;  Reset signal destination node(s) from clock "CLK_PIN"                                                                              ; sev_seg_bus_interface:inst7|ctrl_digit_2[6]                                                          ;
;  Reset signal destination node(s) from clock "CLK_PIN"                                                                              ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_WAITING_REQ                              ;
;  Reset signal destination node(s) from clock "CLK_PIN"                                                                              ; cpu:inst23|state.STATE_EXEC_INST_MEM_WAIT                                                            ;
;  Reset signal destination node(s) from clock "CLK_PIN"                                                                              ; cpu:inst23|state.STATE_EXEC_INST                                                                     ;
;  Reset signal destination node(s) from clock "CLK_PIN"                                                                              ; cpu:inst23|state.STATE_RD_INST_WAIT                                                                  ;
;  Reset signal destination node(s) from clock "CLK_PIN"                                                                              ; cpu:inst23|state.STATE_RD_INST_REQ                                                                   ;
;  Reset signal destination node(s) from clock "CLK_PIN"                                                                              ; cpu:inst23|state.STATE_NEXT_INST                                                                     ;
;  Reset signal destination node(s) from clock "CLK_PIN"                                                                              ; cpu:inst23|state.STATE_CHECK_INTR                                                                    ;
;  Reset signal destination node(s) from clock "CLK_PIN"                                                                              ; cpu:inst23|cpu_memory_access:memory_access_unit|state.STATE_DONE                                     ;
;  Reset signal destination node(s) from clock "CLK_PIN"                                                                              ; bus_arbitrator:inst16|state.STATE_CPU                                                                ;
;  Reset signal destination node(s) from clock "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk" ; sev_seg_displays_controller:inst10|counter:digit_counter|value[1]                                    ;
;  Reset signal destination node(s) from clock "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk" ; sev_seg_displays_controller:inst10|counter:digit_counter|value[0]                                    ;
;  Reset signal destination node(s) from clock "clocks:inst13|frequency_divider:khz_generator|slow_clk"                               ; sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|counter:counter|value[0] ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                     ;
+------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                               ; Fan-Out ;
+------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; CLK_PIN~inputclkctrl                                                               ; 1238    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|state.STATE_EXEC_INST                                                   ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|Selector3~0                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|state.STATE_RD_INST_REQ                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; bus_arbitrator:inst16|state.STATE_CPU                                              ; 107     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_memory_access:memory_access_unit|data_in[6]~1                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_memory_access:memory_access_unit|mdr[6]~0                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[21]                                           ; 198     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~10                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[24]                                           ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~28                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|WideOr1~0                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23]                                           ; 199     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[23]~130                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|always1~3                                        ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[20]                                           ; 198     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~33                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~21                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[9]                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[9]~267                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[12]                                           ; 90      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~22                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[11]~252                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|alu_operand_b[3]~40                                                     ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|Decoder0~5                                       ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~31                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[8]                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~17                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22]                                           ; 198     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~13                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[22]~141                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~34                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[14]~227                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[3]                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[13]                                           ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~17                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[10]~260                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|Decoder0~4                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[1]                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~32                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[2]                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~19                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[0]~12                                                        ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_pc_reg:pc_reg_unit|curr_pc[31]~9                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input~clkctrl ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|alu_operand_b[4]~46                                                     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[30]~46                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~4                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[15]~215                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~14                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[18]                                           ; 197     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~20                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[18]~185                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[31]~330                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|alu_operand_b[0]~9                                                      ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~1                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~3                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~2                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~15                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~16                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~8                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~7                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~6                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~9                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~13                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~10                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~11                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~12                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~16                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~27                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~24                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~25                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~26                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~29                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|Decoder0~30                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~13                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[19]~174                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[16]                                           ; 196     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[16]~206                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[17]                                           ; 196     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[17]~196                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~2                                        ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[6]                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|mod[5]~1                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|alu_operand_b[1]~42                                                     ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[15]                                           ; 196     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~14                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~17                                       ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_reg_file:gprs|WideOr0                                               ; 115     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|alu_operand_b[2]~44                                                     ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[4]                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_alu:alu_unit|Equal0~1                                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[27]~83                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[25]~107                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[20]~163                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[13]~235                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[24]~119                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[21]~152                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[29]                                                          ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[26]~95                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[28]                                                          ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[12]~244                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[5]                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[8]~274                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|gpr_dst_in[7]                                                           ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[31]~0                          ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[0]                             ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; addr_bus[1]~0                                                                      ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; addr_bus[0]~10                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sev_seg_bus_interface:inst7|Equal3~2                                               ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; CLK_PIN~inputclkctrl                                                               ; 1238    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23]                                           ; 199     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[21]                                           ; 198     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[20]                                           ; 198     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22]                                           ; 198     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[18]                                           ; 197     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[17]                                           ; 196     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[16]                                           ; 196     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[15]                                           ; 196     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|WideOr0                                               ; 115     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; bus_arbitrator:inst16|state.STATE_CPU                                              ; 107     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input~clkctrl ; 92      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[12]                                           ; 90      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[13]                                           ; 81      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|alu_operand_b[2]~44                                                     ; 79      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|alu_operand_b[1]~42                                                     ; 76      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|alu_operand_b[0]~9                                                      ; 75      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; addr_bus[1]~0                                                                      ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|state.STATE_EXEC_INST                                                   ; 59      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[0]                             ; 57      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|alu_operand_b[3]~40                                                     ; 52      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~2                                        ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~17                                        ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~16                                        ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~17                                       ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~10                                        ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~13                                        ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~13                                       ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~14                                       ; 48      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|Decoder0~5                                       ; 42      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[24]                                           ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|always1~3                                        ; 40      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; addr_bus[0]~10                                                                     ; 40      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_alu:alu_unit|Equal0~1                                               ; 37      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|WideOr1~0                                             ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|Decoder0~4                                       ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_memory_access:memory_access_unit|mar[31]~0                          ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sev_seg_bus_interface:inst7|Equal3~2                                               ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|alu_operand_b[4]~46                                                     ; 33      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|state.STATE_RD_INST_REQ                                                 ; 33      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|Selector3~0                                                             ; 33      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|Decoder0~3                                            ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|Decoder0~32                                           ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|Decoder0~24                                           ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[9]                                            ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|Decoder0~27                                           ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|Decoder0~31                                           ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|Decoder0~1                                            ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|Decoder0~7                                            ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; cpu:inst23|cpu_reg_file:gprs|Decoder0~26                                           ; 32      ;
+------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Jul 12 09:35:45 2023
Info: Command: quartus_drc Niski -c Niski
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Niski.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 1 node(s) related to this rule.
    Critical Warning (308012): Node  "buttons_controller:inst4|debouncer:debouncers[4].debouncer|value_changed" File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 16
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input" File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 12
Critical Warning (308067): (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input" File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 12
Warning (308020): (Medium) Rule A104: Design should not contain ripple clock structures. Found 1 ripple clock structure(s) related to this rule.
    Warning (308010): Node  "clocks:inst13|frequency_divider:mhz_generator|slow_clk" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 25
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 3 nodes related to this rule.
    Warning (308010): Node  "clocks:inst13|frequency_divider:mhz_generator|slow_clk" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 25
    Warning (308010): Node  "sev_seg_displays_controller:inst10|frequency_divider:refresh_tick_generator|slow_clk" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 25
    Warning (308010): Node  "clocks:inst13|frequency_divider:khz_generator|slow_clk" File: C:/Programiranje/Projekti/Niski/Components/Clocks.v Line: 25
Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule.
    Warning (308010): Node  "buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input" File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 12
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 110 node(s) with highest fan-out.
    Info (308011): Node  "CLK_PIN~inputclkctrl"
    Info (308011): Node  "cpu:inst23|state.STATE_EXEC_INST" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 106
    Info (308011): Node  "cpu:inst23|Selector3~0" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 195
    Info (308011): Node  "cpu:inst23|state.STATE_RD_INST_REQ" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 106
    Info (308011): Node  "bus_arbitrator:inst16|state.STATE_CPU" File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 19
    Info (308011): Node  "cpu:inst23|cpu_memory_access:memory_access_unit|data_in[6]~1" File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 83
    Info (308011): Node  "cpu:inst23|cpu_memory_access:memory_access_unit|mdr[6]~0" File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 83
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[21]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~10" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 7
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[24]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|Decoder0~28" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 24
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|WideOr1~0" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 20
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|gpr_dst_in[23]~130" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 39
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|always1~3"
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[20]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|Decoder0~33" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 24
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|Decoder0~21" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 24
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[9]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|gpr_dst_in[9]~267" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 39
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[12]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|Decoder0~22" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 24
    Info (308011): Node  "cpu:inst23|gpr_dst_in[11]~252" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 39
    Info (308011): Node  "cpu:inst23|alu_operand_b[3]~40" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 41
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|Decoder0~5" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 45
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|Decoder0~31" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 24
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[8]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~17" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 7
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~13" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 7
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "CLK_PIN~inputclkctrl"
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[23]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[21]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[20]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[22]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[18]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[17]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[16]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[15]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|WideOr0" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 19
    Info (308011): Node  "bus_arbitrator:inst16|state.STATE_CPU" File: C:/Programiranje/Projekti/Niski/Bus/Arbitrator/Arbitrator.v Line: 19
    Info (308011): Node  "buttons_controller:inst4|debouncer:debouncers[4].debouncer|debounced_input~clkctrl" File: C:/Programiranje/Projekti/Niski/Components/Debouncer.v Line: 12
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[12]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|ir[13]" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 78
    Info (308011): Node  "cpu:inst23|alu_operand_b[2]~44" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 41
    Info (308011): Node  "cpu:inst23|alu_operand_b[1]~42" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 41
    Info (308011): Node  "cpu:inst23|alu_operand_b[0]~9" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 41
    Info (308011): Node  "addr_bus[1]~0"
    Info (308011): Node  "cpu:inst23|state.STATE_EXEC_INST" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 106
    Info (308011): Node  "cpu:inst23|cpu_memory_access:memory_access_unit|mar[0]" File: C:/Programiranje/Projekti/Niski/CPU/MemoryAccess.v Line: 83
    Info (308011): Node  "cpu:inst23|alu_operand_b[3]~40" File: C:/Programiranje/Projekti/Niski/CPU/CPU.v Line: 41
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~2" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 7
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~17" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 7
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~16" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 7
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~17" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 7
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~10" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 7
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|data_rd2[4]~13" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 7
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~13" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 7
    Info (308011): Node  "cpu:inst23|cpu_reg_file:gprs|data_rd1[20]~14" File: C:/Programiranje/Projekti/Niski/CPU/RegFile.v Line: 7
    Info (308011): Node  "cpu:inst23|cpu_ir_reg:ir_reg_unit|Decoder0~5" File: C:/Programiranje/Projekti/Niski/CPU/IR.v Line: 45
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 160 information messages and 8 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4668 megabytes
    Info: Processing ended: Wed Jul 12 09:35:50 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Jul 12 09:35:52 2023
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Niski -c Niski
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Jul 12 09:35:55 2023
Info: Command: quartus_eda -t c:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl Niski Niski --gen_script --called_from_qeda --qsf_sim_tool "QuestaSim (SystemVerilog)" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation --qsf_user_compiled_directory <None>
Info: Quartus(args): Niski Niski --gen_script --called_from_qeda --qsf_sim_tool {QuestaSim (SystemVerilog)} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation --qsf_user_compiled_directory <None>
Info: Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used
Warning: Warning: File Niski_run_msim_rtl_verilog.do already exists - backing up current file as Niski_run_msim_rtl_verilog.do.bak11
Info: Info: Generated QuestaSim script file C:/Programiranje/Projekti/Niski/simulation/Niski_run_msim_rtl_verilog.do File: C:/Programiranje/Projekti/Niski/simulation/Niski_run_msim_rtl_verilog.do Line: 0
Info: Info: tool command file generation was successful
Info (23030): Evaluation of Tcl script c:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4600 megabytes
    Info: Processing ended: Wed Jul 12 09:35:58 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02
Info (204019): Generated file Niski.svo in folder "C:/Programiranje/Projekti/Niski/simulation/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4668 megabytes
    Info: Processing ended: Wed Jul 12 09:36:00 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; QuestaSim (SystemVerilog) ;
; Generate functional simulation netlist                                                            ; On                        ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; On                        ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; On                        ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+------------------------------------------------------+
; Simulation Generated Files                           ;
+------------------------------------------------------+
; Generated Files                                      ;
+------------------------------------------------------+
; C:/Programiranje/Projekti/Niski/simulation/Niski.svo ;
+------------------------------------------------------+


