<dec f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1415' type='bool llvm::TargetInstrInfo::hasLowDefLatency(const llvm::TargetSchedModel &amp; SchedModel, const llvm::MachineInstr &amp; DefMI, unsigned int DefIdx) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1413'>/// Compute operand latency of a def of &apos;Reg&apos;. Return true
  /// if the target considered it &apos;low&apos;.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1139' u='c' c='_ZNK12_GLOBAL__N_115MachineLICMBase18IsCheapInstructionERN4llvm12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1105' ll='1115' type='bool llvm::TargetInstrInfo::hasLowDefLatency(const llvm::TargetSchedModel &amp; SchedModel, const llvm::MachineInstr &amp; DefMI, unsigned int DefIdx) const'/>
