
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015125    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001773    0.000887    0.000887 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021810    0.023071    0.055504    0.056390 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023088    0.001085    0.057475 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020651    0.023567    0.065508    0.122983 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023569    0.000533    0.123517 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002305    0.021831    0.162492    0.286008 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021831    0.000080    0.286089 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010254    0.060658    0.378476    0.664565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.060658    0.000846    0.665411 ^ fanout76/A (sg13g2_buf_8)
     7    0.044401    0.035613    0.091919    0.757330 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036374    0.003972    0.761302 ^ fanout75/A (sg13g2_buf_8)
     8    0.037654    0.031543    0.077888    0.839191 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.031648    0.001051    0.840242 ^ _226_/B (sg13g2_xor2_1)
     3    0.014159    0.140096    0.155381    0.995623 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.140107    0.001007    0.996630 ^ _240_/B (sg13g2_nand2_1)
     3    0.013269    0.097410    0.130050    1.126680 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.097422    0.001122    1.127802 v _266_/C (sg13g2_and3_1)
     1    0.003605    0.025194    0.114744    1.242546 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.025194    0.000142    1.242688 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004056    0.079805    0.082534    1.325222 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079805    0.000163    1.325384 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004859    0.056984    0.080325    1.405710 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.056985    0.000357    1.406067 v _273_/A (sg13g2_nor2_1)
     1    0.004549    0.060360    0.074796    1.480863 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.060360    0.000345    1.481208 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004796    0.060290    0.069838    1.551046 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.060290    0.000351    1.551397 v output15/A (sg13g2_buf_2)
     1    0.054329    0.092548    0.148070    1.699467 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.092908    0.004448    1.703914 v sine_out[1] (out)
                                              1.703914   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.703914   data arrival time
---------------------------------------------------------------------------------------------
                                              1.146086   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
