Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Nov 05 12:28:52 2018
| Host         : DESKTOP-NKKI2G0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MAC_control_sets_placed.rpt
| Design       : MAC
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           12 |
| No           | No                    | Yes                    |             229 |           64 |
| No           | Yes                   | No                     |              75 |           18 |
| Yes          | No                    | No                     |             203 |          115 |
| Yes          | No                    | Yes                    |              48 |           27 |
| Yes          | Yes                   | No                     |             152 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                      |                                              Enable Signal                                             |                                     Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+
|  nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/GrayCounter_pWr/Set_Status |                                                                                                        | nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/GrayCounter_pRd/Full_out_reg |                1 |              1 |
|  TX_TOP/data_FIFO_top/GrayCounter_pRd/Full_out_reg                                     |                                                                                                        | TX_TOP/data_FIFO_top/GrayCounter_pWr/Full_out_reg                                       |                1 |              1 |
|  TX_TOP/length_FIFO_top/GrayCounter_pRd/Full_out_reg                                   |                                                                                                        | TX_TOP/length_FIFO_top/GrayCounter_pWr/Full_out_reg                                     |                1 |              1 |
|  PCS_CLK_OBUF_BUFG                                                                     |                                                                                                        | nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/GrayCounter_pWr/PresetFull   |                1 |              1 |
|  PCS_CLK_OBUF_BUFG                                                                     |                                                                                                        | TX_TOP/data_FIFO_top/Empty_out_i_1__1_n_0                                               |                1 |              1 |
|  PCS_CLK_OBUF_BUFG                                                                     |                                                                                                        | TX_TOP/length_FIFO_top/GrayCounter_pWr/Empty_out_reg                                    |                1 |              1 |
|  RX_CLK_IBUF_BUFG                                                                      |                                                                                                        | nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/PresetEmpty                  |                1 |              1 |
|  TX_CLK_IBUF_BUFG                                                                      |                                                                                                        | TX_TOP/data_FIFO_top/GrayCounter_pWr/PresetFull                                         |                1 |              1 |
|  TX_CLK_IBUF_BUFG                                                                      |                                                                                                        | TX_TOP/length_FIFO_top/GrayCounter_pWr/PresetFull                                       |                1 |              1 |
|  TX_CLK_IBUF_BUFG                                                                      |                                                                                                        | nolabel_line67/nolabel_line41/rxFrameState_inst/byte_count_reg[0]_0                     |                2 |              3 |
|  PCS_CLK_OBUF_BUFG                                                                     |                                                                                                        |                                                                                         |                3 |              4 |
|  TX_CLK_IBUF_BUFG                                                                      | TX_TOP/D_FETCH_Top/BinaryCountReg[8]_i_1_n_0                                                           |                                                                                         |                4 |              9 |
|  PCS_CLK_OBUF_BUFG                                                                     | TX_TOP/length_FIFO_top/TX_CNT_reg[15]_0                                                                | TX_TOP/data_trans_top/TX_CNT[15]_i_1_n_0                                                |                4 |             13 |
|  PCS_CLK_OBUF_BUFG                                                                     | TX_TOP/data_trans_top/GrayCount_out_reg[7][0]                                                          | nolabel_line67/nolabel_line41/rxFrameState_inst/byte_count_reg[0]_0                     |                3 |             15 |
|  TX_CLK_IBUF_BUFG                                                                      |                                                                                                        |                                                                                         |                9 |             15 |
|  TX_CLK_IBUF_BUFG                                                                      | TX_TOP/D_FETCH_Top/MAClength[15]_i_2_n_0                                                               | TX_TOP/D_FETCH_Top/MAClength[15]_i_1_n_0                                                |                5 |             15 |
|  TX_CLK_IBUF_BUFG                                                                      | TX_TOP/D_FETCH_Top/GrayCount_out_reg[7][0]                                                             | nolabel_line67/nolabel_line41/rxFrameState_inst/byte_count_reg[0]_0                     |                5 |             15 |
|  PCS_CLK_OBUF_BUFG                                                                     | nolabel_line67/nolabel_line41/rxStateMach_inst/E[0]                                                    | nolabel_line67/nolabel_line41/rxFrameState_inst/byte_count_reg[0]_0                     |                4 |             16 |
|  TX_CLK_IBUF_BUFG                                                                      | TX_TOP/D_FETCH_Top/t_length0                                                                           |                                                                                         |                8 |             16 |
|  PCS_CLK_OBUF_BUFG                                                                     | nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/GrayCounter_pWr/GrayCount_out[8]_i_1__0_n_0 | nolabel_line67/nolabel_line41/rxFrameState_inst/byte_count_reg[0]_0                     |                4 |             17 |
|  PCS_CLK_OBUF_BUFG                                                                     | TX_TOP/data_trans_top/E[0]                                                                             | nolabel_line67/nolabel_line41/rxFrameState_inst/byte_count_reg[0]_0                     |                5 |             17 |
|  RX_CLK_IBUF_BUFG                                                                      | nolabel_line67/nolabel_line41/rxSynchr_inst/data_fifo_inst/GrayCounter_pRd/E[0]                        | nolabel_line67/nolabel_line41/rxFrameState_inst/byte_count_reg[0]_0                     |                6 |             17 |
|  TX_CLK_IBUF_BUFG                                                                      | TX_TOP/D_FETCH_Top/GrayCount_out_reg[0][0]                                                             | nolabel_line67/nolabel_line41/rxFrameState_inst/byte_count_reg[0]_0                     |                5 |             18 |
|  PCS_CLK_OBUF_BUFG                                                                     | TX_TOP/length_FIFO_top/TXD_reg[2]                                                                      | TX_TOP/data_trans_top/TXD[62]_i_1_n_0                                                   |               15 |             25 |
|  TX_CLK_IBUF_BUFG                                                                      | TX_TOP/D_FETCH_Top/E[0]                                                                                | TX_TOP/D_FETCH_Top/AR[0]                                                                |               23 |             32 |
|  PCS_CLK_OBUF_BUFG                                                                     | TX_TOP/length_FIFO_top/TXD_reg[2]                                                                      |                                                                                         |               26 |             47 |
|  TX_CLK_IBUF_BUFG                                                                      | TX_TOP/D_FETCH_Top/w_data[63]_i_1_n_0                                                                  |                                                                                         |               40 |             64 |
|  TX_CLK_IBUF_BUFG                                                                      | TX_TOP/D_FETCH_Top/v_bReg                                                                              |                                                                                         |               37 |             67 |
|  PCS_CLK_OBUF_BUFG                                                                     |                                                                                                        | nolabel_line67/nolabel_line41/rxFrameState_inst/byte_count_reg[0]_0                     |               71 |            292 |
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 3      |                     1 |
| 4      |                     1 |
| 9      |                     1 |
| 13     |                     1 |
| 15     |                     4 |
| 16+    |                    12 |
+--------+-----------------------+


