[{"DBLP title": "Identification of Faulty TSV with a Built-In Self-Test Mechanism.", "DBLP authors": ["Dilip Kumar Maity", "Surajit Kumar Roy", "Chandan Giri", "Hafizur Rahaman"], "year": 2018, "MAG papers": [{"PaperId": 2904708802, "PaperTitle": "identification of faulty tsv with a built in self test mechanism", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"academy of technology": 1.0, "indian institute of engineering science and technology shibpur": 2.0, "vlsi technology": 1.0}}], "source": "ES"}, {"DBLP title": "Test Time Reduction on Testing Delay Faults in 3D ICs Using Boundary Scan Design.", "DBLP authors": ["Satoshi Hirai", "Hiroyuki Yotsuyanagi", "Masaki Hashizume"], "year": 2018, "MAG papers": [{"PaperId": 2904786847, "PaperTitle": "test time reduction on testing delay faults in 3d ics using boundary scan design", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tokushima": 2.0}}], "source": "ES"}, {"DBLP title": "A Fault Check Graph Approach for Photonic Router in Network on Chip.", "DBLP authors": ["Aijun Zhu", "Duanyong Chen", "Chuan-pei Xu", "Cong Hu", "Aiguo Song"], "year": 2018, "MAG papers": [{"PaperId": 2903955332, "PaperTitle": "a fault check graph approach for photonic router in network on chip", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xidian university": 1.0}}], "source": "ES"}, {"DBLP title": "A Built-in Self-Test Scheme for Detecting Defects in FinFET-Based SRAM Circuit.", "DBLP authors": ["Meng-Chi Chen", "Tsung-Hsuan Wu", "Cheng-Wen Wu"], "year": 2018, "MAG papers": [{"PaperId": 2904198392, "PaperTitle": "a built in self test scheme for detecting defects in finfet based sram circuit", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Defect Analysis and Parallel March Test Algorithm for 3D Hybrid CMOS-Memristor Memory.", "DBLP authors": ["Peng Liu", "Jigang Wu", "Zhiqiang You", "Michael Elimu", "Weizheng Wang", "Shuo Cai"], "year": 2018, "MAG papers": [{"PaperId": 2905514142, "PaperTitle": "defect analysis and parallel march test algorithm for 3d hybrid cmos memristor memory", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hunan university": 3.0, "changsha university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "On Flip-Flop Selection for Multi-cycle Scan Test with Partial Observation in Logic BIST.", "DBLP authors": ["Shigeyuki Oshima", "Takaaki Kato", "Senling Wang", "Yasuo Sato", "Seiji Kajihara"], "year": 2018, "MAG papers": [{"PaperId": 2903635614, "PaperTitle": "on flip flop selection for multi cycle scan test with partial observation in logic bist", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kyushu institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Handling Clock-Domain Crossings in Dual Clock-Edge Logic for DFx Features.", "DBLP authors": ["Amitava Majumdar", "Balakrishna Jayadev"], "year": 2018, "MAG papers": [{"PaperId": 2903636858, "PaperTitle": "handling clock domain crossings in dual clock edge logic for dfx features", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"xilinx": 2.0}}], "source": "ES"}, {"DBLP title": "A Dictionary-Based Test Data Compression Method Using Tri-State Coding.", "DBLP authors": ["Tian Chen", "Chenxin Lin", "Huaguo Liang", "Fuji Ren"], "year": 2018, "MAG papers": [{"PaperId": 2905107703, "PaperTitle": "a dictionary based test data compression method using tri state coding", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Dynamic-Key Secure Scan Structure Against Scan-Based Side Channel and Memory Cold Boot Attacks.", "DBLP authors": ["Chia-Chi Wu", "Man-Hsuan Kuo", "Kuen-Jong Lee"], "year": 2018, "MAG papers": [{"PaperId": 2905003516, "PaperTitle": "a dynamic key secure scan structure against scan based side channel and memory cold boot attacks", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Cost High-Efficiency True Random Number Generator on FPGAs.", "DBLP authors": ["Gaoliang Ma", "Huaguo Liang", "Liang Yao", "Zhengfeng Huang", "Maoxiang Yi", "Xiumin Xu", "Kai Zhou"], "year": 2018, "MAG papers": [{"PaperId": 2904738838, "PaperTitle": "a low cost high efficiency true random number generator on fpgas", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hefei university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "An All-Digital and Jitter-Quantizing True Random Number Generator in SRAM-Based FPGAs.", "DBLP authors": ["Xiumin Xu", "Huaguo Liang", "Kai Zhou", "Gaoliang Ma", "Zhengfeng Huang", "Maoxiang Yi", "Tianming Ni", "Yingchun Lu"], "year": 2018, "MAG papers": [{"PaperId": 2903595450, "PaperTitle": "an all digital and jitter quantizing true random number generator in sram based fpgas", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hefei university of technology": 5.0, "anhui polytechnic university": 1.0}}], "source": "ES"}, {"DBLP title": "A High Reliability FPGA Chip Identification Generator Based on PDLs.", "DBLP authors": ["Kai Zhou", "Huaguo Liang", "Yue Jiang", "Zhengfeng Huang", "Maoxiang Yi", "Xiumin Xu", "Yao Yao"], "year": 2018, "MAG papers": [{"PaperId": 2905355920, "PaperTitle": "a high reliability fpga chip identification generator based on pdls", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"hefei university of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojan in FPGA CNN Accelerator.", "DBLP authors": ["Jing Ye", "Yu Hu", "Xiaowei Li"], "year": 2018, "MAG papers": [{"PaperId": 2903582334, "PaperTitle": "hardware trojan in fpga cnn accelerator", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Lifetime Reliability Trojan Based on Exploring Malicious Aging.", "DBLP authors": ["Tien-Hung Tseng", "Shou-Chun Li", "Kai-Chiang Wu"], "year": 2018, "MAG papers": [{"PaperId": 2903828791, "PaperTitle": "lifetime reliability trojan based on exploring malicious aging", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chiao tung university": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojan Detection Based on Signal Correlation.", "DBLP authors": ["Wei Zhao", "Haihua Shen", "Huawei Li", "Xiaowei Li"], "year": 2018, "MAG papers": [{"PaperId": 2903964109, "PaperTitle": "hardware trojan detection based on signal correlation", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chinese academy of sciences": 4.0}}], "source": "ES"}, {"DBLP title": "Aging-Temperature-and-Propagation Induced Pulse-Broadening Aware Soft Error Rate Estimation for nano-Scale CMOS.", "DBLP authors": ["Aibin Yan", "Yafei Ling", "Kang Yang", "Zhili Chen", "Maoxiang Yi"], "year": 2018, "MAG papers": [{"PaperId": 2904969205, "PaperTitle": "aging temperature and propagation induced pulse broadening aware soft error rate estimation for nano scale cmos", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"anhui university": 4.0}}], "source": "ES"}, {"DBLP title": "Extending Aging Monitors for Early Life and Wear-Out Failure Prevention.", "DBLP authors": ["Chang Liu", "Eric Schneider", "Matthias Kampmann", "Sybille Hellebrand", "Hans-Joachim Wunderlich"], "year": 2018, "MAG papers": [{"PaperId": 2904275531, "PaperTitle": "extending aging monitors for early life and wear out failure prevention", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of paderborn": 2.0, "university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "Cell Flipping with Distributed Refresh for Cache Ageing Minimization.", "DBLP authors": ["Shengyu Duan", "Basel Halak", "Mark Zwolinski"], "year": 2018, "MAG papers": [{"PaperId": 2905399709, "PaperTitle": "cell flipping with distributed refresh for cache ageing minimization", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "A New Scheme to Extract PUF Information by Scan Chain.", "DBLP authors": ["Aijiao Cui", "Wei Zhou", "Gang Qu", "Huawei Li"], "year": 2018, "MAG papers": [{"PaperId": 2905438004, "PaperTitle": "a new scheme to extract puf information by scan chain", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"harbin institute of technology": 2.0, "chinese academy of sciences": 1.0, "university of maryland college park": 1.0}}], "source": "ES"}, {"DBLP title": "CIPA: Concurrent IC and PCB Authentication Using On-chip Ring Oscillator Array.", "DBLP authors": ["Yueying Han", "Xiaoxiao Wang", "Mark Mohammad Tehranipoor"], "year": 2018, "MAG papers": [{"PaperId": 2904136745, "PaperTitle": "cipa concurrent ic and pcb authentication using on chip ring oscillator array", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"beihang university": 2.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "PUF Based Pay-Per-Device Scheme for IP Protection of CNN Model.", "DBLP authors": ["Qingli Guo", "Jing Ye", "Yue Gong", "Yu Hu", "Xiaowei Li"], "year": 2018, "MAG papers": [{"PaperId": 2904875511, "PaperTitle": "puf based pay per device scheme for ip protection of cnn model", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "A Hybrid DMR Latch to Tolerate MNU Using TDICE and WDICE.", "DBLP authors": ["Zhengfeng Huang", "Yangyang Zhang", "Zian Su", "Huaguo Liang", "Huijie Yao", "Tianming Ni"], "year": 2018, "MAG papers": [{"PaperId": 2904659694, "PaperTitle": "a hybrid dmr latch to tolerate mnu using tdice and wdice", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hefei university of technology": 3.0, "anhui polytechnic university": 1.0}}], "source": "ES"}, {"DBLP title": "Towards Affordable Fault-Tolerant Nanosatellite Computing with Commodity Hardware.", "DBLP authors": ["Christian M. Fuchs", "Nadia M. Murillo", "Aske Plaat", "Erik van der Kouwe", "Peng Wang"], "year": 2018, "MAG papers": [{"PaperId": 2904938769, "PaperTitle": "towards affordable fault tolerant nanosatellite computing with commodity hardware", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"max planck society": 1.0, "leiden university": 3.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "RiskCap: Minimizing Effort of Error Regulation for Approximate Computing.", "DBLP authors": ["Shuhao Jiang", "Jiajun Li", "Xin He", "Guihai Yan", "Xuan Zhang", "Xiaowei Li"], "year": 2018, "MAG papers": [{"PaperId": 2904562631, "PaperTitle": "riskcap minimizing effort of error regulation for approximate computing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chinese academy of sciences": 4.0, "washington university in st louis": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic Fine-Grain Power Gating Design in WiNoC.", "DBLP authors": ["Yiming Ouyang", "Lizhu Hu", "Yifeng Wu", "Jianfeng Yang", "Kun Xing"], "year": 2018, "MAG papers": [{"PaperId": 2903828687, "PaperTitle": "dynamic fine grain power gating design in winoc", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Clock-Skew-Aware Scan Chain Grouping for Mitigating Shift Timing Failures in Low-Power Scan Testing.", "DBLP authors": ["Yucong Zhang", "Xiaoqing Wen", "Stefan Holst", "Kohei Miyase", "Seiji Kajihara", "Hans-Joachim Wunderlich", "Jun Qian"], "year": 2018, "MAG papers": [{"PaperId": 2903793903, "PaperTitle": "clock skew aware scan chain grouping for mitigating shift timing failures in low power scan testing", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kyushu institute of technology": 3.0, "university of stuttgart": 1.0}}], "source": "ES"}, {"DBLP title": "Capture-Pattern-Control to Address the Fault Detection Degradation Problem of Multi-cycle Test in Logic BIST.", "DBLP authors": ["Senling Wang", "Tomoki Aono", "Yoshinobu Higami", "Hiroshi Takahashi", "Hiroyuki Iwata", "Yoichi Maeda", "Jun Matsushima"], "year": 2018, "MAG papers": [{"PaperId": 2905295279, "PaperTitle": "capture pattern control to address the fault detection degradation problem of multi cycle test in logic bist", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ehime university": 4.0, "renesas electronics": 3.0}}], "source": "ES"}, {"DBLP title": "Progressive ECC Techniques for Phase Change Memory.", "DBLP authors": ["Shyue-Kung Lu", "Hui-Ping Li", "Kohei Miyase"], "year": 2018, "MAG papers": [{"PaperId": 2904128752, "PaperTitle": "progressive ecc techniques for phase change memory", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university of science and technology": 2.0, "kyushu institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Area-Efficient and Reliable Hybrid CMOS/Memristor ECC Circuit for ReRAM Storage.", "DBLP authors": ["Mamoru Ishizaka", "Michihiro Shintani", "Michiko Inoue"], "year": 2018, "MAG papers": [{"PaperId": 2904092924, "PaperTitle": "area efficient and reliable hybrid cmos memristor ecc circuit for reram storage", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nara institute of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Precompensation, BIST and Analogue Berger Codes for Self-Healing of Neuromorphic RRAM.", "DBLP authors": ["Tsung-Chu Huang", "Jeffae Schroff"], "year": 2018, "MAG papers": [{"PaperId": 2904288038, "PaperTitle": "precompensation bist and analogue berger codes for self healing of neuromorphic rram", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of houston downtown": 1.0}}], "source": "ES"}, {"DBLP title": "Digital Rights Management for Paper-Based Microfluidic Biochips.", "DBLP authors": ["Jian-De Li", "Sying-Jyan Wang", "Katherine Shu-Min Li", "Tsung-Yi Ho"], "year": 2018, "MAG papers": [{"PaperId": 2904962089, "PaperTitle": "digital rights management for paper based microfluidic biochips", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national sun yat sen university": 1.0, "national chung hsing university": 2.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Test Diagnosis of Digital Microfluidic Biochips Using Image Segmentation.", "DBLP authors": ["Sourav Ghosh", "Hafizur Rahaman", "Chandan Giri"], "year": 2018, "MAG papers": [{"PaperId": 2904856191, "PaperTitle": "test diagnosis of digital microfluidic biochips using image segmentation", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of engineering science and technology shibpur": 2.0, "vlsi technology": 1.0}}], "source": "ES"}, {"DBLP title": "A Monobit Built-In Test and Diagnostic System for Flexible Electronic Interconnect.", "DBLP authors": ["Jun-Yang Lei", "Thomas Moon", "Justin Chow", "Suresh K. Sitaraman", "Abhijit Chatterjee"], "year": 2018, "MAG papers": [{"PaperId": 2905525955, "PaperTitle": "a monobit built in test and diagnostic system for flexible electronic interconnect", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 1.0, "georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Highly Efficient Waveform Acquisition Condition in Equivalent-Time Sampling System.", "DBLP authors": ["Yuto Sasaki", "Yujie Zhao", "Anna Kuwana", "Haruo Kobayashi"], "year": 2018, "MAG papers": [{"PaperId": 2904474532, "PaperTitle": "highly efficient waveform acquisition condition in equivalent time sampling system", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"gunma university": 4.0}}], "source": "ES"}, {"DBLP title": "Time-to-Digital Converter Architectures Using Two Oscillators with Different Frequencies.", "DBLP authors": ["Kosuke Machida", "Uni Ozawa", "Yudai Abe", "Haruo Kobayashi"], "year": 2018, "MAG papers": [{"PaperId": 2904849161, "PaperTitle": "time to digital converter architectures using two oscillators with different frequencies", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"gunma university": 3.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of an FPGA-Based 16-Channel Data/Timing Formatter.", "DBLP authors": ["Guan-Hao Hou", "Wei-Chen Huang", "Jiun-Lang Huang", "Terry Kuo"], "year": 2018, "MAG papers": [{"PaperId": 2904108670, "PaperTitle": "design and implementation of an fpga based 16 channel data timing formatter", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}]