; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
;REQUIRES: intel_feature_isa_amx_memadvise_evex

; RUN: llc < %s -O0 -mtriple=x86_64-unknown-unknown -mattr=+amx-tile,+amx-memadvise-evex --show-mc-encoding | FileCheck %s

define void @test_t2rpntlvwz0advisee(i8 * %A, i64 %B) {
; CHECK-LABEL: test_t2rpntlvwz0advisee:
; CHECK:       # %bb.0:
; CHECK-NEXT:    t2rpntlvwz0advisee $127, (%rdi,%rsi), %tmm0 # encoding: [0x62,0xf3,0x7c,0x08,0x76,0x04,0x37,0x7f]
; CHECK-NEXT:    retq # encoding: [0xc3]
  call void @llvm.x86.t2rpntlvwz0advisee(i8 1, i8 * %A, i64 %B, i32 127)
  ret  void
}
declare void @llvm.x86.t2rpntlvwz0advisee(i8 %A, i8 * %B, i64 %C, i32 %D)

define void @test_t2rpntlvwz1advisee(i8 * %A, i64 %B) {
; CHECK-LABEL: test_t2rpntlvwz1advisee:
; CHECK:       # %bb.0:
; CHECK-NEXT:    t2rpntlvwz1advisee $127, (%rdi,%rsi), %tmm0 # encoding: [0x62,0xf3,0x7d,0x08,0x76,0x04,0x37,0x7f]
; CHECK-NEXT:    retq # encoding: [0xc3]
  call void @llvm.x86.t2rpntlvwz1advisee(i8 1, i8 * %A, i64 %B, i32 127)
  ret  void
}
declare void @llvm.x86.t2rpntlvwz1advisee(i8 %A, i8 * %B, i64 %C, i32 %D)

