{"sha": "88d0b2b86554cd8a5ae64ec08cf62d8dcd95f855", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODhkMGIyYjg2NTU0Y2Q4YTVhZTY0ZWMwOGNmNjJkOGRjZDk1Zjg1NQ==", "commit": {"author": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "1994-06-16T10:36:20Z"}, "committer": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "1994-06-16T10:36:20Z"}, "message": "Change REG_ALLOC_ORDER so the 386 bootstraps.\n\nFrom-SVN: r7502", "tree": {"sha": "bcf7a20c9a459be8a94e59e5df673fb9361392fd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/bcf7a20c9a459be8a94e59e5df673fb9361392fd"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/88d0b2b86554cd8a5ae64ec08cf62d8dcd95f855", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/88d0b2b86554cd8a5ae64ec08cf62d8dcd95f855", "html_url": "https://github.com/Rust-GCC/gccrs/commit/88d0b2b86554cd8a5ae64ec08cf62d8dcd95f855", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/88d0b2b86554cd8a5ae64ec08cf62d8dcd95f855/comments", "author": null, "committer": null, "parents": [{"sha": "fa653e400aa7382972ed984039d7627e54e234ef", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fa653e400aa7382972ed984039d7627e54e234ef", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fa653e400aa7382972ed984039d7627e54e234ef"}], "stats": {"total": 16, "additions": 8, "deletions": 8}, "files": [{"sha": "b2ad6169562ffbaeba15ee264df7689365959364", "filename": "gcc/config/i386/i386.h", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/88d0b2b86554cd8a5ae64ec08cf62d8dcd95f855/gcc%2Fconfig%2Fi386%2Fi386.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/88d0b2b86554cd8a5ae64ec08cf62d8dcd95f855/gcc%2Fconfig%2Fi386%2Fi386.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.h?ref=88d0b2b86554cd8a5ae64ec08cf62d8dcd95f855", "patch": "@@ -259,15 +259,15 @@ extern int target_flags;\n /*ax,dx,cx,bx,si,di,bp,sp,st,st1,st2,st3,st4,st5,st6,st7,arg*/ \\\n {  1, 1, 1, 0, 0, 0, 0, 1, 1,  1,  1,  1,  1,  1,  1,  1,  1 }\n \n-/* Order in which to allocate registers.  First allocate registers\n-   for which no insn operand demands that register, next those that are\n-   demanded by the least number of insns.  List frame pointer late and fixed \n-   egisters last.  Note that, in general, we want to put nonsaved registers\n-   late, but we put bx relatively early since it is not demanded by\n-   any insn operand.  */\n+/* Order in which to allocate registers.  Each register must be\n+   listed once, even those in FIXED_REGISTERS.  List frame pointer\n+   late and fixed registers last.  Note that, in general, we prefer\n+   registers listed in CALL_USED_REGISTERS, keeping the others\n+   available for storage of persistent values.  */\n+\n #define REG_ALLOC_ORDER \\\n-/*si,di,bx,cx,dx,ax,bp,sp,st,st1,st2,st3,st4,st5,st6,st7,arg*/ \\\n-{  4, 5, 3, 2, 1, 0, 6, 7, 8,  9, 10, 11, 12, 13, 14, 15, 16}\n+/*dx,cx,ax,bx,si,di,bp,sp,st,st1,st2,st3,st4,st5,st6,st7,arg*/ \\\n+{  1, 2, 0, 3, 4, 5, 6, 7, 8,  9, 10, 11, 12, 13, 14, 15, 16 }\n \n /* Macro to conditionally modify fixed_regs/call_used_regs.  */\n #define CONDITIONAL_REGISTER_USAGE\t\t\t\\"}]}