---
source: crates/lyra-tests/tests/parse.rs
expression: ws.dump_parse()
---
// file: main.sv
SourceFile@0..88
  ModuleDecl@0..87
    ModuleKw@0..6 "module"
    Whitespace@6..7 " "
    Ident@7..10 "top"
    PortList@10..56
      LParen@10..11 "("
      Port@11..24
        InputKw@11..16 "input"
        TypeSpec@16..22
          Whitespace@16..17 " "
          LogicKw@17..22 "logic"
        Whitespace@22..23 " "
        Ident@23..24 "a"
      Comma@24..25 ","
      Port@25..39
        Whitespace@25..26 " "
        InputKw@26..31 "input"
        TypeSpec@31..37
          Whitespace@31..32 " "
          LogicKw@32..37 "logic"
        Whitespace@37..38 " "
        Ident@38..39 "b"
      Comma@39..40 ","
      Port@40..55
        Whitespace@40..41 " "
        OutputKw@41..47 "output"
        TypeSpec@47..53
          Whitespace@47..48 " "
          LogicKw@48..53 "logic"
        Whitespace@53..54 " "
        Ident@54..55 "y"
      RParen@55..56 ")"
    Semicolon@56..57 ";"
    ModuleBody@57..77
      ContinuousAssign@57..77
        Whitespace@57..60 "\n  "
        AssignKw@60..66 "assign"
        NameRef@66..68
          Whitespace@66..67 " "
          Ident@67..68 "y"
        Whitespace@68..69 " "
        Assign@69..70 "="
        BinExpr@70..76
          NameRef@70..72
            Whitespace@70..71 " "
            Ident@71..72 "a"
          Whitespace@72..73 " "
          Amp@73..74 "&"
          NameRef@74..76
            Whitespace@74..75 " "
            Ident@75..76 "b"
        Semicolon@76..77 ";"
    Whitespace@77..78 "\n"
    EndmoduleKw@78..87 "endmodule"
  Whitespace@87..88 "\n"
---
no diagnostics
