#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 23 20:46:57 2020
# Process ID: 48652
# Current directory: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44092 F:\Xilinx_FPGA\Project\25B_UART_RAM_TFT\UART_RAM_TFT.xpr
# Log file: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/vivado.log
# Journal file: F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.xpr
update_compile_order -fileset sources_1
file mkdir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v w ]
add_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/img_rx_wr_tb.v w ]
add_files -fileset sim_1 F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/img_rx_wr_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top img_rx_wr_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source img_rx_wr_tb.tcl
run all
current_wave_config {Untitled 1}
add_wave {{/img_rx_wr_tb/img_rx_wr}} 
relaunch_sim
run all
relaunch_sim
run all
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v w ]
add_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v
update_compile_order -fileset sources_1
close_sim
add_files -norecurse {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/vga_parameter.v}
update_compile_order -fileset sources_1
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v w ]
add_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name MMCM -dir f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {MMCM} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {33.000} CONFIG.USE_LOCKED {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.625} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {31.250} CONFIG.CLKOUT1_JITTER {208.390} CONFIG.CLKOUT1_PHASE_ERROR {159.814}] [get_ips MMCM]
generate_target {instantiation_template} [get_files f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci]
generate_target all [get_files  f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci]
catch { config_ip_cache -export [get_ips -all MMCM] }
export_ip_user_files -of_objects [get_files f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci]
launch_runs -jobs 4 MMCM_synth_1
export_simulation -of_objects [get_files f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci] -directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.4/vivado_lib} {questa=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.USE_RESET {false}] [get_ips MMCM]
generate_target all [get_files  f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci]
catch { config_ip_cache -export [get_ips -all MMCM] }
export_ip_user_files -of_objects [get_files f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci] -no_script -sync -force -quiet
reset_run MMCM_synth_1
launch_runs -jobs 4 MMCM_synth_1
export_simulation -of_objects [get_files f:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.xci] -directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.4/vivado_lib} {questa=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe}] [get_ips RAM]
generate_target all [get_files  F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 4 RAM_synth_1
export_simulation -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.4/vivado_lib} {questa=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v w ]
add_files -fileset sim_1 F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top UART_RAM_TFT_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source UART_RAM_TFT_tb.tcl
run all
relaunch_sim
run all
run all
current_wave_config {Untitled 2}
add_wave {{/UART_RAM_TFT_tb/UART_RAM_TFT}} 
relaunch_sim
run all
run all
relaunch_sim
run all
file mkdir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1
file mkdir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new
close [ open F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/UART_RAM_TFT.xdc w ]
add_files -fileset constrs_1 F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/UART_RAM_TFT.xdc
set_property target_constrs_file F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/constrs_1/new/UART_RAM_TFT.xdc [current_fileset -constrset]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
launch_simulation
source UART_RAM_TFT_tb.tcl
run all
current_wave_config {Untitled 3}
add_wave {{/UART_RAM_TFT_tb/UART_RAM_TFT}} 
relaunch_sim
run all
run all
open_run impl_1
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe}] [get_ips RAM]
generate_target all [get_files  F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 4 RAM_synth_1
export_simulation -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.4/vivado_lib} {questa=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
launch_simulation
source UART_RAM_TFT_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/UART_RAM_TFT_tb/UART_RAM_TFT}} 
run all
run all
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/24_TFT_CTRL_General/VGA_CTRL.runs/impl_1/VGA_CTRL_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/24_TFT_CTRL_General/VGA_CTRL.runs/impl_1/VGA_CTRL_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list CONFIG.Coe_File {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/img2.coe}] [get_ips RAM]
generate_target all [get_files  F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
catch { [ delete_ip_run [get_ips -all RAM] ] }
export_ip_user_files -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci]
export_simulation -of_objects [get_files F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/RAM.xci] -directory F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files -ipstatic_source_dir F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modeltech64_10.4/vivado_lib} {questa=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/questa} {riviera=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/riviera} {activehdl=F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
refresh_hw_target {localhost:3121/xilinx_tcf/Digilent/210241240150}
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/24_TFT_CTRL_General/VGA_CTRL.runs/impl_1/VGA_CTRL_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:\Xilinx_FPGA\Project\24_TFT_CTRL_General\VGA_CTRL.runs\impl_1\VGA_CTRL_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/Xilinx_FPGA/Project/25B_UART_RAM_TFT/UART_RAM_TFT.runs/impl_1/UART_RAM_TFT.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
