module testbench();

timeunit 10ns;

timeprecision 1ns;

logic Clk = 0;
logic Reset_Load_Clear;
logic Run; 
logic [7:0]	SW;
logic [9:0]	LED;
logic [6:0]	HEX0;
logic [6:0]	HEX1;
logic [6:0]	HEX2;
logic [6:0]	HEX3;
logic [6:0]	HEX4;
logic [6:0]	HEX5;	
	
always begin : CLOCK_GENERATION
#1 Clk = ~Clk;
end

initial begin : CLOCK_INITIALIZATION
	Clk = 0;
end

multiplier_toplevel tp(.*);

initial begin: TEST_VECTORS

//0 state activation for buttons

Reset_Load_Clear = 1;
Run = 1;
SW = 8'h0;



#4 SW = 8'hF9;
#4 Reset_Load_Clear = 0;
#4 Reset_Load_Clear = 1;
#4 SW = 8'h3B;
#4 Run = 0;
#4 Run = 1;






//
////-7*59
//#4 SW = 8'hF9;
//#4 Reset_Load_Clear = 0;
//#4 Reset_Load_Clear = 1;
//#4 SW = 8'h3B;
//#4 Run = 0;
//#4 Run = 1;
//
////7*-59
//#60 SW = 8'h07;
//#4 Reset_Load_Clear = 0;
//#4 Reset_Load_Clear = 1;
//#4 SW = 8'hC5;
//#4 Run = 0;
//#4 Run = 1;
//
////59*7
//#60 SW = 8'h3B;
//#4 Reset_Load_Clear = 0;
//#4 Reset_Load_Clear = 1;
//#4 SW = 8'h07;
//#4 Run = 0;
//#4 Run = 1;
//
////-59*-7
//#60 SW = 8'hC5;
//#4 Reset_Load_Clear = 0;
//#4 Reset_Load_Clear = 1;
//#4 SW = 8'hF9;
//#4 Run = 0;
//#4 Run = 1;


end

endmodule 