// Seed: 1077195414
module module_0;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_2;
  wire id_3;
  id_4(
      id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_5(
      .id_0(id_1), .id_1(1)
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1),
      .id_1(1'd0),
      .id_2(id_5),
      .id_3(id_1),
      .id_4(1),
      .id_5(1'b0),
      .id_6(id_1),
      .id_7(1'b0),
      .id_8(1),
      .id_9(id_5),
      .id_10({id_1 == 1, id_1, id_3, 1, id_2}),
      .id_11(1'b0),
      .id_12(id_1),
      .id_13(1),
      .id_14(1'b0),
      .id_15(),
      .id_16(1),
      .id_17(1)
  );
endmodule
