// Seed: 2001087231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  wor  id_9 = 1;
endmodule
program module_1 (
    input wor id_0,
    input tri id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output wand id_5,
    output tri1 id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri0 id_12,
    input wor id_13
);
  always @* begin : LABEL_0
    assume #1  (id_7) $display(1);
    else $display(id_7, (~id_0));
  end
  nor primCall (id_2, id_15, id_13, id_9, id_3, id_1, id_10, id_11);
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endprogram
