Analysis & Synthesis report for Pianissimo
Tue Nov 12 12:52:48 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |PianissimoFinalProject|mainStateHandler:mainStateController|currentSubState
 10. State Machine - |PianissimoFinalProject|PS2_Controller:ps2|s_ps2_transceiver
 11. State Machine - |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fnn1:auto_generated
 19. Source assignments for resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated
 20. Source assignments for startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component|altsyncram_rtg1:auto_generated
 21. Source assignments for mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated
 22. Parameter Settings for User Entity Instance: PS2_Controller:ps2
 23. Parameter Settings for User Entity Instance: PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 30. Parameter Settings for User Entity Instance: resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: MasterFSM:masterFSM
 32. Parameter Settings for User Entity Instance: startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: mainStateHandler:mainStateController
 34. Parameter Settings for User Entity Instance: mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: upLoopCounterVariableBits:drawScannerCounter
 36. altsyncram Parameter Settings by Entity Instance
 37. altpll Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "upLoopCounterVariableBits:drawScannerCounter"
 39. Port Connectivity Checks: "mainStateHandler:mainStateController|timeCounter:timecounter|upLoopCounter_29b:outputCount"
 40. Port Connectivity Checks: "mainStateHandler:mainStateController|timeCounter:timecounter|upLoopCounter_29b:clockCount"
 41. Port Connectivity Checks: "mainStateHandler:mainStateController|timeCounter:timecounter"
 42. Port Connectivity Checks: "MasterFSM:masterFSM"
 43. Port Connectivity Checks: "vga_adapter:VGA"
 44. Port Connectivity Checks: "PS2_Controller:ps2"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 12 12:52:48 2024           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; Pianissimo                                      ;
; Top-level Entity Name           ; PianissimoFinalProject                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 304                                             ;
; Total pins                      ; 43                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 927,800                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                          ; Setting                ; Default Value      ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6           ;                    ;
; Top-level entity name                                                           ; PianissimoFinalProject ; Pianissimo         ;
; Family name                                                                     ; Cyclone V              ; Cyclone V          ;
; Use smart compilation                                                           ; Off                    ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                 ;
; Enable compact report table                                                     ; Off                    ; Off                ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                ;
; Preserve fewer node names                                                       ; On                     ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                   ; Auto               ;
; Safe State Machine                                                              ; Off                    ; Off                ;
; Extract Verilog State Machines                                                  ; On                     ; On                 ;
; Extract VHDL State Machines                                                     ; On                     ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                 ;
; Parallel Synthesis                                                              ; On                     ; On                 ;
; DSP Block Balancing                                                             ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                              ; On                     ; On                 ;
; Power-Up Don't Care                                                             ; On                     ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                ;
; Remove Duplicate Registers                                                      ; On                     ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                             ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                ;
; Optimization Technique                                                          ; Balanced               ; Balanced           ;
; Carry Chain Length                                                              ; 70                     ; 70                 ;
; Auto Carry Chains                                                               ; On                     ; On                 ;
; Auto Open-Drain Pins                                                            ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                ;
; Auto ROM Replacement                                                            ; On                     ; On                 ;
; Auto RAM Replacement                                                            ; On                     ; On                 ;
; Auto DSP Block Replacement                                                      ; On                     ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                 ;
; Strict RAM Replacement                                                          ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                               ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                           ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                         ; On                     ; On                 ;
; Report Parameter Settings                                                       ; On                     ; On                 ;
; Report Source Assignments                                                       ; On                     ; On                 ;
; Report Connectivity Checks                                                      ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation ;
; HDL message level                                                               ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                ;
; Clock MUX Protection                                                            ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                ;
; Block Design Naming                                                             ; Auto                   ; Auto               ;
; SDC constraint protection                                                       ; Off                    ; Off                ;
; Synthesis Effort                                                                ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                ;
+---------------------------------------------------------------------------------+------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+--------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+--------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; DefineMacros.vh                            ; yes             ; User Unspecified File                  ; W:/Pianissimo/DefineMacros.vh                                           ;         ;
; TimeCounter.v                              ; yes             ; User Verilog HDL File                  ; W:/Pianissimo/TimeCounter.v                                             ;         ;
; StateHandlers.v                            ; yes             ; User Verilog HDL File                  ; W:/Pianissimo/StateHandlers.v                                           ;         ;
; StartScreen.v                              ; yes             ; User Wizard-Generated File             ; W:/Pianissimo/StartScreen.v                                             ;         ;
; PianoROM.v                                 ; yes             ; User Wizard-Generated File             ; W:/Pianissimo/PianoROM.v                                                ;         ;
; PianissimoFinalProject.v                   ; yes             ; User Verilog HDL File                  ; W:/Pianissimo/PianissimoFinalProject.v                                  ;         ;
; NoteStorage.v                              ; yes             ; User Wizard-Generated File             ; W:/Pianissimo/NoteStorage.v                                             ;         ;
; DrawToScreen.v                             ; yes             ; User Verilog HDL File                  ; W:/Pianissimo/DrawToScreen.v                                            ;         ;
; vga_adapter/vga_pll.v                      ; yes             ; User Wizard-Generated File             ; W:/Pianissimo/vga_adapter/vga_pll.v                                     ;         ;
; vga_adapter/vga_controller.v               ; yes             ; User Verilog HDL File                  ; W:/Pianissimo/vga_adapter/vga_controller.v                              ;         ;
; vga_adapter/vga_address_translator.v       ; yes             ; User Verilog HDL File                  ; W:/Pianissimo/vga_adapter/vga_address_translator.v                      ;         ;
; vga_adapter/vga_adapter.v                  ; yes             ; User Verilog HDL File                  ; W:/Pianissimo/vga_adapter/vga_adapter.v                                 ;         ;
; PS2_controller/PS2_Controller.v            ; yes             ; User Verilog HDL File                  ; W:/Pianissimo/PS2_controller/PS2_Controller.v                           ;         ;
; PS2_controller/Altera_UP_PS2_Data_In.v     ; yes             ; User Verilog HDL File                  ; W:/Pianissimo/PS2_controller/Altera_UP_PS2_Data_In.v                    ;         ;
; PS2_controller/Altera_UP_PS2_Command_Out.v ; yes             ; User Verilog HDL File                  ; W:/Pianissimo/PS2_controller/Altera_UP_PS2_Command_Out.v                ;         ;
; FSMs/MasterFSM.v                           ; yes             ; User Verilog HDL File                  ; W:/Pianissimo/FSMs/MasterFSM.v                                          ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                               ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_fnn1.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/Pianissimo/db/altsyncram_fnn1.tdf                                    ;         ;
; ./images/StartScreen.mif                   ; yes             ; Auto-Found Memory Initialization File  ; W:/Pianissimo/images/StartScreen.mif                                    ;         ;
; db/decode_7la.tdf                          ; yes             ; Auto-Generated Megafunction            ; W:/Pianissimo/db/decode_7la.tdf                                         ;         ;
; db/decode_01a.tdf                          ; yes             ; Auto-Generated Megafunction            ; W:/Pianissimo/db/decode_01a.tdf                                         ;         ;
; db/mux_5hb.tdf                             ; yes             ; Auto-Generated Megafunction            ; W:/Pianissimo/db/mux_5hb.tdf                                            ;         ;
; altpll.tdf                                 ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                          ; yes             ; Auto-Generated Megafunction            ; W:/Pianissimo/db/altpll_80u.tdf                                         ;         ;
; db/altsyncram_m7g1.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/Pianissimo/db/altsyncram_m7g1.tdf                                    ;         ;
; ./images/Piano.mif                         ; yes             ; Auto-Found Memory Initialization File  ; W:/Pianissimo/images/Piano.mif                                          ;         ;
; db/altsyncram_rtg1.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/Pianissimo/db/altsyncram_rtg1.tdf                                    ;         ;
; db/altsyncram_kot1.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/Pianissimo/db/altsyncram_kot1.tdf                                    ;         ;
+--------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 380            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 584            ;
;     -- 7 input functions                    ; 6              ;
;     -- 6 input functions                    ; 137            ;
;     -- 5 input functions                    ; 38             ;
;     -- 4 input functions                    ; 52             ;
;     -- <=3 input functions                  ; 351            ;
;                                             ;                ;
; Dedicated logic registers                   ; 304            ;
;                                             ;                ;
; I/O pins                                    ; 43             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 927800         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 456            ;
; Total fan-out                               ; 7009           ;
; Average fan-out                             ; 5.92           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                            ; Entity Name               ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |PianissimoFinalProject                                 ; 584 (122)           ; 304 (25)                  ; 927800            ; 0          ; 43   ; 0            ; |PianissimoFinalProject                                                                                                                                                                        ; PianissimoFinalProject    ; work         ;
;    |MasterFSM:masterFSM|                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|MasterFSM:masterFSM                                                                                                                                                    ; MasterFSM                 ; work         ;
;    |PS2_Controller:ps2|                                 ; 108 (6)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|PS2_Controller:ps2                                                                                                                                                     ; PS2_Controller            ; work         ;
;       |Altera_UP_PS2_Command_Out:PS2_Command_Out|       ; 86 (86)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                           ; Altera_UP_PS2_Command_Out ; work         ;
;       |Altera_UP_PS2_Data_In:PS2_Data_In|               ; 16 (16)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                   ; Altera_UP_PS2_Data_In     ; work         ;
;    |drawToScreen:drawScanner|                           ; 24 (24)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|drawToScreen:drawScanner                                                                                                                                               ; drawToScreen              ; work         ;
;    |mainStateHandler:mainStateController|               ; 240 (168)           ; 130 (72)                  ; 6200              ; 0          ; 0    ; 0            ; |PianissimoFinalProject|mainStateHandler:mainStateController                                                                                                                                   ; mainStateHandler          ; work         ;
;       |NoteStorage:noteRamStorage|                      ; 0 (0)               ; 0 (0)                     ; 6200              ; 0          ; 0    ; 0            ; |PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage                                                                                                        ; NoteStorage               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 6200              ; 0          ; 0    ; 0            ; |PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component                                                                        ; altsyncram                ; work         ;
;             |altsyncram_kot1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 6200              ; 0          ; 0    ; 0            ; |PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated                                         ; altsyncram_kot1           ; work         ;
;       |timeCounter:timecounter|                         ; 72 (2)              ; 58 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|mainStateHandler:mainStateController|timeCounter:timecounter                                                                                                           ; timeCounter               ; work         ;
;          |upLoopCounter_29b:clockCount|                 ; 35 (35)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|mainStateHandler:mainStateController|timeCounter:timecounter|upLoopCounter_29b:clockCount                                                                              ; upLoopCounter_29b         ; work         ;
;          |upLoopCounter_29b:outputCount|                ; 35 (35)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|mainStateHandler:mainStateController|timeCounter:timecounter|upLoopCounter_29b:outputCount                                                                             ; upLoopCounter_29b         ; work         ;
;    |startScreenHandler:startScreenController|           ; 3 (0)               ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |PianissimoFinalProject|startScreenHandler:startScreenController                                                                                                                               ; startScreenHandler        ; work         ;
;       |StartScreen:startScreenMemoryController|         ; 3 (0)               ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |PianissimoFinalProject|startScreenHandler:startScreenController|StartScreen:startScreenMemoryController                                                                                       ; StartScreen               ; work         ;
;          |altsyncram:altsyncram_component|              ; 3 (0)               ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |PianissimoFinalProject|startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component                                                       ; altsyncram                ; work         ;
;             |altsyncram_rtg1:auto_generated|            ; 3 (0)               ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |PianissimoFinalProject|startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component|altsyncram_rtg1:auto_generated                        ; altsyncram_rtg1           ; work         ;
;                |decode_01a:rden_decode|                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component|altsyncram_rtg1:auto_generated|decode_01a:rden_decode ; decode_01a                ; work         ;
;    |vga_adapter:VGA|                                    ; 85 (1)              ; 30 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |PianissimoFinalProject|vga_adapter:VGA                                                                                                                                                        ; vga_adapter               ; work         ;
;       |altsyncram:VideoMemory|                          ; 6 (0)               ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |PianissimoFinalProject|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                 ; altsyncram                ; work         ;
;          |altsyncram_fnn1:auto_generated|               ; 6 (0)               ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |PianissimoFinalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fnn1:auto_generated                                                                                                  ; altsyncram_fnn1           ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fnn1:auto_generated|decode_01a:rden_decode_b                                                                         ; decode_01a                ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fnn1:auto_generated|decode_7la:decode2                                                                               ; decode_7la                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                           ; vga_address_translator    ; work         ;
;       |vga_controller:controller|                       ; 68 (58)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|vga_adapter:VGA|vga_controller:controller                                                                                                                              ; vga_controller            ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                 ; vga_address_translator    ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|vga_adapter:VGA|vga_pll:mypll                                                                                                                                          ; vga_pll                   ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                  ; altpll                    ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PianissimoFinalProject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                        ; altpll_80u                ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 100          ; 62           ; 100          ; 62           ; 6200   ; None                     ;
; startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component|altsyncram_rtg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 19200        ; 24           ; --           ; --           ; 460800 ; ./images/StartScreen.mif ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fnn1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 19200        ; 24           ; 19200        ; 24           ; 460800 ; ./images/StartScreen.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PianissimoFinalProject|mainStateHandler:mainStateController|currentSubState                                                                                                                                                                                                                  ;
+----------------------------------------+----------------------+-----------------------------+-----------------------------------+----------------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------------+
; Name                                   ; currentSubState.IDLE ; currentSubState.DONEDRAWING ; currentSubState.DRAWNEXTNOTEBLOCK ; currentSubState.DRAWNEWLINEOFNOTEBLOCK ; currentSubState.DRAWNOTEBLOCK ; currentSubState.RESETPLAYBACK ; currentSubState.WRITETOMEMORY ; currentSubState.STARTNOTERECORDING ;
+----------------------------------------+----------------------+-----------------------------+-----------------------------------+----------------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------------+
; currentSubState.STARTNOTERECORDING     ; 0                    ; 0                           ; 0                                 ; 0                                      ; 0                             ; 0                             ; 0                             ; 0                                  ;
; currentSubState.WRITETOMEMORY          ; 0                    ; 0                           ; 0                                 ; 0                                      ; 0                             ; 0                             ; 1                             ; 1                                  ;
; currentSubState.RESETPLAYBACK          ; 0                    ; 0                           ; 0                                 ; 0                                      ; 0                             ; 1                             ; 0                             ; 1                                  ;
; currentSubState.DRAWNOTEBLOCK          ; 0                    ; 0                           ; 0                                 ; 0                                      ; 1                             ; 0                             ; 0                             ; 1                                  ;
; currentSubState.DRAWNEWLINEOFNOTEBLOCK ; 0                    ; 0                           ; 0                                 ; 1                                      ; 0                             ; 0                             ; 0                             ; 1                                  ;
; currentSubState.DRAWNEXTNOTEBLOCK      ; 0                    ; 0                           ; 1                                 ; 0                                      ; 0                             ; 0                             ; 0                             ; 1                                  ;
; currentSubState.DONEDRAWING            ; 0                    ; 1                           ; 0                                 ; 0                                      ; 0                             ; 0                             ; 0                             ; 1                                  ;
; currentSubState.IDLE                   ; 1                    ; 0                           ; 0                                 ; 0                                      ; 0                             ; 0                             ; 0                             ; 1                                  ;
+----------------------------------------+----------------------+-----------------------------+-----------------------------------+----------------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PianissimoFinalProject|PS2_Controller:ps2|s_ps2_transceiver                                                                                                                                                                                 ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                            ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                 ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------------+------------------------+
; screenX[7]                                          ; screenX[7]                          ; yes                    ;
; screenX[6]                                          ; screenX[7]                          ; yes                    ;
; screenX[5]                                          ; screenX[7]                          ; yes                    ;
; screenY[6]                                          ; screenX[7]                          ; yes                    ;
; screenY[5]                                          ; screenX[7]                          ; yes                    ;
; screenY[4]                                          ; screenX[7]                          ; yes                    ;
; screenY[3]                                          ; screenX[7]                          ; yes                    ;
; colour[16]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; screenX[0]                                          ; screenX[7]                          ; yes                    ;
; screenX[1]                                          ; screenX[7]                          ; yes                    ;
; screenX[2]                                          ; screenX[7]                          ; yes                    ;
; screenX[3]                                          ; screenX[7]                          ; yes                    ;
; screenX[4]                                          ; screenX[7]                          ; yes                    ;
; colour[17]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[18]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[19]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[20]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[21]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[22]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[23]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[8]                                           ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[9]                                           ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[10]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[11]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[12]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[13]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[14]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[15]                                          ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[0]                                           ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[1]                                           ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[2]                                           ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[3]                                           ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[4]                                           ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[5]                                           ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[6]                                           ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; colour[7]                                           ; MasterFSM:masterFSM|currentState[0] ; yes                    ;
; screenY[0]                                          ; screenX[7]                          ; yes                    ;
; screenY[1]                                          ; screenX[7]                          ; yes                    ;
; screenY[2]                                          ; screenX[7]                          ; yes                    ;
; Number of user-specified and inferred latches = 39  ;                                     ;                        ;
+-----------------------------------------------------+-------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal                                                                      ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; mainStateHandler:mainStateController|outputColour[0..3]                                                       ; Stuck at VCC due to stuck port data_in                                                  ;
; mainStateHandler:mainStateController|outputColour[4..23]                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; MasterFSM:masterFSM|currentState[2..4]                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|idle_counter[0..7]                                                                         ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                  ;
; drawToScreen:drawScanner|outputDrawScreenPosY[0..7]                                                           ; Stuck at GND due to stuck port clock_enable                                             ;
; drawToScreen:drawScanner|doneDrawing                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; upLoopCounterVariableBits:drawScannerCounter|regOut[0..19]                                                    ; Stuck at GND due to stuck port clock                                                    ;
; resetScreen:screenReseter|internalPianoAddress[0..12]                                                         ; Lost fanout                                                                             ;
; mainStateHandler:mainStateController|currentSubState~2                                                        ; Lost fanout                                                                             ;
; mainStateHandler:mainStateController|currentSubState~3                                                        ; Lost fanout                                                                             ;
; mainStateHandler:mainStateController|currentSubState~4                                                        ; Lost fanout                                                                             ;
; PS2_Controller:ps2|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                             ;
; PS2_Controller:ps2|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                             ;
; mainStateHandler:mainStateController|currentSubState.WRITETOMEMORY                                            ; Stuck at GND due to stuck port data_in                                                  ;
; mainStateHandler:mainStateController|currentNoteData[0..28]                                                   ; Stuck at GND due to stuck port data_in                                                  ;
; mainStateHandler:mainStateController|noteWriteAddress[1..6]                                                   ; Merged with mainStateHandler:mainStateController|noteWriteAddress[0]                    ;
; mainStateHandler:mainStateController|memoryWriteEnable                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; mainStateHandler:mainStateController|noteWriteAddress[0]                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                             ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Stuck at GND due to stuck port data_in                                                  ;
; mainStateHandler:mainStateController|currentSubState.IDLE                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                             ;
; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                             ;
; Total Number of Removed Registers = 143                                                                       ;                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                         ;
+--------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                        ;
+--------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------+
; mainStateHandler:mainStateController|currentSubState.WRITETOMEMORY ; Stuck at GND                   ; mainStateHandler:mainStateController|currentNoteData[28],                                                     ;
;                                                                    ; due to stuck port data_in      ; mainStateHandler:mainStateController|currentNoteData[27],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[26],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[25],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[24],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[23],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[22],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[21],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[20],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[19],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[18],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[17],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[16],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[15],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[14],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[13],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[12],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[11],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[10],                                                     ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[9],                                                      ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[8],                                                      ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[7],                                                      ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[6],                                                      ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[5],                                                      ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[4],                                                      ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[3],                                                      ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[2],                                                      ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[1],                                                      ;
;                                                                    ;                                ; mainStateHandler:mainStateController|currentNoteData[0],                                                      ;
;                                                                    ;                                ; mainStateHandler:mainStateController|memoryWriteEnable,                                                       ;
;                                                                    ;                                ; mainStateHandler:mainStateController|noteWriteAddress[0]                                                      ;
; drawToScreen:drawScanner|outputDrawScreenPosY[0]                   ; Stuck at GND                   ; drawToScreen:drawScanner|doneDrawing,                                                                         ;
;                                                                    ; due to stuck port clock_enable ; upLoopCounterVariableBits:drawScannerCounter|regOut[12],                                                      ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[11],                                                      ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[1],                                                       ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[2],                                                       ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[10],                                                      ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[3],                                                       ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[4],                                                       ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[5],                                                       ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[6],                                                       ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[7],                                                       ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[8],                                                       ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[9],                                                       ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[0],                                                       ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[19],                                                      ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[18],                                                      ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[17],                                                      ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[16],                                                      ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[15],                                                      ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[14],                                                      ;
;                                                                    ;                                ; upLoopCounterVariableBits:drawScannerCounter|regOut[13]                                                       ;
; mainStateHandler:mainStateController|outputColour[0]               ; Stuck at VCC                   ; resetScreen:screenReseter|internalPianoAddress[0],                                                            ;
;                                                                    ; due to stuck port data_in      ; resetScreen:screenReseter|internalPianoAddress[1],                                                            ;
;                                                                    ;                                ; resetScreen:screenReseter|internalPianoAddress[2],                                                            ;
;                                                                    ;                                ; resetScreen:screenReseter|internalPianoAddress[3],                                                            ;
;                                                                    ;                                ; resetScreen:screenReseter|internalPianoAddress[7],                                                            ;
;                                                                    ;                                ; resetScreen:screenReseter|internalPianoAddress[8],                                                            ;
;                                                                    ;                                ; resetScreen:screenReseter|internalPianoAddress[9],                                                            ;
;                                                                    ;                                ; resetScreen:screenReseter|internalPianoAddress[10],                                                           ;
;                                                                    ;                                ; resetScreen:screenReseter|internalPianoAddress[11],                                                           ;
;                                                                    ;                                ; resetScreen:screenReseter|internalPianoAddress[12]                                                            ;
; PS2_Controller:ps2|idle_counter[3]                                 ; Lost Fanouts                   ; PS2_Controller:ps2|idle_counter[4], PS2_Controller:ps2|idle_counter[5],                                       ;
;                                                                    ;                                ; PS2_Controller:ps2|idle_counter[6], PS2_Controller:ps2|idle_counter[7]                                        ;
; PS2_Controller:ps2|s_ps2_transceiver~2                             ; Lost Fanouts                   ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                    ;                                ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                    ;                                ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                    ;                                ; PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT       ; Stuck at GND                   ; PS2_Controller:ps2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                    ; due to stuck port data_in      ; PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
+--------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 304   ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 78    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 162   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[6]                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |PianissimoFinalProject|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PianissimoFinalProject|drawToScreen:drawScanner|outputDrawScreenPosX[3]                                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |PianissimoFinalProject|resetScreen:screenReseter|internalPianoAddress[8]                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4]          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |PianissimoFinalProject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7]                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PianissimoFinalProject|mainStateHandler:mainStateController|outputScreenX[7]                                             ;
; 4:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |PianissimoFinalProject|mainStateHandler:mainStateController|currentNoteData[38]                                          ;
; 27:1               ; 33 bits   ; 594 LEs       ; 495 LEs              ; 99 LEs                 ; Yes        ; |PianissimoFinalProject|mainStateHandler:mainStateController|currentNoteData[3]                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |PianissimoFinalProject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fnn1:auto_generated|mux_5hb:mux3|result_node[3] ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |PianissimoFinalProject|colour[12]                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fnn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component|altsyncram_rtg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:ps2 ;
+------------------+-------+--------------------------------------+
; Parameter Name   ; Value ; Type                                 ;
+------------------+-------+--------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                       ;
+------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                               ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                               ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                               ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                               ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                               ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                               ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                               ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                               ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                               ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA        ;
+-------------------------+--------------------------+----------------+
; Parameter Name          ; Value                    ; Type           ;
+-------------------------+--------------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 8                        ; Signed Integer ;
; MONOCHROME              ; FALSE                    ; String         ;
; RESOLUTION              ; 160x120                  ; String         ;
; BACKGROUND_IMAGE        ; ./images/StartScreen.mif ; String         ;
+-------------------------+--------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+--------------------------+---------------------+
; Parameter Name                     ; Value                    ; Type                ;
+------------------------------------+--------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped             ;
; WIDTH_A                            ; 24                       ; Signed Integer      ;
; WIDTHAD_A                          ; 15                       ; Signed Integer      ;
; NUMWORDS_A                         ; 19200                    ; Signed Integer      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped             ;
; WIDTH_B                            ; 24                       ; Signed Integer      ;
; WIDTHAD_B                          ; 15                       ; Signed Integer      ;
; NUMWORDS_B                         ; 19200                    ; Signed Integer      ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped             ;
; OUTDATA_REG_B                      ; CLOCK1                   ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped             ;
; BYTE_SIZE                          ; 8                        ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped             ;
; INIT_FILE                          ; ./images/StartScreen.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                   ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                   ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_fnn1          ; Untyped             ;
+------------------------------------+--------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+-------------+------------------------------------------------+
; Parameter Name          ; Value       ; Type                                           ;
+-------------------------+-------------+------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 8           ; Signed Integer                                 ;
; MONOCHROME              ; FALSE       ; String                                         ;
; RESOLUTION              ; 160x120     ; String                                         ;
; C_VERT_NUM_PIXELS       ; 00111100000 ; Unsigned Binary                                ;
; C_VERT_SYNC_START       ; 00111101101 ; Unsigned Binary                                ;
; C_VERT_SYNC_END         ; 00111101110 ; Unsigned Binary                                ;
; C_VERT_TOTAL_COUNT      ; 01000001101 ; Unsigned Binary                                ;
; C_HORZ_NUM_PIXELS       ; 01010000000 ; Unsigned Binary                                ;
; C_HORZ_SYNC_START       ; 01010010011 ; Unsigned Binary                                ;
; C_HORZ_SYNC_END         ; 01011110010 ; Unsigned Binary                                ;
; C_HORZ_TOTAL_COUNT      ; 01100100000 ; Unsigned Binary                                ;
+-------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 4480                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ./images/Piano.mif   ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_m7g1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MasterFSM:masterFSM ;
+-------------------+-------+--------------------------------------+
; Parameter Name    ; Value ; Type                                 ;
+-------------------+-------+--------------------------------------+
; key0              ; 0     ; Signed Integer                       ;
; key1              ; 1     ; Signed Integer                       ;
; key2              ; 2     ; Signed Integer                       ;
; key3              ; 3     ; Signed Integer                       ;
; key4              ; 4     ; Signed Integer                       ;
; key5              ; 5     ; Signed Integer                       ;
; key6              ; 6     ; Signed Integer                       ;
; key7              ; 7     ; Signed Integer                       ;
; key8              ; 8     ; Signed Integer                       ;
; key9              ; 9     ; Signed Integer                       ;
; keyTilda          ; 10    ; Signed Integer                       ;
; keyMinus          ; 11    ; Signed Integer                       ;
; keyEquals         ; 12    ; Signed Integer                       ;
; keyBackspace      ; 13    ; Signed Integer                       ;
; keyTab            ; 14    ; Signed Integer                       ;
; keyQ              ; 15    ; Signed Integer                       ;
; keyW              ; 16    ; Signed Integer                       ;
; keyE              ; 17    ; Signed Integer                       ;
; keyR              ; 18    ; Signed Integer                       ;
; keyT              ; 19    ; Signed Integer                       ;
; keyY              ; 20    ; Signed Integer                       ;
; keyU              ; 21    ; Signed Integer                       ;
; keyI              ; 22    ; Signed Integer                       ;
; keyO              ; 23    ; Signed Integer                       ;
; keyP              ; 24    ; Signed Integer                       ;
; keyLSquareBracket ; 25    ; Signed Integer                       ;
; keyRSquareBracket ; 26    ; Signed Integer                       ;
; keyBackslash      ; 27    ; Signed Integer                       ;
; keySpacebar       ; 28    ; Signed Integer                       ;
; noPress           ; 29    ; Signed Integer                       ;
+-------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                                                          ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                                                       ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                                                                       ;
; WIDTH_A                            ; 24                       ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 15                       ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 19200                    ; Signed Integer                                                                                ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                                                       ;
; WIDTH_B                            ; 1                        ; Untyped                                                                                       ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                                                       ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                                                       ;
; INIT_FILE                          ; ./images/StartScreen.mif ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_rtg1          ; Untyped                                                                                       ;
+------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainStateHandler:mainStateController ;
+-------------------+-------+-------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                  ;
+-------------------+-------+-------------------------------------------------------+
; key0              ; 0     ; Signed Integer                                        ;
; key1              ; 1     ; Signed Integer                                        ;
; key2              ; 2     ; Signed Integer                                        ;
; key3              ; 3     ; Signed Integer                                        ;
; key4              ; 4     ; Signed Integer                                        ;
; key5              ; 5     ; Signed Integer                                        ;
; key6              ; 6     ; Signed Integer                                        ;
; key7              ; 7     ; Signed Integer                                        ;
; key8              ; 8     ; Signed Integer                                        ;
; key9              ; 9     ; Signed Integer                                        ;
; keyTilda          ; 10    ; Signed Integer                                        ;
; keyMinus          ; 11    ; Signed Integer                                        ;
; keyEquals         ; 12    ; Signed Integer                                        ;
; keyBackspace      ; 13    ; Signed Integer                                        ;
; keyTab            ; 14    ; Signed Integer                                        ;
; keyQ              ; 15    ; Signed Integer                                        ;
; keyW              ; 16    ; Signed Integer                                        ;
; keyE              ; 17    ; Signed Integer                                        ;
; keyR              ; 18    ; Signed Integer                                        ;
; keyT              ; 19    ; Signed Integer                                        ;
; keyY              ; 20    ; Signed Integer                                        ;
; keyU              ; 21    ; Signed Integer                                        ;
; keyI              ; 22    ; Signed Integer                                        ;
; keyO              ; 23    ; Signed Integer                                        ;
; keyP              ; 24    ; Signed Integer                                        ;
; keyLSquareBracket ; 25    ; Signed Integer                                        ;
; keyRSquareBracket ; 26    ; Signed Integer                                        ;
; keyBackslash      ; 27    ; Signed Integer                                        ;
; keySpacebar       ; 28    ; Signed Integer                                        ;
; noPress           ; 29    ; Signed Integer                                        ;
+-------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                          ;
; WIDTH_A                            ; 62                   ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 100                  ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 62                   ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 100                  ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_kot1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: upLoopCounterVariableBits:drawScannerCounter ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; outputBits     ; 20    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 24                                                                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 24                                                                                                               ;
;     -- NUMWORDS_B                         ; 19200                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component                                    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                              ;
;     -- WIDTH_A                            ; 24                                                                                                               ;
;     -- NUMWORDS_A                         ; 4480                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                              ;
;     -- WIDTH_A                            ; 24                                                                                                               ;
;     -- NUMWORDS_A                         ; 19200                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 62                                                                                                               ;
;     -- NUMWORDS_A                         ; 100                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 62                                                                                                               ;
;     -- NUMWORDS_B                         ; 100                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "upLoopCounterVariableBits:drawScannerCounter"                                                                                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; maxCount[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; maxCount[19..7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; maxCount[4..3]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; maxCount[1..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; maxCount[2]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; regOut          ; Output ; Warning  ; Output or bidir port (20 bits) is smaller than the port expression (21 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainStateHandler:mainStateController|timeCounter:timecounter|upLoopCounter_29b:outputCount" ;
+------------------+-------+----------+----------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                          ;
+------------------+-------+----------+----------------------------------------------------------------------------------+
; maxCount[24..21] ; Input ; Info     ; Stuck at VCC                                                                     ;
; maxCount[16..15] ; Input ; Info     ; Stuck at VCC                                                                     ;
; maxCount[9..8]   ; Input ; Info     ; Stuck at VCC                                                                     ;
; maxCount[27..25] ; Input ; Info     ; Stuck at GND                                                                     ;
; maxCount[20..17] ; Input ; Info     ; Stuck at GND                                                                     ;
; maxCount[12..10] ; Input ; Info     ; Stuck at GND                                                                     ;
; maxCount[7..0]   ; Input ; Info     ; Stuck at GND                                                                     ;
; maxCount[28]     ; Input ; Info     ; Stuck at VCC                                                                     ;
; maxCount[14]     ; Input ; Info     ; Stuck at GND                                                                     ;
; maxCount[13]     ; Input ; Info     ; Stuck at VCC                                                                     ;
+------------------+-------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainStateHandler:mainStateController|timeCounter:timecounter|upLoopCounter_29b:clockCount" ;
+------------------+-------+----------+---------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                         ;
+------------------+-------+----------+---------------------------------------------------------------------------------+
; maxCount[19..16] ; Input ; Info     ; Stuck at VCC                                                                    ;
; maxCount[28..20] ; Input ; Info     ; Stuck at GND                                                                    ;
; maxCount[13..10] ; Input ; Info     ; Stuck at GND                                                                    ;
; maxCount[8..7]   ; Input ; Info     ; Stuck at GND                                                                    ;
; maxCount[5..0]   ; Input ; Info     ; Stuck at GND                                                                    ;
; maxCount[15]     ; Input ; Info     ; Stuck at GND                                                                    ;
; maxCount[14]     ; Input ; Info     ; Stuck at VCC                                                                    ;
; maxCount[9]      ; Input ; Info     ; Stuck at VCC                                                                    ;
; maxCount[6]      ; Input ; Info     ; Stuck at VCC                                                                    ;
+------------------+-------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mainStateHandler:mainStateController|timeCounter:timecounter" ;
+-------------+-------+----------+---------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                 ;
+-------------+-------+----------+---------------------------------------------------------+
; timerEnable ; Input ; Info     ; Stuck at VCC                                            ;
+-------------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MasterFSM:masterFSM"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; timerEnable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; plot ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:ps2"                                                                                          ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                             ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; command_was_sent              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error_communication_timed_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 304                         ;
;     CLR SCLR          ; 39                          ;
;     ENA               ; 16                          ;
;     ENA CLR SCLR      ; 39                          ;
;     ENA SCLR          ; 78                          ;
;     ENA SLD           ; 29                          ;
;     SCLR              ; 12                          ;
;     plain             ; 91                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 586                         ;
;     arith             ; 175                         ;
;         1 data inputs ; 175                         ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 329                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 66                          ;
;         4 data inputs ; 52                          ;
;         5 data inputs ; 38                          ;
;         6 data inputs ; 137                         ;
;     shared            ; 76                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 43                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 206                         ;
;                       ;                             ;
; Max LUT depth         ; 5.80                        ;
; Average LUT depth     ; 2.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Nov 12 12:50:13 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pianissimo -c Pianissimo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file timecounter.v
    Info (12023): Found entity 1: timeCounter File: W:/Pianissimo/TimeCounter.v Line: 1
    Info (12023): Found entity 2: upLoopCounter_29b File: W:/Pianissimo/TimeCounter.v Line: 11
    Info (12023): Found entity 3: downCounter_9b File: W:/Pianissimo/TimeCounter.v Line: 30
    Info (12023): Found entity 4: upLoopCounterVariableBits File: W:/Pianissimo/TimeCounter.v Line: 46
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(83): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 83
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(84): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 84
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(85): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 85
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(86): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 86
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(87): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 87
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(88): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 88
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(89): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 89
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(90): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 90
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(131): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 131
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(132): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 132
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(133): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 133
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(134): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 134
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(135): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 135
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(136): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 136
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(137): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 137
Warning (10229): Verilog HDL Expression warning at StateHandlers.v(138): truncated literal to match 4 bits File: W:/Pianissimo/StateHandlers.v Line: 138
Info (12021): Found 2 design units, including 2 entities, in source file statehandlers.v
    Info (12023): Found entity 1: startScreenHandler File: W:/Pianissimo/StateHandlers.v Line: 3
    Info (12023): Found entity 2: mainStateHandler File: W:/Pianissimo/StateHandlers.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file startscreen.v
    Info (12023): Found entity 1: StartScreen File: W:/Pianissimo/StartScreen.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pianorom.v
    Info (12023): Found entity 1: PianoROM File: W:/Pianissimo/PianoROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pianissimofinalproject.v
    Info (12023): Found entity 1: PianissimoFinalProject File: W:/Pianissimo/PianissimoFinalProject.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file notestorage.v
    Info (12023): Found entity 1: NoteStorage File: W:/Pianissimo/NoteStorage.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file drawtoscreen.v
    Info (12023): Found entity 1: drawToScreen File: W:/Pianissimo/DrawToScreen.v Line: 1
    Info (12023): Found entity 2: resetScreen File: W:/Pianissimo/DrawToScreen.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: W:/Pianissimo/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: W:/Pianissimo/vga_adapter/vga_controller.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: W:/Pianissimo/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: W:/Pianissimo/vga_adapter/vga_adapter.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: W:/Pianissimo/PS2_controller/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: W:/Pianissimo/PS2_controller/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: W:/Pianissimo/PS2_controller/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fsms/masterfsm.v
    Info (12023): Found entity 1: MasterFSM File: W:/Pianissimo/FSMs/MasterFSM.v Line: 3
Info (12127): Elaborating entity "PianissimoFinalProject" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PianissimoFinalProject.v(92): object "rdAddress" assigned a value but never read File: W:/Pianissimo/PianissimoFinalProject.v Line: 92
Warning (10858): Verilog HDL warning at PianissimoFinalProject.v(94): object masterResetAddress used but never assigned File: W:/Pianissimo/PianissimoFinalProject.v Line: 94
Warning (10240): Verilog HDL Always Construct warning at PianissimoFinalProject.v(136): inferring latch(es) for variable "plotWriteEnable", which holds its previous value in one or more paths through the always construct File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Warning (10240): Verilog HDL Always Construct warning at PianissimoFinalProject.v(136): inferring latch(es) for variable "colour", which holds its previous value in one or more paths through the always construct File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Warning (10240): Verilog HDL Always Construct warning at PianissimoFinalProject.v(136): inferring latch(es) for variable "screenX", which holds its previous value in one or more paths through the always construct File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Warning (10240): Verilog HDL Always Construct warning at PianissimoFinalProject.v(136): inferring latch(es) for variable "screenY", which holds its previous value in one or more paths through the always construct File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Warning (10030): Net "masterResetAddress" at PianissimoFinalProject.v(94) has no driver or initial value, using a default initial value '0' File: W:/Pianissimo/PianissimoFinalProject.v Line: 94
Warning (10034): Output port "LEDR[7..3]" at PianissimoFinalProject.v(10) has no driver File: W:/Pianissimo/PianissimoFinalProject.v Line: 10
Info (10041): Inferred latch for "screenY[0]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenY[1]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenY[2]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenY[3]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenY[4]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenY[5]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenY[6]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenY[7]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenX[0]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenX[1]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenX[2]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenX[3]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenX[4]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenX[5]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenX[6]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "screenX[7]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[0]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[1]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[2]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[3]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[4]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[5]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[6]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[7]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[8]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[9]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[10]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[11]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[12]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[13]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[14]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[15]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[16]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[17]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[18]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[19]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[20]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[21]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[22]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "colour[23]" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (10041): Inferred latch for "plotWriteEnable" at PianissimoFinalProject.v(136) File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:ps2" File: W:/Pianissimo/PianissimoFinalProject.v Line: 39
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In" File: W:/Pianissimo/PS2_controller/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: W:/Pianissimo/PS2_controller/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/Pianissimo/PianissimoFinalProject.v Line: 114
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/Pianissimo/vga_adapter/vga_adapter.v Line: 157
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/Pianissimo/vga_adapter/vga_adapter.v Line: 178
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/Pianissimo/vga_adapter/vga_adapter.v Line: 178
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/Pianissimo/vga_adapter/vga_adapter.v Line: 178
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "init_file" = "./images/StartScreen.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fnn1.tdf
    Info (12023): Found entity 1: altsyncram_fnn1 File: W:/Pianissimo/db/altsyncram_fnn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_fnn1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fnn1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: W:/Pianissimo/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fnn1:auto_generated|decode_7la:decode2" File: W:/Pianissimo/db/altsyncram_fnn1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: W:/Pianissimo/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fnn1:auto_generated|decode_01a:rden_decode_b" File: W:/Pianissimo/db/altsyncram_fnn1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: W:/Pianissimo/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fnn1:auto_generated|mux_5hb:mux3" File: W:/Pianissimo/db/altsyncram_fnn1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/Pianissimo/vga_adapter/vga_adapter.v Line: 201
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/Pianissimo/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/Pianissimo/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/Pianissimo/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/Pianissimo/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/Pianissimo/vga_adapter/vga_adapter.v Line: 216
Info (12128): Elaborating entity "drawToScreen" for hierarchy "drawToScreen:drawScanner" File: W:/Pianissimo/PianissimoFinalProject.v Line: 122
Warning (10230): Verilog HDL assignment warning at DrawToScreen.v(15): truncated value with size 32 to match size of target (8) File: W:/Pianissimo/DrawToScreen.v Line: 15
Warning (10230): Verilog HDL assignment warning at DrawToScreen.v(18): truncated value with size 32 to match size of target (8) File: W:/Pianissimo/DrawToScreen.v Line: 18
Warning (10230): Verilog HDL assignment warning at DrawToScreen.v(23): truncated value with size 32 to match size of target (15) File: W:/Pianissimo/DrawToScreen.v Line: 23
Info (12128): Elaborating entity "resetScreen" for hierarchy "resetScreen:screenReseter" File: W:/Pianissimo/PianissimoFinalProject.v Line: 123
Warning (10230): Verilog HDL assignment warning at DrawToScreen.v(47): truncated value with size 32 to match size of target (13) File: W:/Pianissimo/DrawToScreen.v Line: 47
Info (12128): Elaborating entity "PianoROM" for hierarchy "resetScreen:screenReseter|PianoROM:pianoImage" File: W:/Pianissimo/DrawToScreen.v Line: 41
Info (12128): Elaborating entity "altsyncram" for hierarchy "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component" File: W:/Pianissimo/PianoROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component" File: W:/Pianissimo/PianoROM.v Line: 82
Info (12133): Instantiated megafunction "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component" with the following parameter: File: W:/Pianissimo/PianoROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./images/Piano.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4480"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m7g1.tdf
    Info (12023): Found entity 1: altsyncram_m7g1 File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m7g1" for hierarchy "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "MasterFSM" for hierarchy "MasterFSM:masterFSM" File: W:/Pianissimo/PianissimoFinalProject.v Line: 126
Warning (10270): Verilog HDL Case Statement warning at MasterFSM.v(28): incomplete case statement has no default case item File: W:/Pianissimo/FSMs/MasterFSM.v Line: 28
Info (12128): Elaborating entity "startScreenHandler" for hierarchy "startScreenHandler:startScreenController" File: W:/Pianissimo/PianissimoFinalProject.v Line: 129
Info (12128): Elaborating entity "StartScreen" for hierarchy "startScreenHandler:startScreenController|StartScreen:startScreenMemoryController" File: W:/Pianissimo/StateHandlers.v Line: 8
Info (12128): Elaborating entity "altsyncram" for hierarchy "startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component" File: W:/Pianissimo/StartScreen.v Line: 82
Info (12130): Elaborated megafunction instantiation "startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component" File: W:/Pianissimo/StartScreen.v Line: 82
Info (12133): Instantiated megafunction "startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component" with the following parameter: File: W:/Pianissimo/StartScreen.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./images/StartScreen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rtg1.tdf
    Info (12023): Found entity 1: altsyncram_rtg1 File: W:/Pianissimo/db/altsyncram_rtg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_rtg1" for hierarchy "startScreenHandler:startScreenController|StartScreen:startScreenMemoryController|altsyncram:altsyncram_component|altsyncram_rtg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mainStateHandler" for hierarchy "mainStateHandler:mainStateController" File: W:/Pianissimo/PianissimoFinalProject.v Line: 132
Warning (10230): Verilog HDL assignment warning at StateHandlers.v(95): truncated value with size 91 to match size of target (62) File: W:/Pianissimo/StateHandlers.v Line: 95
Warning (10230): Verilog HDL assignment warning at StateHandlers.v(96): truncated value with size 32 to match size of target (7) File: W:/Pianissimo/StateHandlers.v Line: 96
Warning (10230): Verilog HDL assignment warning at StateHandlers.v(110): truncated value with size 32 to match size of target (8) File: W:/Pianissimo/StateHandlers.v Line: 110
Warning (10272): Verilog HDL Case Statement warning at StateHandlers.v(131): case item expression covers a value already covered by a previous case item File: W:/Pianissimo/StateHandlers.v Line: 131
Warning (10272): Verilog HDL Case Statement warning at StateHandlers.v(132): case item expression covers a value already covered by a previous case item File: W:/Pianissimo/StateHandlers.v Line: 132
Warning (10272): Verilog HDL Case Statement warning at StateHandlers.v(133): case item expression covers a value already covered by a previous case item File: W:/Pianissimo/StateHandlers.v Line: 133
Warning (10272): Verilog HDL Case Statement warning at StateHandlers.v(134): case item expression covers a value already covered by a previous case item File: W:/Pianissimo/StateHandlers.v Line: 134
Warning (10272): Verilog HDL Case Statement warning at StateHandlers.v(135): case item expression covers a value already covered by a previous case item File: W:/Pianissimo/StateHandlers.v Line: 135
Warning (10272): Verilog HDL Case Statement warning at StateHandlers.v(136): case item expression covers a value already covered by a previous case item File: W:/Pianissimo/StateHandlers.v Line: 136
Warning (10272): Verilog HDL Case Statement warning at StateHandlers.v(137): case item expression covers a value already covered by a previous case item File: W:/Pianissimo/StateHandlers.v Line: 137
Warning (10272): Verilog HDL Case Statement warning at StateHandlers.v(138): case item expression covers a value already covered by a previous case item File: W:/Pianissimo/StateHandlers.v Line: 138
Warning (10230): Verilog HDL assignment warning at StateHandlers.v(142): truncated value with size 32 to match size of target (9) File: W:/Pianissimo/StateHandlers.v Line: 142
Warning (10230): Verilog HDL assignment warning at StateHandlers.v(143): truncated value with size 32 to match size of target (8) File: W:/Pianissimo/StateHandlers.v Line: 143
Warning (10230): Verilog HDL assignment warning at StateHandlers.v(147): truncated value with size 32 to match size of target (7) File: W:/Pianissimo/StateHandlers.v Line: 147
Info (10264): Verilog HDL Case Statement information at StateHandlers.v(62): all case item expressions in this case statement are onehot File: W:/Pianissimo/StateHandlers.v Line: 62
Info (12128): Elaborating entity "NoteStorage" for hierarchy "mainStateHandler:mainStateController|NoteStorage:noteRamStorage" File: W:/Pianissimo/StateHandlers.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component" File: W:/Pianissimo/NoteStorage.v Line: 89
Info (12130): Elaborated megafunction instantiation "mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component" File: W:/Pianissimo/NoteStorage.v Line: 89
Info (12133): Instantiated megafunction "mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component" with the following parameter: File: W:/Pianissimo/NoteStorage.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "100"
    Info (12134): Parameter "numwords_b" = "100"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "62"
    Info (12134): Parameter "width_b" = "62"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kot1.tdf
    Info (12023): Found entity 1: altsyncram_kot1 File: W:/Pianissimo/db/altsyncram_kot1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kot1" for hierarchy "mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "timeCounter" for hierarchy "mainStateHandler:mainStateController|timeCounter:timecounter" File: W:/Pianissimo/StateHandlers.v Line: 33
Info (12128): Elaborating entity "upLoopCounter_29b" for hierarchy "mainStateHandler:mainStateController|timeCounter:timecounter|upLoopCounter_29b:clockCount" File: W:/Pianissimo/TimeCounter.v Line: 6
Warning (10230): Verilog HDL assignment warning at TimeCounter.v(24): truncated value with size 32 to match size of target (29) File: W:/Pianissimo/TimeCounter.v Line: 24
Info (12128): Elaborating entity "upLoopCounterVariableBits" for hierarchy "upLoopCounterVariableBits:drawScannerCounter" File: W:/Pianissimo/PianissimoFinalProject.v Line: 175
Warning (10230): Verilog HDL assignment warning at TimeCounter.v(55): truncated value with size 29 to match size of target (20) File: W:/Pianissimo/TimeCounter.v Line: 55
Warning (10230): Verilog HDL assignment warning at TimeCounter.v(59): truncated value with size 29 to match size of target (20) File: W:/Pianissimo/TimeCounter.v Line: 59
Warning (10230): Verilog HDL assignment warning at TimeCounter.v(61): truncated value with size 32 to match size of target (20) File: W:/Pianissimo/TimeCounter.v Line: 61
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "inputStateStorage[29]" is missing source, defaulting to GND File: W:/Pianissimo/PianissimoFinalProject.v Line: 37
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "inputStateStorage[29]" is missing source, defaulting to GND File: W:/Pianissimo/PianissimoFinalProject.v Line: 37
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "inputStateStorage[29]" is missing source, defaulting to GND File: W:/Pianissimo/PianissimoFinalProject.v Line: 37
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "inputStateStorage[29]" is missing source, defaulting to GND File: W:/Pianissimo/PianissimoFinalProject.v Line: 37
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "inputStateStorage[29]" is missing source, defaulting to GND File: W:/Pianissimo/PianissimoFinalProject.v Line: 37
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[16]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 386
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[17]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 408
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[18]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 430
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[19]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 452
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[20]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 474
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[21]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 496
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[22]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 518
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[23]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 540
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[8]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 210
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[9]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 232
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[10]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 254
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[11]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 276
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[12]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 298
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[13]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 320
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[14]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 342
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[15]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 364
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[0]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 34
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[1]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 56
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[2]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 78
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[3]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 100
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[4]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 122
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[5]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 144
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[6]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 166
        Warning (14320): Synthesized away node "resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|q_a[7]" File: W:/Pianissimo/db/altsyncram_m7g1.tdf Line: 188
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch screenX[7] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenX[6] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenX[5] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenY[6] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenY[5] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenY[4] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenY[3] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenX[0] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenX[1] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenX[2] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenX[3] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenX[4] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenY[0] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenY[1] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13012): Latch screenY[2] has unsafe behavior File: W:/Pianissimo/PianissimoFinalProject.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MasterFSM:masterFSM|currentState[1] File: W:/Pianissimo/FSMs/MasterFSM.v Line: 44
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/Pianissimo/PianissimoFinalProject.v Line: 17
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: W:/Pianissimo/PianissimoFinalProject.v Line: 10
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: W:/Pianissimo/PianissimoFinalProject.v Line: 10
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: W:/Pianissimo/PianissimoFinalProject.v Line: 10
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: W:/Pianissimo/PianissimoFinalProject.v Line: 10
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: W:/Pianissimo/PianissimoFinalProject.v Line: 10
    Warning (13410): Pin "LEDR[9]" is stuck at VCC File: W:/Pianissimo/PianissimoFinalProject.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file W:/Pianissimo/output_files/Pianissimo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/Pianissimo/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Info (21057): Implemented 891 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 641 logic cells
    Info (21064): Implemented 206 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings
    Info: Peak virtual memory: 4877 megabytes
    Info: Processing ended: Tue Nov 12 12:52:49 2024
    Info: Elapsed time: 00:02:36
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/Pianissimo/output_files/Pianissimo.map.smsg.


