Running: D:\Work\Instruments\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/User/Desktop/LabsPOCP/Lab1_Button_Led/Button_Led/Test_Button_Led_isim_beh.exe -prj C:/Users/User/Desktop/LabsPOCP/Lab1_Button_Led/Button_Led/Test_Button_Led_beh.prj work.Test_Button_Led 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/User/Desktop/LabsPOCP/Lab1_Button_Led/Button_Led/Button_Led.vhd" into library work
Parsing VHDL file "C:/Users/User/Desktop/LabsPOCP/Lab1_Button_Led/Button_Led/Test_Button_Led.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Button_Led [button_led_default]
Compiling architecture behavior of entity test_button_led
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/User/Desktop/LabsPOCP/Lab1_Button_Led/Button_Led/Test_Button_Led_isim_beh.exe
Fuse Memory Usage: 29652 KB
Fuse CPU Usage: 375 ms
