#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5db7b1cf2d10 .scope module, "uart_crc_top_tb" "uart_crc_top_tb" 2 1;
 .timescale 0 0;
v0x5db7b1d16af0_0 .var "clk", 0 0;
v0x5db7b1d16bb0_0 .net "crc_valid_out", 0 0, v0x5db7b1cca7e0_0;  1 drivers
v0x5db7b1d16cc0_0 .var "reset", 0 0;
v0x5db7b1d16d60_0 .net "rx_data_out", 7 0, L_0x5db7b1cf2bf0;  1 drivers
v0x5db7b1d16e00_0 .net "rx_ready_out", 0 0, L_0x5db7b1cbb5b0;  1 drivers
v0x5db7b1d16ef0_0 .var "tx_data_in", 7 0;
v0x5db7b1d16f90_0 .var "tx_start", 0 0;
E_0x5db7b1ce7b60 .event anyedge, v0x5db7b1d16520_0;
S_0x5db7b1cd8fb0 .scope module, "dut" "uart_crc_top" 2 12, 3 2 0, S_0x5db7b1cf2d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "tx_data_in";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /OUTPUT 8 "rx_data_out";
    .port_info 5 /OUTPUT 1 "rx_ready_out";
    .port_info 6 /OUTPUT 1 "crc_valid_out";
L_0x5db7b1cf2bf0 .functor BUFZ 8, v0x5db7b1d149c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5db7b1cbb5b0 .functor BUFZ 1, v0x5db7b1d14c40_0, C4<0>, C4<0>, C4<0>;
v0x5db7b1d15e20_0 .net "clk", 0 0, v0x5db7b1d16af0_0;  1 drivers
v0x5db7b1d15f70_0 .net "crc_valid_out", 0 0, v0x5db7b1cca7e0_0;  alias, 1 drivers
v0x5db7b1d16060_0 .var "data_valid", 0 0;
v0x5db7b1d16130_0 .net "reset", 0 0, v0x5db7b1d16cc0_0;  1 drivers
v0x5db7b1d16260_0 .net "rx_crc", 7 0, v0x5db7b1d14920_0;  1 drivers
v0x5db7b1d16300_0 .net "rx_data", 7 0, v0x5db7b1d149c0_0;  1 drivers
v0x5db7b1d163a0_0 .net "rx_data_out", 7 0, L_0x5db7b1cf2bf0;  alias, 1 drivers
v0x5db7b1d16480_0 .net "rx_ready", 0 0, v0x5db7b1d14c40_0;  1 drivers
v0x5db7b1d16520_0 .net "rx_ready_out", 0 0, L_0x5db7b1cbb5b0;  alias, 1 drivers
v0x5db7b1d16650_0 .net "tx_busy", 0 0, v0x5db7b1d15a50_0;  1 drivers
v0x5db7b1d166f0_0 .net "tx_crc", 7 0, v0x5db7b1d13c80_0;  1 drivers
v0x5db7b1d16790_0 .net "tx_data_in", 7 0, v0x5db7b1d16ef0_0;  1 drivers
v0x5db7b1d168a0_0 .net "tx_out", 0 0, v0x5db7b1d15af0_0;  1 drivers
v0x5db7b1d16990_0 .net "tx_start", 0 0, v0x5db7b1d16f90_0;  1 drivers
S_0x5db7b1cd91f0 .scope module, "crc_check" "crc_checker" 3 56, 4 2 0, S_0x5db7b1cd8fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 8 "crc_in";
    .port_info 4 /OUTPUT 1 "crc_error";
P_0x5db7b1cecd20 .param/l "POLYNOMIAL" 0 4 10, C4<00000111>;
v0x5db7b1cc68a0_0 .net "clk", 0 0, v0x5db7b1d16af0_0;  alias, 1 drivers
v0x5db7b1cca7e0_0 .var "crc_error", 0 0;
v0x5db7b1cca880_0 .net "crc_in", 7 0, v0x5db7b1d14920_0;  alias, 1 drivers
v0x5db7b1ccb9a0_0 .var "crc_register", 7 0;
v0x5db7b1ccba40_0 .net "data_in", 7 0, v0x5db7b1d149c0_0;  alias, 1 drivers
v0x5db7b1cf1720_0 .net "reset", 0 0, v0x5db7b1d16cc0_0;  alias, 1 drivers
E_0x5db7b1ce6b10 .event posedge, v0x5db7b1cf1720_0, v0x5db7b1cc68a0_0;
S_0x5db7b1d139c0 .scope module, "crc_gen" "crc_generator" 3 39, 5 1 0, S_0x5db7b1cd8fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 8 "crc_out";
P_0x5db7b1d13bc0 .param/l "POLYNOMIAL" 0 5 7, C4<00000111>;
v0x5db7b1cf17c0_0 .net "clk", 0 0, v0x5db7b1d16af0_0;  alias, 1 drivers
v0x5db7b1d13c80_0 .var "crc_out", 7 0;
v0x5db7b1d13d40_0 .var "crc_register", 7 0;
v0x5db7b1d13e00_0 .net "data_in", 7 0, v0x5db7b1d16ef0_0;  alias, 1 drivers
v0x5db7b1d13ee0_0 .net "reset", 0 0, v0x5db7b1d16cc0_0;  alias, 1 drivers
S_0x5db7b1d14030 .scope module, "uart_rx" "uart_receiver" 3 29, 6 1 0, S_0x5db7b1cd8fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx_in";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 8 "crc_out";
    .port_info 5 /OUTPUT 1 "rx_ready";
P_0x5db7b1d14210 .param/l "BAUD_COUNTER_MAX" 1 6 13, +C4<00000000000000000000000000000000000000000000000000000000101000100>;
P_0x5db7b1d14250 .param/l "BAUD_RATE" 0 6 10, +C4<00000000000000000010010110000000>;
P_0x5db7b1d14290 .param/l "CLK_FREQ" 1 6 11, +C4<00000010111110101111000010000000>;
P_0x5db7b1d142d0 .param/l "MID_SAMPLE" 1 6 14, +C4<00000000000000000000000000001000>;
P_0x5db7b1d14310 .param/l "OVERSAMPLING_RATE" 1 6 12, +C4<00000000000000000000000000010000>;
v0x5db7b1d14640_0 .var "baud_counter", 10 0;
v0x5db7b1d14720_0 .var "bit_counter", 4 0;
v0x5db7b1d14800_0 .net "clk", 0 0, v0x5db7b1d16af0_0;  alias, 1 drivers
v0x5db7b1d14920_0 .var "crc_out", 7 0;
v0x5db7b1d149c0_0 .var "data_out", 7 0;
v0x5db7b1d14ab0_0 .net "reset", 0 0, v0x5db7b1d16cc0_0;  alias, 1 drivers
v0x5db7b1d14ba0_0 .net "rx_in", 0 0, v0x5db7b1d15af0_0;  alias, 1 drivers
v0x5db7b1d14c40_0 .var "rx_ready", 0 0;
v0x5db7b1d14d00_0 .var "rx_shift_reg", 17 0;
v0x5db7b1d14de0_0 .var "sample_counter", 3 0;
v0x5db7b1d14ec0_0 .var "samples", 15 0;
v0x5db7b1d14fa0_0 .var "sampling", 0 0;
S_0x5db7b1d15120 .scope module, "uart_tx" "uart_transmitter" 3 18, 7 2 0, S_0x5db7b1cd8fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 8 "crc_in";
    .port_info 4 /INPUT 1 "tx_start";
    .port_info 5 /OUTPUT 1 "tx_out";
    .port_info 6 /OUTPUT 1 "tx_busy";
P_0x5db7b1c95c70 .param/l "BAUD_COUNTER_MAX" 1 7 14, +C4<000000000000000000001010001010111>;
P_0x5db7b1c95cb0 .param/l "BAUD_RATE" 0 7 12, +C4<00000000000000000010010110000000>;
P_0x5db7b1c95cf0 .param/l "CLK_FREQ" 1 7 13, +C4<00000010111110101111000010000000>;
v0x5db7b1d15540_0 .var "baud_counter", 12 0;
v0x5db7b1d15640_0 .var "bit_counter", 4 0;
v0x5db7b1d15720_0 .net "clk", 0 0, v0x5db7b1d16af0_0;  alias, 1 drivers
v0x5db7b1d157f0_0 .net "crc_in", 7 0, v0x5db7b1d13c80_0;  alias, 1 drivers
v0x5db7b1d158c0_0 .net "data_in", 7 0, v0x5db7b1d16ef0_0;  alias, 1 drivers
v0x5db7b1d159b0_0 .net "reset", 0 0, v0x5db7b1d16cc0_0;  alias, 1 drivers
v0x5db7b1d15a50_0 .var "tx_busy", 0 0;
v0x5db7b1d15af0_0 .var "tx_out", 0 0;
v0x5db7b1d15bc0_0 .var "tx_shift_reg", 17 0;
v0x5db7b1d15c80_0 .net "tx_start", 0 0, v0x5db7b1d16f90_0;  alias, 1 drivers
    .scope S_0x5db7b1d15120;
T_0 ;
    %wait E_0x5db7b1ce6b10;
    %load/vec4 v0x5db7b1d159b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5db7b1d15640_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x5db7b1d15540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db7b1d15af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1d15a50_0, 0;
    %vpi_call 7 26 "$display", "Transmitter reset." {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5db7b1d15c80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x5db7b1d15a50_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5db7b1d157f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5db7b1d158c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1d15bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db7b1d15a50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5db7b1d15640_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x5db7b1d15540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1d15af0_0, 0;
    %vpi_call 7 34 "$display", "Transmitter started: Data to transmit: %b, CRC: %b", v0x5db7b1d158c0_0, v0x5db7b1d157f0_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5db7b1d15a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x5db7b1d15540_0;
    %pad/u 33;
    %cmpi/e 5207, 0, 33;
    %jmp/0xz  T_0.7, 4;
    %load/vec4 v0x5db7b1d15bc0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5db7b1d15af0_0, 0;
    %load/vec4 v0x5db7b1d15bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5db7b1d15bc0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x5db7b1d15540_0, 0;
    %load/vec4 v0x5db7b1d15640_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5db7b1d15640_0, 0;
    %vpi_call 7 41 "$display", "Transmitting bit: %b, Bit counter: %d, Baud counter: %d, Shift reg: %b", v0x5db7b1d15af0_0, v0x5db7b1d15640_0, v0x5db7b1d15540_0, v0x5db7b1d15bc0_0 {0 0 0};
    %load/vec4 v0x5db7b1d15640_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1d15a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db7b1d15af0_0, 0;
    %vpi_call 7 45 "$display", "Transmission complete." {0 0 0};
T_0.9 ;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x5db7b1d15540_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x5db7b1d15540_0, 0;
    %vpi_call 7 49 "$display", "Incrementing baud_counter: %d", v0x5db7b1d15540_0 {0 0 0};
T_0.8 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5db7b1d14030;
T_1 ;
    %wait E_0x5db7b1ce6b10;
    %load/vec4 v0x5db7b1d14ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5db7b1d14720_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5db7b1d14640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5db7b1d14de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1d14fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1d14c40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5db7b1d149c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5db7b1d14920_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x5db7b1d14d00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5db7b1d14fa0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x5db7b1d14ba0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db7b1d14fa0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5db7b1d14640_0, 0;
    %vpi_call 6 38 "$display", "Receiver: Start bit detected." {0 0 0};
T_1.2 ;
    %load/vec4 v0x5db7b1d14fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0x5db7b1d14640_0;
    %pad/u 65;
    %cmpi/e 324, 0, 65;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v0x5db7b1d14ba0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5db7b1d14de0_0;
    %assign/vec4/off/d v0x5db7b1d14ec0_0, 4, 5;
    %load/vec4 v0x5db7b1d14de0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5db7b1d14de0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5db7b1d14640_0, 0;
    %load/vec4 v0x5db7b1d14de0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %load/vec4 v0x5db7b1d14ba0_0;
    %load/vec4 v0x5db7b1d14d00_0;
    %parti/s 17, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5db7b1d14d00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5db7b1d14de0_0, 0;
    %load/vec4 v0x5db7b1d14720_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5db7b1d14720_0, 0;
    %vpi_call 6 53 "$display", "Receiver: Sampled bit: %b", v0x5db7b1d14ba0_0 {0 0 0};
    %load/vec4 v0x5db7b1d14720_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %load/vec4 v0x5db7b1d14d00_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x5db7b1d149c0_0, 0;
    %load/vec4 v0x5db7b1d14d00_0;
    %parti/s 8, 9, 5;
    %assign/vec4 v0x5db7b1d14920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db7b1d14c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1d14fa0_0, 0;
    %vpi_call 6 61 "$display", "Receiver: Data received: %b, CRC received: %b", v0x5db7b1d149c0_0, v0x5db7b1d14920_0 {0 0 0};
T_1.11 ;
T_1.9 ;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x5db7b1d14640_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5db7b1d14640_0, 0;
T_1.8 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1d14c40_0, 0;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5db7b1d139c0;
T_2 ;
    %wait E_0x5db7b1ce6b10;
    %load/vec4 v0x5db7b1d13ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5db7b1d13d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5db7b1d13c80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5db7b1d13d40_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5db7b1d13d40_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %xor;
    %assign/vec4 v0x5db7b1d13d40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5db7b1d13d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5db7b1d13d40_0, 0;
T_2.3 ;
    %load/vec4 v0x5db7b1d13d40_0;
    %load/vec4 v0x5db7b1d13e00_0;
    %xor;
    %assign/vec4 v0x5db7b1d13d40_0, 0;
    %load/vec4 v0x5db7b1d13d40_0;
    %assign/vec4 v0x5db7b1d13c80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5db7b1cd91f0;
T_3 ;
    %wait E_0x5db7b1ce6b10;
    %load/vec4 v0x5db7b1cf1720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5db7b1ccb9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1cca7e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5db7b1ccb9a0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5db7b1ccb9a0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %xor;
    %assign/vec4 v0x5db7b1ccb9a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5db7b1ccb9a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5db7b1ccb9a0_0, 0;
T_3.3 ;
    %load/vec4 v0x5db7b1ccb9a0_0;
    %load/vec4 v0x5db7b1ccba40_0;
    %xor;
    %assign/vec4 v0x5db7b1ccb9a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5db7b1cd91f0;
T_4 ;
    %wait E_0x5db7b1ce6b10;
    %load/vec4 v0x5db7b1cf1720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1cca7e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5db7b1ccb9a0_0;
    %load/vec4 v0x5db7b1cca880_0;
    %cmp/e;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1cca7e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db7b1cca7e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5db7b1cd8fb0;
T_5 ;
    %wait E_0x5db7b1ce6b10;
    %load/vec4 v0x5db7b1d16130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db7b1d16060_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5db7b1d16480_0;
    %assign/vec4 v0x5db7b1d16060_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5db7b1cf2d10;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x5db7b1d16af0_0;
    %inv;
    %store/vec4 v0x5db7b1d16af0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5db7b1cf2d10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5db7b1d16af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5db7b1d16cc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5db7b1d16ef0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5db7b1d16f90_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5db7b1d16cc0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5db7b1cf2d10;
T_8 ;
    %delay 30, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x5db7b1d16ef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5db7b1d16f90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5db7b1d16f90_0, 0, 1;
T_8.0 ;
    %load/vec4 v0x5db7b1d16e00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0x5db7b1ce7b60;
    %jmp T_8.0;
T_8.1 ;
    %delay 10, 0;
    %load/vec4 v0x5db7b1d16bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call 2 44 "$display", "Test Case 1 Passed: Received data: %b, CRC valid", v0x5db7b1d16d60_0 {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call 2 46 "$display", "Test Case 1 Failed: CRC not valid" {0 0 0};
T_8.3 ;
    %delay 100, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5db7b1d16ef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5db7b1d16f90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5db7b1d16f90_0, 0, 1;
T_8.4 ;
    %load/vec4 v0x5db7b1d16e00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.5, 6;
    %wait E_0x5db7b1ce7b60;
    %jmp T_8.4;
T_8.5 ;
    %delay 10, 0;
    %load/vec4 v0x5db7b1d16bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %vpi_call 2 56 "$display", "Test Case 2 Passed: Received data: %b, CRC valid", v0x5db7b1d16d60_0 {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call 2 58 "$display", "Test Case 2 Failed: CRC not valid" {0 0 0};
T_8.7 ;
    %delay 100, 0;
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5db7b1cf2d10;
T_9 ;
    %vpi_call 2 102 "$dumpfile", "uart_crc_top_tb.vcd" {0 0 0};
    %vpi_call 2 103 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5db7b1cf2d10 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "uart_crc_top_tb.v";
    "uart_crc_top.v";
    "crc_checker.v";
    "crc_generator.v";
    "uart_receiver.v";
    "uart_transmitter.v";
