{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.245263",
   "Default View_TopLeft":"-1386,-8",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port RF3_CLKO_A_C_N_228 -pg 1 -lvl 0 -x 0 -y 1830 -defaultsOSRD
preplace port RF3_CLKO_A_C_P_228 -pg 1 -lvl 0 -x 0 -y 1870 -defaultsOSRD
preplace port RF3_CLKO_A_C_N_229 -pg 1 -lvl 0 -x 0 -y 1850 -defaultsOSRD
preplace port RF3_CLKO_A_C_P_229 -pg 1 -lvl 0 -x 0 -y 1580 -defaultsOSRD
preplace port RFMC_DAC_00_N -pg 1 -lvl 6 -x 2180 -y 980 -defaultsOSRD
preplace port RFMC_DAC_00_P -pg 1 -lvl 6 -x 2180 -y 1000 -defaultsOSRD
preplace port RFMC_DAC_01_N -pg 1 -lvl 6 -x 2180 -y 1040 -defaultsOSRD
preplace port RFMC_DAC_01_P -pg 1 -lvl 6 -x 2180 -y 1060 -defaultsOSRD
preplace port RFMC_DAC_02_N -pg 1 -lvl 6 -x 2180 -y 1100 -defaultsOSRD
preplace port RFMC_DAC_02_P -pg 1 -lvl 6 -x 2180 -y 1120 -defaultsOSRD
preplace port RFMC_DAC_03_N -pg 1 -lvl 6 -x 2180 -y 1160 -defaultsOSRD
preplace port RFMC_DAC_03_P -pg 1 -lvl 6 -x 2180 -y 1180 -defaultsOSRD
preplace port RFMC_DAC_04_N -pg 1 -lvl 6 -x 2180 -y 1220 -defaultsOSRD
preplace port RFMC_DAC_04_P -pg 1 -lvl 6 -x 2180 -y 1240 -defaultsOSRD
preplace port RFMC_DAC_05_N -pg 1 -lvl 6 -x 2180 -y 1280 -defaultsOSRD
preplace port RFMC_DAC_05_P -pg 1 -lvl 6 -x 2180 -y 1300 -defaultsOSRD
preplace port RFMC_DAC_06_N -pg 1 -lvl 6 -x 2180 -y 1340 -defaultsOSRD
preplace port RFMC_DAC_06_P -pg 1 -lvl 6 -x 2180 -y 1360 -defaultsOSRD
preplace port RFMC_DAC_07_N -pg 1 -lvl 6 -x 2180 -y 1400 -defaultsOSRD
preplace port RFMC_DAC_07_P -pg 1 -lvl 6 -x 2180 -y 1420 -defaultsOSRD
preplace inst DAC_Controller_0 -pg 1 -lvl 4 -x 1700 -y 100 -defaultsOSRD
preplace inst DAC_Controller_1 -pg 1 -lvl 4 -x 1700 -y 300 -defaultsOSRD
preplace inst DAC_Controller_2 -pg 1 -lvl 4 -x 1700 -y 500 -defaultsOSRD
preplace inst DAC_Controller_3 -pg 1 -lvl 4 -x 1700 -y 700 -defaultsOSRD
preplace inst DAC_Controller_4 -pg 1 -lvl 4 -x 1700 -y 1560 -defaultsOSRD
preplace inst DAC_Controller_5 -pg 1 -lvl 4 -x 1700 -y 1320 -defaultsOSRD
preplace inst DAC_Controller_6 -pg 1 -lvl 4 -x 1700 -y 900 -defaultsOSRD
preplace inst DAC_Controller_7 -pg 1 -lvl 4 -x 1700 -y 1120 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 200 -y 760 -defaultsOSRD
preplace inst TimeController_0 -pg 1 -lvl 4 -x 1700 -y 1760 -defaultsOSRD
preplace inst TimeControllerBuffer_0 -pg 1 -lvl 2 -x 700 -y 1350 -defaultsOSRD
preplace inst TimeControllerBuffer_1 -pg 1 -lvl 3 -x 1190 -y 1190 -defaultsOSRD
preplace inst TimeControllerBuffer_2 -pg 1 -lvl 3 -x 1190 -y 1450 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1190 -y 780 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 5 -x 2030 -y 1220 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 700 -y 560 -defaultsOSRD
preplace netloc RF3_CLKO_A_C_N_1 1 0 5 NJ 1830 NJ 1830 NJ 1830 1450J 1840 1850J
preplace netloc RF3_CLKO_A_C_N_2 1 0 5 NJ 1850 NJ 1850 NJ 1850 NJ 1850 1890J
preplace netloc RF3_CLKO_A_C_P_1 1 0 5 NJ 1870 NJ 1870 NJ 1870 NJ 1870 1880J
preplace netloc RF3_CLKO_A_C_P_2 1 0 5 NJ 1580 NJ 1580 NJ 1580 1580J 1450 1860J
preplace netloc TimeControllerBuffer_0_auto_start0_O 1 2 1 1040 1180n
preplace netloc TimeControllerBuffer_0_auto_start1_O 1 2 1 1000 1340n
preplace netloc TimeControllerBuffer_0_counter0_O 1 2 1 1030 1160n
preplace netloc TimeControllerBuffer_0_counter1_O 1 2 1 1040 1320n
preplace netloc TimeController_0_auto_start 1 1 4 400 1670 NJ 1670 NJ 1670 1830
preplace netloc TimeController_0_counter 1 1 4 390 1680 NJ 1680 NJ 1680 1820
preplace netloc TimeControllerBuffer_1_auto_start0_O 1 3 1 1360 130n
preplace netloc TimeControllerBuffer_1_auto_start1_O 1 3 1 1390 330n
preplace netloc TimeControllerBuffer_1_auto_start2_O 1 3 1 1420 530n
preplace netloc TimeControllerBuffer_1_auto_start3_O 1 3 1 1510 730n
preplace netloc TimeControllerBuffer_2_auto_start0_O 1 3 1 1350 1400n
preplace netloc TimeControllerBuffer_2_auto_start1_O 1 3 1 1360 1350n
preplace netloc TimeControllerBuffer_2_auto_start2_O 1 3 1 1530 930n
preplace netloc TimeControllerBuffer_2_auto_start3_O 1 3 1 1560 1150n
preplace netloc TimeControllerBuffer_1_counter0_O 1 3 1 1370 150n
preplace netloc TimeControllerBuffer_1_counter1_O 1 3 1 1400 350n
preplace netloc TimeControllerBuffer_1_counter2_O 1 3 1 1430 550n
preplace netloc TimeControllerBuffer_1_counter3_O 1 3 1 1520 750n
preplace netloc TimeControllerBuffer_2_counter0_O 1 3 1 1380 1380n
preplace netloc TimeControllerBuffer_2_counter1_O 1 3 1 1550 1370n
preplace netloc TimeControllerBuffer_2_counter2_O 1 3 1 1540 950n
preplace netloc TimeControllerBuffer_2_counter3_O 1 3 1 1570 1170n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 370 800 1020 470 1460 1440 1870
preplace netloc usp_rf_data_converter_0_vout00_n 1 5 1 NJ 980
preplace netloc usp_rf_data_converter_0_vout00_p 1 5 1 NJ 1000
preplace netloc usp_rf_data_converter_0_vout01_n 1 5 1 NJ 1040
preplace netloc usp_rf_data_converter_0_vout01_p 1 5 1 NJ 1060
preplace netloc usp_rf_data_converter_0_vout02_n 1 5 1 NJ 1100
preplace netloc usp_rf_data_converter_0_vout02_p 1 5 1 NJ 1120
preplace netloc usp_rf_data_converter_0_vout03_n 1 5 1 NJ 1160
preplace netloc usp_rf_data_converter_0_vout03_p 1 5 1 NJ 1180
preplace netloc usp_rf_data_converter_0_vout10_n 1 5 1 NJ 1220
preplace netloc usp_rf_data_converter_0_vout10_p 1 5 1 NJ 1240
preplace netloc usp_rf_data_converter_0_vout11_n 1 5 1 NJ 1280
preplace netloc usp_rf_data_converter_0_vout11_p 1 5 1 NJ 1300
preplace netloc usp_rf_data_converter_0_vout12_n 1 5 1 NJ 1340
preplace netloc usp_rf_data_converter_0_vout12_p 1 5 1 NJ 1360
preplace netloc usp_rf_data_converter_0_vout13_n 1 5 1 NJ 1400
preplace netloc usp_rf_data_converter_0_vout13_p 1 5 1 NJ 1420
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 5 30 860 380 650 1010 480 1500 1430 1900
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 3 20 660 NJ 660 1000
preplace netloc axi_interconnect_0_M00_AXI 1 3 2 1480 1010 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1440 710n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 1 N 540
preplace netloc DAC_Controller_0_m00_axis 1 4 1 1900 100n
preplace netloc DAC_Controller_1_m00_axis 1 4 1 1890 300n
preplace netloc DAC_Controller_2_m00_axis 1 4 1 1880 500n
preplace netloc DAC_Controller_3_m00_axis 1 4 1 1860 700n
preplace netloc DAC_Controller_4_m00_axis 1 4 1 1840 1110n
preplace netloc DAC_Controller_5_m00_axis 1 4 1 1820 1130n
preplace netloc DAC_Controller_6_m00_axis 1 4 1 1850 900n
preplace netloc DAC_Controller_7_m00_axis 1 4 1 1830 1120n
preplace netloc axi_interconnect_0_M02_AXI 1 3 1 1340 50n
preplace netloc axi_interconnect_0_M03_AXI 1 3 1 1350 250n
preplace netloc axi_interconnect_0_M04_AXI 1 3 1 1380 450n
preplace netloc axi_interconnect_0_M05_AXI 1 3 1 1410 650n
preplace netloc axi_interconnect_0_M06_AXI 1 3 1 1490 810n
preplace netloc axi_interconnect_0_M07_AXI 1 3 1 1470 830n
preplace netloc axi_interconnect_0_M08_AXI 1 3 1 N 850
preplace netloc axi_interconnect_0_M09_AXI 1 3 1 1450 870n
levelinfo -pg 1 0 200 700 1190 1700 2030 2180
pagesize -pg 1 -db -bbox -sgen -210 -10 2360 1890
"
}

