<?xml version="1.0" encoding="UTF-8"?>
<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 1200 700">
  <defs>
    <style>
      .title { font: bold 20px sans-serif; fill: #2d3748; }
      .subtitle { font: bold 16px sans-serif; fill: #2d3748; }
      .label { font: 14px sans-serif; fill: #2d3748; }
      .annotation { font: 12px sans-serif; fill: #718096; }
      .metric { font: bold 13px sans-serif; }
      .level-box { stroke: #4a5568; stroke-width: 2; }
    </style>
    <linearGradient id="grad1" x1="0%" y1="0%" x2="100%" y2="0%">
      <stop offset="0%" style="stop-color:#667eea;stop-opacity:1" />
      <stop offset="100%" style="stop-color:#764ba2;stop-opacity:1" />
    </linearGradient>
    <linearGradient id="grad2" x1="0%" y1="0%" x2="100%" y2="0%">
      <stop offset="0%" style="stop-color:#48bb78;stop-opacity:1" />
      <stop offset="100%" style="stop-color:#38a169;stop-opacity:1" />
    </linearGradient>
    <linearGradient id="grad3" x1="0%" y1="0%" x2="100%" y2="0%">
      <stop offset="0%" style="stop-color:#f093fb;stop-opacity:1" />
      <stop offset="100%" style="stop-color:#e879f9;stop-opacity:1" />
    </linearGradient>
    <linearGradient id="grad4" x1="0%" y1="0%" x2="100%" y2="0%">
      <stop offset="0%" style="stop-color:#ed8936;stop-opacity:1" />
      <stop offset="100%" style="stop-color:#dd6b20;stop-opacity:1" />
    </linearGradient>
  </defs>
  
  <text x="600" y="30" class="title" text-anchor="middle">GPU Memory Hierarchy: A100 Architecture</text>
  <text x="600" y="55" class="annotation" text-anchor="middle">Speed vs Capacity Trade-off</text>
  
  <!-- Pyramid structure - Level 1: Registers (top, smallest, fastest) -->
  <g transform="translate(0, 90)">
    <path d="M 450 0 L 750 0 L 700 100 L 500 100 Z" fill="url(#grad1)" class="level-box"/>
    <text x="600" y="35" class="subtitle" text-anchor="middle" fill="white">Registers</text>
    <text x="600" y="60" class="metric" text-anchor="middle" fill="white">256 KB per SM</text>
    <text x="600" y="80" class="annotation" text-anchor="middle" fill="white">&lt;1 cycle latency</text>
    
    <!-- Right side annotations -->
    <rect x="780" y="10" width="380" height="80" fill="#f7fafc" stroke="#cbd5e0" rx="5"/>
    <text x="970" y="30" class="label" text-anchor="middle">‚ö° Fastest Access</text>
    <text x="790" y="50" class="annotation">‚Ä¢ Compiler-managed</text>
    <text x="790" y="68" class="annotation">‚Ä¢ Limits parallelism if insufficient</text>
    <text x="790" y="86" class="annotation">‚Ä¢ Critical for compute-bound ops</text>
  </g>
  
  <!-- Level 2: L1 Cache / Shared Memory -->
  <g transform="translate(0, 200)">
    <path d="M 400 0 L 800 0 L 750 120 L 450 120 Z" fill="url(#grad2)" class="level-box"/>
    <text x="600" y="35" class="subtitle" text-anchor="middle" fill="white">L1 Cache &amp; Shared Memory</text>
    <text x="600" y="60" class="metric" text-anchor="middle" fill="white">128 KB per SM</text>
    <text x="600" y="80" class="annotation" text-anchor="middle" fill="white">~28 cycles latency</text>
    <text x="600" y="100" class="annotation" text-anchor="middle" fill="white">Programmable (SRAM)</text>
    
    <!-- Right side annotations -->
    <rect x="780" y="10" width="380" height="100" fill="#f0fff4" stroke="#48bb78" rx="5"/>
    <text x="970" y="30" class="label" text-anchor="middle">üéØ Optimization Target</text>
    <text x="790" y="50" class="annotation">‚Ä¢ Explicitly managed by developers</text>
    <text x="790" y="68" class="annotation">‚Ä¢ 2-5√ó speedup when used effectively</text>
    <text x="790" y="86" class="annotation">‚Ä¢ Critical for memory-bound ops</text>
    <text x="790" y="104" class="annotation">‚Ä¢ Enables data reuse</text>
  </g>
  
  <!-- Level 3: L2 Cache -->
  <g transform="translate(0, 330)">
    <path d="M 350 0 L 850 0 L 800 120 L 400 120 Z" fill="url(#grad3)" class="level-box"/>
    <text x="600" y="35" class="subtitle" text-anchor="middle" fill="white">L2 Cache</text>
    <text x="600" y="60" class="metric" text-anchor="middle" fill="white">40 MB (shared)</text>
    <text x="600" y="80" class="annotation" text-anchor="middle" fill="white">~200 cycles latency</text>
    <text x="600" y="100" class="annotation" text-anchor="middle" fill="white">Hardware-managed</text>
    
    <!-- Right side annotations -->
    <rect x="780" y="10" width="380" height="100" fill="#fef5ff" stroke="#f093fb" rx="5"/>
    <text x="970" y="30" class="label" text-anchor="middle">üîÑ Automatic Caching</text>
    <text x="790" y="50" class="annotation">‚Ä¢ Shared across all 108 SMs</text>
    <text x="790" y="68" class="annotation">‚Ä¢ Automatic hardware management</text>
    <text x="790" y="86" class="annotation">‚Ä¢ Benefits data reuse patterns</text>
    <text x="790" y="104" class="annotation">‚Ä¢ No explicit control</text>
  </g>
  
  <!-- Level 4: HBM2 (bottom, largest, slowest) -->
  <g transform="translate(0, 460)">
    <path d="M 300 0 L 900 0 L 850 140 L 350 140 Z" fill="url(#grad4)" class="level-box"/>
    <text x="600" y="40" class="subtitle" text-anchor="middle" fill="white">HBM2 (Main Memory)</text>
    <text x="600" y="65" class="metric" text-anchor="middle" fill="white">40-80 GB</text>
    <text x="600" y="90" class="annotation" text-anchor="middle" fill="white">~350 cycles latency</text>
    <text x="600" y="110" class="annotation" text-anchor="middle" fill="white">1,555-2,039 GB/s bandwidth</text>
    <text x="600" y="130" class="annotation" text-anchor="middle" fill="white">Model parameters, activations, gradients</text>
    
    <!-- Right side annotations -->
    <rect x="780" y="10" width="380" height="120" fill="#fef5e7" stroke="#ed8936" rx="5"/>
    <text x="970" y="30" class="label" text-anchor="middle">üíæ Main Storage</text>
    <text x="790" y="50" class="annotation">‚Ä¢ Largest capacity</text>
    <text x="790" y="68" class="annotation">‚Ä¢ High bandwidth enables parallelism</text>
    <text x="790" y="86" class="annotation">‚Ä¢ Determines max model size</text>
    <text x="790" y="104" class="annotation">‚Ä¢ Memory-bound ops limited here</text>
    <text x="790" y="122" class="annotation">‚Ä¢ 80GB model: 31% more bandwidth</text>
  </g>
  
  <!-- Left side: Speed indicator -->
  <g transform="translate(50, 100)">
    <text x="0" y="0" class="label" transform="rotate(-90)" text-anchor="middle">SPEED ‚Üí</text>
    <path d="M 20 20 L 20 480" stroke="#667eea" stroke-width="3" marker-end="url(#arrow-down)"/>
    <marker id="arrow-down" markerWidth="10" markerHeight="10" refX="5" refY="5" orient="auto">
      <polygon points="0 0, 10 5, 0 10" fill="#667eea" />
    </marker>
  </g>
  
  <!-- Right side: Capacity indicator -->
  <g transform="translate(250, 620)">
    <text x="350" y="20" class="label" text-anchor="middle">‚Üê CAPACITY ‚Üí</text>
    <path d="M 50 30 L 650 30" stroke="#ed8936" stroke-width="3"/>
    <polygon points="50 25, 40 30, 50 35" fill="#ed8936"/>
    <polygon points="650 25, 660 30, 650 35" fill="#ed8936"/>
  </g>
  
  <!-- Bottom insight -->
  <rect x="50" y="660" width="1100" height="30" fill="#e6fffa" stroke="#38a169" stroke-width="2" rx="5"/>
  <text x="600" y="680" class="annotation" text-anchor="middle">Key Insight: Operations fitting in faster memory achieve higher throughput. 10GB working set cannot leverage L2 (40MB).</text>
</svg>
