{"vcs1":{"timestamp_begin":1680532456.997248210, "rt":1.20, "ut":0.30, "st":0.21}}
{"vcselab":{"timestamp_begin":1680532458.271076517, "rt":1.24, "ut":0.30, "st":0.14}}
{"link":{"timestamp_begin":1680532459.578882505, "rt":0.64, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680532456.612860273}
{"VCS_COMP_START_TIME": 1680532456.612860273}
{"VCS_COMP_END_TIME": 1680532461.099719126}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 238972}}
