INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/40_echo_inf/40_echo_inf.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/40_echo_inf/40_echo_inf.srcs/sources_1/new/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/40_echo_inf/40_echo_inf.srcs/sources_1/new/delayline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delayline'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/40_echo_inf/40_echo_inf.srcs/sources_1/new/gain.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gain'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/40_echo_inf/40_echo_inf.srcs/sources_1/new/echo_inf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'echo_inf'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/40_echo_inf/40_echo_inf.srcs/sim_1/new/echo_inf_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'echo_inf_sim'
