library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity xor_top is
    Port ( A1 : in  STD_LOGIC;      -- XOR gate input 1
           A2 : in  STD_LOGIC;      -- XOR gate input 2
           X1 : out  STD_LOGIC);     -- XOR gate output
           
end xor_xnor_top;

architecture Behavioral of xor_top is
begin
X1 <= A1 xor A2;		-- 2 input exclusive-OR gate
end Behavioral;