# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_CTRL_s_axi.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_20u_config2_s.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_s.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_dense_array_array_ap_fixed_16_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w160_d238_A.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w16_d1_S.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_fifo_w320_d247_A.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_flow_control_loop_pipe_sequential_init.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_regslice_both.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_s.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_s.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_sparsemux_19_4_16_1_1.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4fYi.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_1u_config7_U0.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_relu_config5_U0.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_20u_relu_config3_U0.v" \
"../../../../../hls_cnn_conv2d/myproject_prj/solution1/syn/verilog/myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config8_U0.v" \

sv xil_defaultlib  \
"../../../../CNN_iCube_FPGA.srcs/sim_1/new/tb_myproject.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
