{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418415864244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418415864249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 15:24:23 2014 " "Processing started: Fri Dec 12 15:24:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418415864249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418415864249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FreqDivider -c FreqDivider " "Command: quartus_map --read_settings_files=on --write_settings_files=off FreqDivider -c FreqDivider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418415864249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418415867629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/155/final project/mod 10/mod_10_lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /155/final project/mod 10/mod_10_lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mod_10_Lab6 " "Found entity 1: mod_10_Lab6" {  } { { "../MOD 10/mod_10_Lab6.bdf" "" { Schematic "E:/155/Final Project/MOD 10/mod_10_Lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418415867717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418415867717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/155/final project/mod 5/mod5_lab6/mod5_lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /155/final project/mod 5/mod5_lab6/mod5_lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mod5_lab6 " "Found entity 1: mod5_lab6" {  } { { "../MOD 5/mod5_lab6/mod5_lab6.bdf" "" { Schematic "E:/155/Final Project/MOD 5/mod5_lab6/mod5_lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418415867746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418415867746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freqdivider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDivider " "Found entity 1: FreqDivider" {  } { { "FreqDivider.bdf" "" { Schematic "E:/155/Final Project/FreqDivider/FreqDivider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418415867780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418415867780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FreqDivider " "Elaborating entity \"FreqDivider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418415867893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_10_Lab6 mod_10_Lab6:inst6 " "Elaborating entity \"mod_10_Lab6\" for hierarchy \"mod_10_Lab6:inst6\"" {  } { { "FreqDivider.bdf" "inst6" { Schematic "E:/155/Final Project/FreqDivider/FreqDivider.bdf" { { -272 1280 1440 -144 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418415867963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod5_lab6 mod5_lab6:inst8 " "Elaborating entity \"mod5_lab6\" for hierarchy \"mod5_lab6:inst8\"" {  } { { "FreqDivider.bdf" "inst8" { Schematic "E:/155/Final Project/FreqDivider/FreqDivider.bdf" { { -96 1200 1328 32 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418415868661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418415880443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418415880443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418415882141 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418415882141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418415882141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418415882141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418415884340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 15:24:44 2014 " "Processing ended: Fri Dec 12 15:24:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418415884340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418415884340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418415884340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418415884340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418415887329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418415887333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 15:24:46 2014 " "Processing started: Fri Dec 12 15:24:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418415887333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1418415887333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FreqDivider -c FreqDivider " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FreqDivider -c FreqDivider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1418415887333 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1418415887401 ""}
{ "Info" "0" "" "Project  = FreqDivider" {  } {  } 0 0 "Project  = FreqDivider" 0 0 "Fitter" 0 0 1418415887401 ""}
{ "Info" "0" "" "Revision = FreqDivider" {  } {  } 0 0 "Revision = FreqDivider" 0 0 "Fitter" 0 0 1418415887401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1418415887596 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FreqDivider EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"FreqDivider\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1418415887872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418415887901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1418415887901 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1418415888694 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418415889216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418415889216 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1418415889216 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418415889218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418415889218 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418415889218 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1418415889218 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FreqDivider.sdc " "Synopsys Design Constraints File file not found: 'FreqDivider.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1418415889355 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1418415889356 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1418415889359 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418415889369 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "FreqDivider.bdf" "" { Schematic "E:/155/Final Project/FreqDivider/FreqDivider.bdf" { { -256 -552 -384 -240 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418415889369 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mod5_lab6:inst8\|inst8  " "Automatically promoted node mod5_lab6:inst8\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418415889370 ""}  } { { "../MOD 5/mod5_lab6/mod5_lab6.bdf" "" { Schematic "E:/155/Final Project/MOD 5/mod5_lab6/mod5_lab6.bdf" { { 664 968 1032 744 "inst8" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod5_lab6:inst8|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418415889370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mod5_lab6:inst\|inst8  " "Automatically promoted node mod5_lab6:inst\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418415889371 ""}  } { { "../MOD 5/mod5_lab6/mod5_lab6.bdf" "" { Schematic "E:/155/Final Project/MOD 5/mod5_lab6/mod5_lab6.bdf" { { 664 968 1032 744 "inst8" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod5_lab6:inst|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418415889371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mod_10_Lab6:inst1\|inst2  " "Automatically promoted node mod_10_Lab6:inst1\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418415889374 ""}  } { { "../MOD 10/mod_10_Lab6.bdf" "" { Schematic "E:/155/Final Project/MOD 10/mod_10_Lab6.bdf" { { 440 1248 1312 520 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod_10_Lab6:inst1|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418415889374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mod_10_Lab6:inst2\|inst2  " "Automatically promoted node mod_10_Lab6:inst2\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418415889375 ""}  } { { "../MOD 10/mod_10_Lab6.bdf" "" { Schematic "E:/155/Final Project/MOD 10/mod_10_Lab6.bdf" { { 440 1248 1312 520 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod_10_Lab6:inst2|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418415889375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mod_10_Lab6:inst3\|inst2  " "Automatically promoted node mod_10_Lab6:inst3\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418415889375 ""}  } { { "../MOD 10/mod_10_Lab6.bdf" "" { Schematic "E:/155/Final Project/MOD 10/mod_10_Lab6.bdf" { { 440 1248 1312 520 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod_10_Lab6:inst3|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418415889375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mod_10_Lab6:inst4\|inst2  " "Automatically promoted node mod_10_Lab6:inst4\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418415889375 ""}  } { { "../MOD 10/mod_10_Lab6.bdf" "" { Schematic "E:/155/Final Project/MOD 10/mod_10_Lab6.bdf" { { 440 1248 1312 520 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod_10_Lab6:inst4|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418415889375 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mod_10_Lab6:inst5\|inst2  " "Automatically promoted node mod_10_Lab6:inst5\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418415889380 ""}  } { { "../MOD 10/mod_10_Lab6.bdf" "" { Schematic "E:/155/Final Project/MOD 10/mod_10_Lab6.bdf" { { 440 1248 1312 520 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod_10_Lab6:inst5|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418415889380 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mod_10_Lab6:inst7\|inst2  " "Automatically promoted node mod_10_Lab6:inst7\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418415889380 ""}  } { { "../MOD 10/mod_10_Lab6.bdf" "" { Schematic "E:/155/Final Project/MOD 10/mod_10_Lab6.bdf" { { 440 1248 1312 520 "inst2" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod_10_Lab6:inst7|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418415889380 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418415889438 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418415889439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418415889439 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418415889440 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418415889441 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418415889441 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418415889442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418415889442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418415889458 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1418415889459 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418415889459 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418415889463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418415890281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418415890397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418415890407 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418415890923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418415890924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418415890977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y0 X43_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } { { "loc" "" { Generic "E:/155/Final Project/FreqDivider/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} 33 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418415891670 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418415891670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418415892233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1418415892239 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1418415892239 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418415892250 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418415892252 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418415892254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418415892254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418415892254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418415892254 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418415892254 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1418415892254 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418415892341 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418415892354 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418415892442 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418415892781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/155/Final Project/FreqDivider/output_files/FreqDivider.fit.smsg " "Generated suppressed messages file E:/155/Final Project/FreqDivider/output_files/FreqDivider.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418415893746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418415904879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 15:25:04 2014 " "Processing ended: Fri Dec 12 15:25:04 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418415904879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418415904879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418415904879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418415904879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1418415909701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418415909706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 15:25:09 2014 " "Processing started: Fri Dec 12 15:25:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418415909706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1418415909706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FreqDivider -c FreqDivider " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FreqDivider -c FreqDivider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1418415909706 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1418415911737 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1418415913163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418415924806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 15:25:24 2014 " "Processing ended: Fri Dec 12 15:25:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418415924806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418415924806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418415924806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1418415924806 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1418415926858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1418415927632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418415927635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 12 15:25:26 2014 " "Processing started: Fri Dec 12 15:25:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418415927635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418415927635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FreqDivider -c FreqDivider " "Command: quartus_sta FreqDivider -c FreqDivider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418415927636 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1418415927705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418415929387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418415929421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1418415929421 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FreqDivider.sdc " "Synopsys Design Constraints File file not found: 'FreqDivider.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1418415931674 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1418415931676 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod5_lab6:inst8\|inst8 mod5_lab6:inst8\|inst8 " "create_clock -period 1.000 -name mod5_lab6:inst8\|inst8 mod5_lab6:inst8\|inst8" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418415931678 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_10_Lab6:inst7\|inst2 mod_10_Lab6:inst7\|inst2 " "create_clock -period 1.000 -name mod_10_Lab6:inst7\|inst2 mod_10_Lab6:inst7\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418415931678 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_10_Lab6:inst5\|inst2 mod_10_Lab6:inst5\|inst2 " "create_clock -period 1.000 -name mod_10_Lab6:inst5\|inst2 mod_10_Lab6:inst5\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418415931678 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_10_Lab6:inst3\|inst2 mod_10_Lab6:inst3\|inst2 " "create_clock -period 1.000 -name mod_10_Lab6:inst3\|inst2 mod_10_Lab6:inst3\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418415931678 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_10_Lab6:inst4\|inst2 mod_10_Lab6:inst4\|inst2 " "create_clock -period 1.000 -name mod_10_Lab6:inst4\|inst2 mod_10_Lab6:inst4\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418415931678 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_10_Lab6:inst2\|inst2 mod_10_Lab6:inst2\|inst2 " "create_clock -period 1.000 -name mod_10_Lab6:inst2\|inst2 mod_10_Lab6:inst2\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418415931678 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod_10_Lab6:inst1\|inst2 mod_10_Lab6:inst1\|inst2 " "create_clock -period 1.000 -name mod_10_Lab6:inst1\|inst2 mod_10_Lab6:inst1\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418415931678 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mod5_lab6:inst\|inst8 mod5_lab6:inst\|inst8 " "create_clock -period 1.000 -name mod5_lab6:inst\|inst8 mod5_lab6:inst\|inst8" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418415931678 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418415931678 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418415931678 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1418415931694 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1418415932441 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418415932502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.237 " "Worst-case setup slack is -0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237        -0.450 mod5_lab6:inst8\|inst8  " "   -0.237        -0.450 mod5_lab6:inst8\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209        -0.492 mod_10_Lab6:inst5\|inst2  " "   -0.209        -0.492 mod_10_Lab6:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181        -0.317 mod5_lab6:inst\|inst8  " "   -0.181        -0.317 mod5_lab6:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077        -0.193 mod_10_Lab6:inst2\|inst2  " "   -0.077        -0.193 mod_10_Lab6:inst2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072        -0.223 mod_10_Lab6:inst4\|inst2  " "   -0.072        -0.223 mod_10_Lab6:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072        -0.182 mod_10_Lab6:inst3\|inst2  " "   -0.072        -0.182 mod_10_Lab6:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069        -0.247 mod_10_Lab6:inst1\|inst2  " "   -0.069        -0.247 mod_10_Lab6:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036        -0.036 CLK  " "   -0.036        -0.036 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005         0.000 mod_10_Lab6:inst7\|inst2  " "    0.005         0.000 mod_10_Lab6:inst7\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418415932548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLK  " "    0.391         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 mod5_lab6:inst8\|inst8  " "    0.391         0.000 mod5_lab6:inst8\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 mod5_lab6:inst\|inst8  " "    0.391         0.000 mod5_lab6:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 mod_10_Lab6:inst1\|inst2  " "    0.391         0.000 mod_10_Lab6:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 mod_10_Lab6:inst2\|inst2  " "    0.391         0.000 mod_10_Lab6:inst2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 mod_10_Lab6:inst3\|inst2  " "    0.391         0.000 mod_10_Lab6:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 mod_10_Lab6:inst4\|inst2  " "    0.391         0.000 mod_10_Lab6:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 mod_10_Lab6:inst5\|inst2  " "    0.391         0.000 mod_10_Lab6:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 mod_10_Lab6:inst7\|inst2  " "    0.391         0.000 mod_10_Lab6:inst7\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418415932580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418415932610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418415932639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 CLK  " "   -1.380        -5.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod5_lab6:inst8\|inst8  " "   -0.500        -5.000 mod5_lab6:inst8\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod5_lab6:inst\|inst8  " "   -0.500        -5.000 mod5_lab6:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod_10_Lab6:inst1\|inst2  " "   -0.500        -5.000 mod_10_Lab6:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod_10_Lab6:inst2\|inst2  " "   -0.500        -5.000 mod_10_Lab6:inst2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod_10_Lab6:inst3\|inst2  " "   -0.500        -5.000 mod_10_Lab6:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod_10_Lab6:inst4\|inst2  " "   -0.500        -5.000 mod_10_Lab6:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod_10_Lab6:inst5\|inst2  " "   -0.500        -5.000 mod_10_Lab6:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 mod_10_Lab6:inst7\|inst2  " "   -0.500        -4.000 mod_10_Lab6:inst7\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418415932668 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418415934497 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1418415934501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.415 " "Worst-case setup slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415         0.000 mod5_lab6:inst8\|inst8  " "    0.415         0.000 mod5_lab6:inst8\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 mod_10_Lab6:inst5\|inst2  " "    0.431         0.000 mod_10_Lab6:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439         0.000 mod5_lab6:inst\|inst8  " "    0.439         0.000 mod5_lab6:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481         0.000 mod_10_Lab6:inst1\|inst2  " "    0.481         0.000 mod_10_Lab6:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481         0.000 mod_10_Lab6:inst4\|inst2  " "    0.481         0.000 mod_10_Lab6:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 mod_10_Lab6:inst2\|inst2  " "    0.498         0.000 mod_10_Lab6:inst2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503         0.000 mod_10_Lab6:inst3\|inst2  " "    0.503         0.000 mod_10_Lab6:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511         0.000 CLK  " "    0.511         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512         0.000 mod_10_Lab6:inst7\|inst2  " "    0.512         0.000 mod_10_Lab6:inst7\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418415934558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK  " "    0.215         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 mod5_lab6:inst8\|inst8  " "    0.215         0.000 mod5_lab6:inst8\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 mod5_lab6:inst\|inst8  " "    0.215         0.000 mod5_lab6:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 mod_10_Lab6:inst1\|inst2  " "    0.215         0.000 mod_10_Lab6:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 mod_10_Lab6:inst2\|inst2  " "    0.215         0.000 mod_10_Lab6:inst2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 mod_10_Lab6:inst3\|inst2  " "    0.215         0.000 mod_10_Lab6:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 mod_10_Lab6:inst4\|inst2  " "    0.215         0.000 mod_10_Lab6:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 mod_10_Lab6:inst5\|inst2  " "    0.215         0.000 mod_10_Lab6:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 mod_10_Lab6:inst7\|inst2  " "    0.215         0.000 mod_10_Lab6:inst7\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418415934597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418415934631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418415934710 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418415934710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -5.380 CLK  " "   -1.380        -5.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod5_lab6:inst8\|inst8  " "   -0.500        -5.000 mod5_lab6:inst8\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod5_lab6:inst\|inst8  " "   -0.500        -5.000 mod5_lab6:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod_10_Lab6:inst1\|inst2  " "   -0.500        -5.000 mod_10_Lab6:inst1\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod_10_Lab6:inst2\|inst2  " "   -0.500        -5.000 mod_10_Lab6:inst2\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod_10_Lab6:inst3\|inst2  " "   -0.500        -5.000 mod_10_Lab6:inst3\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod_10_Lab6:inst4\|inst2  " "   -0.500        -5.000 mod_10_Lab6:inst4\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 mod_10_Lab6:inst5\|inst2  " "   -0.500        -5.000 mod_10_Lab6:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 mod_10_Lab6:inst7\|inst2  " "   -0.500        -4.000 mod_10_Lab6:inst7\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418415934738 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418415937061 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418415937191 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418415937192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418415940487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 12 15:25:40 2014 " "Processing ended: Fri Dec 12 15:25:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418415940487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418415940487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418415940487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418415940487 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418415943552 ""}
