<stg><name>push_tensor2d_bycol.4</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="32">
<![CDATA[
entry:0 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
entry:1 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="22" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %tsor_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tsor

]]></Node>
<StgValue><ssdm name="tsor_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:6 %store_ln0 = store i22 0, i22 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:7 %store_ln24 = store i10 0, i10 %c

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:8 %store_ln25 = store i12 0, i12 %r

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln24 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i22 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc:1 %add_ln24 = add i22 %indvar_flatten_load, i22 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc:2 %icmp_ln24 = icmp_eq  i22 %indvar_flatten_load, i22 2359296

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln24 = br i1 %icmp_ln24, void %for.inc5, void %for.end7

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc5:0 %r_load = load i12 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc5:1 %c_load = load i10 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc5:4 %icmp_ln25 = icmp_eq  i12 %r_load, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc5:5 %select_ln24 = select i1 %icmp_ln25, i12 0, i12 %r_load

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc5:6 %add_ln24_1 = add i10 %c_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc5:7 %select_ln24_1 = select i1 %icmp_ln25, i10 %add_ln24_1, i10 %c_load

]]></Node>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="22" op_0_bw="10">
<![CDATA[
for.inc5:8 %zext_ln24 = zext i10 %select_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
for.inc5:10 %p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %select_ln24, i10 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
for.inc5:11 %tmp = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %select_ln24, i8 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="20">
<![CDATA[
for.inc5:12 %zext_ln27_1 = zext i20 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc5:13 %sub_ln27 = sub i22 %p_shl, i22 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="sub_ln27"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc5:14 %add_ln27 = add i22 %sub_ln27, i22 %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc5:28 %add_ln25 = add i12 %select_ln24, i12 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5:29 %store_ln24 = store i22 %add_ln24, i22 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5:30 %store_ln24 = store i10 %select_ln24_1, i10 %c

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5:31 %store_ln25 = store i12 %add_ln25, i12 %r

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
for.inc5:15 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %add_ln27, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="24">
<![CDATA[
for.inc5:16 %zext_ln27 = zext i24 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc5:17 %add_ln27_1 = add i64 %zext_ln27, i64 %tsor_read

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc5:18 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln27_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="62">
<![CDATA[
for.inc5:19 %sext_ln27 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc5:20 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln27

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32">
<![CDATA[
for.inc5:21 %muxLogicAXIMAddr_to_gmem_load_req = muxlogic i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_gmem_load_req"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="64">
<![CDATA[
for.inc5:22 %muxLogicAXIMBurst_to_gmem_load_req = muxlogic i64 1

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_gmem_load_req"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc5:23 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc5:23 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc5:23 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc5:23 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc5:23 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc5:23 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="60" st_id="9" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc5:23 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc5:23 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="62" st_id="11" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc5:23 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="63" st_id="12" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc5:23 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="64" st_id="13" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.inc5:23 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
for.end7:0 %ret_ln28 = ret

]]></Node>
<StgValue><ssdm name="ret_ln28"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="65" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc5:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_1_VITIS_LOOP_25_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="66" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc5:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2359296, i64 2359296, i64 2359296

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="67" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc5:9 %specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32">
<![CDATA[
for.inc5:24 %muxLogicAXIMCE_to_gmem_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem_addr_read"/></StgValue>
</operation>

<operation id="69" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc5:25 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="70" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32">
<![CDATA[
for.inc5:26 %muxLogicFIFOData_to_write_ln27 = muxlogic i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln27"/></StgValue>
</operation>

<operation id="71" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc5:27 %write_ln27 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %W_strm, i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc5:32 %br_ln25 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="106" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="tsor" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tsor"/></StgValue>
</port>
<port id="108" name="W_strm" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="W_strm"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="110" from="StgValue_109" to="r" fromId="109" toId="16">
</dataflow>
<dataflow id="111" from="StgValue_109" to="c" fromId="109" toId="17">
</dataflow>
<dataflow id="112" from="StgValue_109" to="indvar_flatten" fromId="109" toId="18">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="19">
</dataflow>
<dataflow id="115" from="W_strm" to="specinterface_ln0" fromId="108" toId="19">
</dataflow>
<dataflow id="117" from="empty_16" to="specinterface_ln0" fromId="116" toId="19">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="122" from="empty_12" to="specinterface_ln0" fromId="121" toId="19">
</dataflow>
<dataflow id="123" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="124" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="125" from="empty_12" to="specinterface_ln0" fromId="121" toId="19">
</dataflow>
<dataflow id="126" from="empty_12" to="specinterface_ln0" fromId="121" toId="19">
</dataflow>
<dataflow id="127" from="empty_12" to="specinterface_ln0" fromId="121" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="129" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="130" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="132" from="empty_12" to="specinterface_ln0" fromId="121" toId="19">
</dataflow>
<dataflow id="133" from="empty_12" to="specinterface_ln0" fromId="121" toId="19">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="19">
</dataflow>
<dataflow id="136" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="137" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="20">
</dataflow>
<dataflow id="139" from="gmem" to="specinterface_ln0" fromId="106" toId="20">
</dataflow>
<dataflow id="141" from="empty" to="specinterface_ln0" fromId="140" toId="20">
</dataflow>
<dataflow id="142" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="143" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="144" from="empty_12" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="145" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="146" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="148" from="empty_11" to="specinterface_ln0" fromId="147" toId="20">
</dataflow>
<dataflow id="150" from="empty_10" to="specinterface_ln0" fromId="149" toId="20">
</dataflow>
<dataflow id="151" from="empty_12" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="20">
</dataflow>
<dataflow id="154" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="20">
</dataflow>
<dataflow id="155" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="20">
</dataflow>
<dataflow id="156" from="StgValue_152" to="specinterface_ln0" fromId="152" toId="20">
</dataflow>
<dataflow id="157" from="empty_12" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="158" from="empty_12" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="159" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="160" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="161" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="163" from="_ssdm_op_Read.ap_auto.i64" to="tsor_read" fromId="162" toId="21">
</dataflow>
<dataflow id="164" from="tsor" to="tsor_read" fromId="107" toId="21">
</dataflow>
<dataflow id="166" from="StgValue_165" to="store_ln0" fromId="165" toId="22">
</dataflow>
<dataflow id="167" from="indvar_flatten" to="store_ln0" fromId="18" toId="22">
</dataflow>
<dataflow id="169" from="StgValue_168" to="store_ln24" fromId="168" toId="23">
</dataflow>
<dataflow id="170" from="c" to="store_ln24" fromId="17" toId="23">
</dataflow>
<dataflow id="172" from="StgValue_171" to="store_ln25" fromId="171" toId="24">
</dataflow>
<dataflow id="173" from="r" to="store_ln25" fromId="16" toId="24">
</dataflow>
<dataflow id="174" from="indvar_flatten" to="indvar_flatten_load" fromId="18" toId="26">
</dataflow>
<dataflow id="175" from="indvar_flatten_load" to="add_ln24" fromId="26" toId="27">
</dataflow>
<dataflow id="177" from="StgValue_176" to="add_ln24" fromId="176" toId="27">
</dataflow>
<dataflow id="178" from="indvar_flatten_load" to="icmp_ln24" fromId="26" toId="28">
</dataflow>
<dataflow id="180" from="StgValue_179" to="icmp_ln24" fromId="179" toId="28">
</dataflow>
<dataflow id="181" from="icmp_ln24" to="br_ln24" fromId="28" toId="29">
</dataflow>
<dataflow id="182" from="r" to="r_load" fromId="16" toId="30">
</dataflow>
<dataflow id="183" from="c" to="c_load" fromId="17" toId="31">
</dataflow>
<dataflow id="184" from="r_load" to="icmp_ln25" fromId="30" toId="32">
</dataflow>
<dataflow id="186" from="StgValue_185" to="icmp_ln25" fromId="185" toId="32">
</dataflow>
<dataflow id="187" from="icmp_ln25" to="select_ln24" fromId="32" toId="33">
</dataflow>
<dataflow id="188" from="StgValue_171" to="select_ln24" fromId="171" toId="33">
</dataflow>
<dataflow id="189" from="r_load" to="select_ln24" fromId="30" toId="33">
</dataflow>
<dataflow id="190" from="c_load" to="add_ln24_1" fromId="31" toId="34">
</dataflow>
<dataflow id="192" from="StgValue_191" to="add_ln24_1" fromId="191" toId="34">
</dataflow>
<dataflow id="193" from="icmp_ln25" to="select_ln24_1" fromId="32" toId="35">
</dataflow>
<dataflow id="194" from="add_ln24_1" to="select_ln24_1" fromId="34" toId="35">
</dataflow>
<dataflow id="195" from="c_load" to="select_ln24_1" fromId="31" toId="35">
</dataflow>
<dataflow id="196" from="select_ln24_1" to="zext_ln24" fromId="35" toId="36">
</dataflow>
<dataflow id="198" from="_ssdm_op_BitConcatenate.i22.i12.i10" to="p_shl" fromId="197" toId="37">
</dataflow>
<dataflow id="199" from="select_ln24" to="p_shl" fromId="33" toId="37">
</dataflow>
<dataflow id="200" from="StgValue_168" to="p_shl" fromId="168" toId="37">
</dataflow>
<dataflow id="202" from="_ssdm_op_BitConcatenate.i20.i12.i8" to="tmp" fromId="201" toId="38">
</dataflow>
<dataflow id="203" from="select_ln24" to="tmp" fromId="33" toId="38">
</dataflow>
<dataflow id="205" from="StgValue_204" to="tmp" fromId="204" toId="38">
</dataflow>
<dataflow id="206" from="tmp" to="zext_ln27_1" fromId="38" toId="39">
</dataflow>
<dataflow id="207" from="p_shl" to="sub_ln27" fromId="37" toId="40">
</dataflow>
<dataflow id="208" from="zext_ln27_1" to="sub_ln27" fromId="39" toId="40">
</dataflow>
<dataflow id="209" from="sub_ln27" to="add_ln27" fromId="40" toId="41">
</dataflow>
<dataflow id="210" from="zext_ln24" to="add_ln27" fromId="36" toId="41">
</dataflow>
<dataflow id="211" from="select_ln24" to="add_ln25" fromId="33" toId="42">
</dataflow>
<dataflow id="213" from="StgValue_212" to="add_ln25" fromId="212" toId="42">
</dataflow>
<dataflow id="214" from="add_ln24" to="store_ln24" fromId="27" toId="43">
</dataflow>
<dataflow id="215" from="indvar_flatten" to="store_ln24" fromId="18" toId="43">
</dataflow>
<dataflow id="216" from="select_ln24_1" to="store_ln24" fromId="35" toId="44">
</dataflow>
<dataflow id="217" from="c" to="store_ln24" fromId="17" toId="44">
</dataflow>
<dataflow id="218" from="add_ln25" to="store_ln25" fromId="42" toId="45">
</dataflow>
<dataflow id="219" from="r" to="store_ln25" fromId="16" toId="45">
</dataflow>
<dataflow id="221" from="_ssdm_op_BitConcatenate.i24.i22.i2" to="shl_ln" fromId="220" toId="46">
</dataflow>
<dataflow id="222" from="add_ln27" to="shl_ln" fromId="41" toId="46">
</dataflow>
<dataflow id="224" from="StgValue_223" to="shl_ln" fromId="223" toId="46">
</dataflow>
<dataflow id="225" from="shl_ln" to="zext_ln27" fromId="46" toId="47">
</dataflow>
<dataflow id="226" from="zext_ln27" to="add_ln27_1" fromId="47" toId="48">
</dataflow>
<dataflow id="227" from="tsor_read" to="add_ln27_1" fromId="21" toId="48">
</dataflow>
<dataflow id="229" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="228" toId="49">
</dataflow>
<dataflow id="230" from="add_ln27_1" to="trunc_ln" fromId="48" toId="49">
</dataflow>
<dataflow id="232" from="StgValue_231" to="trunc_ln" fromId="231" toId="49">
</dataflow>
<dataflow id="234" from="StgValue_233" to="trunc_ln" fromId="233" toId="49">
</dataflow>
<dataflow id="235" from="trunc_ln" to="sext_ln27" fromId="49" toId="50">
</dataflow>
<dataflow id="236" from="gmem" to="gmem_addr" fromId="106" toId="51">
</dataflow>
<dataflow id="237" from="sext_ln27" to="gmem_addr" fromId="50" toId="51">
</dataflow>
<dataflow id="238" from="gmem_addr" to="muxLogicAXIMAddr_to_gmem_load_req" fromId="51" toId="52">
</dataflow>
<dataflow id="240" from="StgValue_239" to="muxLogicAXIMBurst_to_gmem_load_req" fromId="239" toId="53">
</dataflow>
<dataflow id="242" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="241" toId="54">
</dataflow>
<dataflow id="243" from="gmem_addr" to="gmem_load_req" fromId="51" toId="54">
</dataflow>
<dataflow id="244" from="StgValue_239" to="gmem_load_req" fromId="239" toId="54">
</dataflow>
<dataflow id="245" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="241" toId="55">
</dataflow>
<dataflow id="246" from="gmem_addr" to="gmem_load_req" fromId="51" toId="55">
</dataflow>
<dataflow id="247" from="StgValue_239" to="gmem_load_req" fromId="239" toId="55">
</dataflow>
<dataflow id="248" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="241" toId="56">
</dataflow>
<dataflow id="249" from="gmem_addr" to="gmem_load_req" fromId="51" toId="56">
</dataflow>
<dataflow id="250" from="StgValue_239" to="gmem_load_req" fromId="239" toId="56">
</dataflow>
<dataflow id="251" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="241" toId="57">
</dataflow>
<dataflow id="252" from="gmem_addr" to="gmem_load_req" fromId="51" toId="57">
</dataflow>
<dataflow id="253" from="StgValue_239" to="gmem_load_req" fromId="239" toId="57">
</dataflow>
<dataflow id="254" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="241" toId="58">
</dataflow>
<dataflow id="255" from="gmem_addr" to="gmem_load_req" fromId="51" toId="58">
</dataflow>
<dataflow id="256" from="StgValue_239" to="gmem_load_req" fromId="239" toId="58">
</dataflow>
<dataflow id="257" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="241" toId="59">
</dataflow>
<dataflow id="258" from="gmem_addr" to="gmem_load_req" fromId="51" toId="59">
</dataflow>
<dataflow id="259" from="StgValue_239" to="gmem_load_req" fromId="239" toId="59">
</dataflow>
<dataflow id="260" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="241" toId="60">
</dataflow>
<dataflow id="261" from="gmem_addr" to="gmem_load_req" fromId="51" toId="60">
</dataflow>
<dataflow id="262" from="StgValue_239" to="gmem_load_req" fromId="239" toId="60">
</dataflow>
<dataflow id="263" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="241" toId="61">
</dataflow>
<dataflow id="264" from="gmem_addr" to="gmem_load_req" fromId="51" toId="61">
</dataflow>
<dataflow id="265" from="StgValue_239" to="gmem_load_req" fromId="239" toId="61">
</dataflow>
<dataflow id="266" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="241" toId="62">
</dataflow>
<dataflow id="267" from="gmem_addr" to="gmem_load_req" fromId="51" toId="62">
</dataflow>
<dataflow id="268" from="StgValue_239" to="gmem_load_req" fromId="239" toId="62">
</dataflow>
<dataflow id="269" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="241" toId="63">
</dataflow>
<dataflow id="270" from="gmem_addr" to="gmem_load_req" fromId="51" toId="63">
</dataflow>
<dataflow id="271" from="StgValue_239" to="gmem_load_req" fromId="239" toId="63">
</dataflow>
<dataflow id="272" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="241" toId="64">
</dataflow>
<dataflow id="273" from="gmem_addr" to="gmem_load_req" fromId="51" toId="64">
</dataflow>
<dataflow id="274" from="StgValue_239" to="gmem_load_req" fromId="239" toId="64">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="275" toId="65">
</dataflow>
<dataflow id="278" from="VITIS_LOOP_24_1_VITIS_LOOP_25_2_str" to="specloopname_ln0" fromId="277" toId="65">
</dataflow>
<dataflow id="280" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="279" toId="66">
</dataflow>
<dataflow id="282" from="StgValue_281" to="speclooptripcount_ln0" fromId="281" toId="66">
</dataflow>
<dataflow id="283" from="StgValue_281" to="speclooptripcount_ln0" fromId="281" toId="66">
</dataflow>
<dataflow id="284" from="StgValue_281" to="speclooptripcount_ln0" fromId="281" toId="66">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecPipeline" to="specpipeline_ln26" fromId="285" toId="67">
</dataflow>
<dataflow id="287" from="StgValue_109" to="specpipeline_ln26" fromId="109" toId="67">
</dataflow>
<dataflow id="288" from="StgValue_118" to="specpipeline_ln26" fromId="118" toId="67">
</dataflow>
<dataflow id="289" from="StgValue_118" to="specpipeline_ln26" fromId="118" toId="67">
</dataflow>
<dataflow id="290" from="StgValue_118" to="specpipeline_ln26" fromId="118" toId="67">
</dataflow>
<dataflow id="291" from="empty_12" to="specpipeline_ln26" fromId="121" toId="67">
</dataflow>
<dataflow id="293" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="292" toId="69">
</dataflow>
<dataflow id="294" from="gmem_addr" to="gmem_addr_read" fromId="51" toId="69">
</dataflow>
<dataflow id="295" from="gmem_addr_read" to="muxLogicFIFOData_to_write_ln27" fromId="69" toId="70">
</dataflow>
<dataflow id="297" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln27" fromId="296" toId="71">
</dataflow>
<dataflow id="298" from="W_strm" to="write_ln27" fromId="108" toId="71">
</dataflow>
<dataflow id="299" from="gmem_addr_read" to="write_ln27" fromId="69" toId="71">
</dataflow>
<dataflow id="300" from="icmp_ln24" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="301" from="icmp_ln24" to="StgValue_13" fromId="28" toId="13">
</dataflow>
</dataflows>


</stg>
