<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › message › fusion › lsi › mpi_cnfg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mpi_cnfg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (c) 2000-2008 LSI Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *           Name:  mpi_cnfg.h</span>
<span class="cm"> *          Title:  MPI Config message, structures, and Pages</span>
<span class="cm"> *  Creation Date:  July 27, 2000</span>
<span class="cm"> *</span>
<span class="cm"> *    mpi_cnfg.h Version:  01.05.18</span>
<span class="cm"> *</span>
<span class="cm"> *  Version History</span>
<span class="cm"> *  ---------------</span>
<span class="cm"> *</span>
<span class="cm"> *  Date      Version   Description</span>
<span class="cm"> *  --------  --------  ------------------------------------------------------</span>
<span class="cm"> *  05-08-00  00.10.01  Original release for 0.10 spec dated 4/26/2000.</span>
<span class="cm"> *  06-06-00  01.00.01  Update version number for 1.0 release.</span>
<span class="cm"> *  06-08-00  01.00.02  Added _PAGEVERSION definitions for all pages.</span>
<span class="cm"> *                      Added FcPhLowestVersion, FcPhHighestVersion, Reserved2</span>
<span class="cm"> *                      fields to FC_DEVICE_0 page, updated the page version.</span>
<span class="cm"> *                      Changed _FREE_RUNNING_CLOCK to _PACING_TRANSFERS in</span>
<span class="cm"> *                      SCSI_PORT_0, SCSI_DEVICE_0 and SCSI_DEVICE_1 pages</span>
<span class="cm"> *                      and updated the page versions.</span>
<span class="cm"> *                      Added _RESPONSE_ID_MASK definition to SCSI_PORT_1</span>
<span class="cm"> *                      page and updated the page version.</span>
<span class="cm"> *                      Added Information field and _INFO_PARAMS_NEGOTIATED</span>
<span class="cm"> *                      definitionto SCSI_DEVICE_0 page.</span>
<span class="cm"> *  06-22-00  01.00.03  Removed batch controls from LAN_0 page and updated the</span>
<span class="cm"> *                      page version.</span>
<span class="cm"> *                      Added BucketsRemaining to LAN_1 page, redefined the</span>
<span class="cm"> *                      state values, and updated the page version.</span>
<span class="cm"> *                      Revised bus width definitions in SCSI_PORT_0,</span>
<span class="cm"> *                      SCSI_DEVICE_0 and SCSI_DEVICE_1 pages.</span>
<span class="cm"> *  06-30-00  01.00.04  Added MaxReplySize to LAN_1 page and updated the page</span>
<span class="cm"> *                      version.</span>
<span class="cm"> *                      Moved FC_DEVICE_0 PageAddress description to spec.</span>
<span class="cm"> *  07-27-00  01.00.05  Corrected the SubsystemVendorID and SubsystemID field</span>
<span class="cm"> *                      widths in IOC_0 page and updated the page version.</span>
<span class="cm"> *  11-02-00  01.01.01  Original release for post 1.0 work</span>
<span class="cm"> *                      Added Manufacturing pages, IO Unit Page 2, SCSI SPI</span>
<span class="cm"> *                      Port Page 2, FC Port Page 4, FC Port Page 5</span>
<span class="cm"> *  11-15-00  01.01.02  Interim changes to match proposals</span>
<span class="cm"> *  12-04-00  01.01.03  Config page changes to match MPI rev 1.00.01.</span>
<span class="cm"> *  12-05-00  01.01.04  Modified config page actions.</span>
<span class="cm"> *  01-09-01  01.01.05  Added defines for page address formats.</span>
<span class="cm"> *                      Data size for Manufacturing pages 2 and 3 no longer</span>
<span class="cm"> *                      defined here.</span>
<span class="cm"> *                      Io Unit Page 2 size is fixed at 4 adapters and some</span>
<span class="cm"> *                      flags were changed.</span>
<span class="cm"> *                      SCSI Port Page 2 Device Settings modified.</span>
<span class="cm"> *                      New fields added to FC Port Page 0 and some flags</span>
<span class="cm"> *                      cleaned up.</span>
<span class="cm"> *                      Removed impedance flash from FC Port Page 1.</span>
<span class="cm"> *                      Added FC Port pages 6 and 7.</span>
<span class="cm"> *  01-25-01  01.01.06  Added MaxInitiators field to FcPortPage0.</span>
<span class="cm"> *  01-29-01  01.01.07  Changed some defines to make them 32 character unique.</span>
<span class="cm"> *                      Added some LinkType defines for FcPortPage0.</span>
<span class="cm"> *  02-20-01  01.01.08  Started using MPI_POINTER.</span>
<span class="cm"> *  02-27-01  01.01.09  Replaced MPI_CONFIG_PAGETYPE_SCSI_LUN with</span>
<span class="cm"> *                      MPI_CONFIG_PAGETYPE_RAID_VOLUME.</span>
<span class="cm"> *                      Added definitions and structures for IOC Page 2 and</span>
<span class="cm"> *                      RAID Volume Page 2.</span>
<span class="cm"> *  03-27-01  01.01.10  Added CONFIG_PAGE_FC_PORT_8 and CONFIG_PAGE_FC_PORT_9.</span>
<span class="cm"> *                      CONFIG_PAGE_FC_PORT_3 now supports persistent by DID.</span>
<span class="cm"> *                      Added VendorId and ProductRevLevel fields to</span>
<span class="cm"> *                      RAIDVOL2_IM_PHYS_ID struct.</span>
<span class="cm"> *                      Modified values for MPI_FCPORTPAGE0_FLAGS_ATTACH_</span>
<span class="cm"> *                      defines to make them compatible to MPI version 1.0.</span>
<span class="cm"> *                      Added structure offset comments.</span>
<span class="cm"> *  04-09-01  01.01.11  Added some new defines for the PageAddress field and</span>
<span class="cm"> *                      removed some obsolete ones.</span>
<span class="cm"> *                      Added IO Unit Page 3.</span>
<span class="cm"> *                      Modified defines for Scsi Port Page 2.</span>
<span class="cm"> *                      Modified RAID Volume Pages.</span>
<span class="cm"> *  08-08-01  01.02.01  Original release for v1.2 work.</span>
<span class="cm"> *                      Added SepID and SepBus to RVP2 IMPhysicalDisk struct.</span>
<span class="cm"> *                      Added defines for the SEP bits in RVP2 VolumeSettings.</span>
<span class="cm"> *                      Modified the DeviceSettings field in RVP2 to use the</span>
<span class="cm"> *                      proper structure.</span>
<span class="cm"> *                      Added defines for SES, SAF-TE, and cross channel for</span>
<span class="cm"> *                      IOCPage2 CapabilitiesFlags.</span>
<span class="cm"> *                      Removed define for MPI_IOUNITPAGE2_FLAGS_RAID_DISABLE.</span>
<span class="cm"> *                      Removed define for</span>
<span class="cm"> *                      MPI_SCSIPORTPAGE2_PORT_FLAGS_PARITY_ENABLE.</span>
<span class="cm"> *                      Added define for MPI_CONFIG_PAGEATTR_RO_PERSISTENT.</span>
<span class="cm"> *  08-29-01 01.02.02   Fixed value for MPI_MANUFACTPAGE_DEVID_53C1035.</span>
<span class="cm"> *                      Added defines for MPI_FCPORTPAGE1_FLAGS_HARD_ALPA_ONLY</span>
<span class="cm"> *                      and MPI_FCPORTPAGE1_FLAGS_IMMEDIATE_ERROR_REPLY.</span>
<span class="cm"> *                      Removed MPI_SCSIPORTPAGE0_CAP_PACING_TRANSFERS,</span>
<span class="cm"> *                      MPI_SCSIDEVPAGE0_NP_PACING_TRANSFERS, and</span>
<span class="cm"> *                      MPI_SCSIDEVPAGE1_RP_PACING_TRANSFERS, and</span>
<span class="cm"> *                      MPI_SCSIDEVPAGE1_CONF_PPR_ALLOWED.</span>
<span class="cm"> *                      Added defines for MPI_SCSIDEVPAGE1_CONF_WDTR_DISALLOWED</span>
<span class="cm"> *                      and MPI_SCSIDEVPAGE1_CONF_SDTR_DISALLOWED.</span>
<span class="cm"> *                      Added OnBusTimerValue to CONFIG_PAGE_SCSI_PORT_1.</span>
<span class="cm"> *                      Added rejected bits to SCSI Device Page 0 Information.</span>
<span class="cm"> *                      Increased size of ALPA array in FC Port Page 2 by one</span>
<span class="cm"> *                      and removed a one byte reserved field.</span>
<span class="cm"> *  09-28-01 01.02.03   Swapped NegWireSpeedLow and NegWireSpeedLow in</span>
<span class="cm"> *                      CONFIG_PAGE_LAN_1 to match preferred 64-bit ordering.</span>
<span class="cm"> *                      Added structures for Manufacturing Page 4, IO Unit</span>
<span class="cm"> *                      Page 3, IOC Page 3, IOC Page 4, RAID Volume Page 0, and</span>
<span class="cm"> *                      RAID PhysDisk Page 0.</span>
<span class="cm"> *  10-04-01 01.02.04   Added define for MPI_CONFIG_PAGETYPE_RAID_PHYSDISK.</span>
<span class="cm"> *                      Modified some of the new defines to make them 32</span>
<span class="cm"> *                      character unique.</span>
<span class="cm"> *                      Modified how variable length pages (arrays) are defined.</span>
<span class="cm"> *                      Added generic defines for hot spare pools and RAID</span>
<span class="cm"> *                      volume types.</span>
<span class="cm"> *  11-01-01 01.02.05   Added define for MPI_IOUNITPAGE1_DISABLE_IR.</span>
<span class="cm"> *  03-14-02 01.02.06   Added PCISlotNum field to CONFIG_PAGE_IOC_1 along with</span>
<span class="cm"> *                      related define, and bumped the page version define.</span>
<span class="cm"> *  05-31-02 01.02.07   Added a Flags field to CONFIG_PAGE_IOC_2_RAID_VOL in a</span>
<span class="cm"> *                      reserved byte and added a define.</span>
<span class="cm"> *                      Added define for</span>
<span class="cm"> *                      MPI_RAIDVOL0_STATUS_FLAG_VOLUME_INACTIVE.</span>
<span class="cm"> *                      Added new config page: CONFIG_PAGE_IOC_5.</span>
<span class="cm"> *                      Added MaxAliases, MaxHardAliases, and NumCurrentAliases</span>
<span class="cm"> *                      fields to CONFIG_PAGE_FC_PORT_0.</span>
<span class="cm"> *                      Added AltConnector and NumRequestedAliases fields to</span>
<span class="cm"> *                      CONFIG_PAGE_FC_PORT_1.</span>
<span class="cm"> *                      Added new config page: CONFIG_PAGE_FC_PORT_10.</span>
<span class="cm"> *  07-12-02 01.02.08   Added more MPI_MANUFACTPAGE_DEVID_ defines.</span>
<span class="cm"> *                      Added additional MPI_SCSIDEVPAGE0_NP_ defines.</span>
<span class="cm"> *                      Added more MPI_SCSIDEVPAGE1_RP_ defines.</span>
<span class="cm"> *                      Added define for</span>
<span class="cm"> *                      MPI_SCSIDEVPAGE1_CONF_EXTENDED_PARAMS_ENABLE.</span>
<span class="cm"> *                      Added new config page: CONFIG_PAGE_SCSI_DEVICE_3.</span>
<span class="cm"> *                      Modified MPI_FCPORTPAGE5_FLAGS_ defines.</span>
<span class="cm"> *  09-16-02 01.02.09   Added MPI_SCSIDEVPAGE1_CONF_FORCE_PPR_MSG define.</span>
<span class="cm"> *  11-15-02 01.02.10   Added ConnectedID defines for CONFIG_PAGE_SCSI_PORT_0.</span>
<span class="cm"> *                      Added more Flags defines for CONFIG_PAGE_FC_PORT_1.</span>
<span class="cm"> *                      Added more Flags defines for CONFIG_PAGE_FC_DEVICE_0.</span>
<span class="cm"> *  04-01-03 01.02.11   Added RR_TOV field and additional Flags defines for</span>
<span class="cm"> *                      CONFIG_PAGE_FC_PORT_1.</span>
<span class="cm"> *                      Added define MPI_FCPORTPAGE5_FLAGS_DISABLE to disable</span>
<span class="cm"> *                      an alias.</span>
<span class="cm"> *                      Added more device id defines.</span>
<span class="cm"> *  06-26-03 01.02.12   Added MPI_IOUNITPAGE1_IR_USE_STATIC_VOLUME_ID define.</span>
<span class="cm"> *                      Added TargetConfig and IDConfig fields to</span>
<span class="cm"> *                      CONFIG_PAGE_SCSI_PORT_1.</span>
<span class="cm"> *                      Added more PortFlags defines for CONFIG_PAGE_SCSI_PORT_2</span>
<span class="cm"> *                      to control DV.</span>
<span class="cm"> *                      Added more Flags defines for CONFIG_PAGE_FC_PORT_1.</span>
<span class="cm"> *                      In CONFIG_PAGE_FC_DEVICE_0, replaced Reserved1 field</span>
<span class="cm"> *                      with ADISCHardALPA.</span>
<span class="cm"> *                      Added MPI_FC_DEVICE_PAGE0_PROT_FCP_RETRY define.</span>
<span class="cm"> *  01-16-04 01.02.13   Added InitiatorDeviceTimeout and InitiatorIoPendTimeout</span>
<span class="cm"> *                      fields and related defines to CONFIG_PAGE_FC_PORT_1.</span>
<span class="cm"> *                      Added define for</span>
<span class="cm"> *                      MPI_FCPORTPAGE1_FLAGS_SOFT_ALPA_FALLBACK.</span>
<span class="cm"> *                      Added new fields to the substructures of</span>
<span class="cm"> *                      CONFIG_PAGE_FC_PORT_10.</span>
<span class="cm"> *  04-29-04 01.02.14   Added define for IDP bit for CONFIG_PAGE_SCSI_PORT_0,</span>
<span class="cm"> *                      CONFIG_PAGE_SCSI_DEVICE_0, and</span>
<span class="cm"> *                      CONFIG_PAGE_SCSI_DEVICE_1. Also bumped Page Version for</span>
<span class="cm"> *                      these pages.</span>
<span class="cm"> *  05-11-04 01.03.01   Added structure for CONFIG_PAGE_INBAND_0.</span>
<span class="cm"> *  08-19-04 01.05.01   Modified MSG_CONFIG request to support extended config</span>
<span class="cm"> *                      pages.</span>
<span class="cm"> *                      Added a new structure for extended config page header.</span>
<span class="cm"> *                      Added new extended config pages types and structures for</span>
<span class="cm"> *                      SAS IO Unit, SAS Expander, SAS Device, and SAS PHY.</span>
<span class="cm"> *                      Replaced a reserved byte in CONFIG_PAGE_MANUFACTURING_4</span>
<span class="cm"> *                      to add a Flags field.</span>
<span class="cm"> *                      Two new Manufacturing config pages (5 and 6).</span>
<span class="cm"> *                      Two new bits defined for IO Unit Page 1 Flags field.</span>
<span class="cm"> *                      Modified CONFIG_PAGE_IO_UNIT_2 to add three new fields</span>
<span class="cm"> *                      to specify the BIOS boot device.</span>
<span class="cm"> *                      Four new Flags bits defined for IO Unit Page 2.</span>
<span class="cm"> *                      Added IO Unit Page 4.</span>
<span class="cm"> *                      Added EEDP Flags settings to IOC Page 1.</span>
<span class="cm"> *                      Added new BIOS Page 1 config page.</span>
<span class="cm"> *  10-05-04 01.05.02   Added define for</span>
<span class="cm"> *                      MPI_IOCPAGE1_INITIATOR_CONTEXT_REPLY_DISABLE.</span>
<span class="cm"> *                      Added new Flags field to CONFIG_PAGE_MANUFACTURING_5 and</span>
<span class="cm"> *                      associated defines.</span>
<span class="cm"> *                      Added more defines for SAS IO Unit Page 0</span>
<span class="cm"> *                      DiscoveryStatus field.</span>
<span class="cm"> *                      Added define for MPI_SAS_IOUNIT0_DS_SUBTRACTIVE_LINK</span>
<span class="cm"> *                      and MPI_SAS_IOUNIT0_DS_TABLE_LINK.</span>
<span class="cm"> *                      Added defines for Physical Mapping Modes to SAS IO Unit</span>
<span class="cm"> *                      Page 2.</span>
<span class="cm"> *                      Added define for</span>
<span class="cm"> *                      MPI_SAS_DEVICE0_FLAGS_PORT_SELECTOR_ATTACH.</span>
<span class="cm"> *  10-27-04 01.05.03   Added defines for new SAS PHY page addressing mode.</span>
<span class="cm"> *                      Added defines for MaxTargetSpinUp to BIOS Page 1.</span>
<span class="cm"> *                      Added 5 new ControlFlags defines for SAS IO Unit</span>
<span class="cm"> *                      Page 1.</span>
<span class="cm"> *                      Added MaxNumPhysicalMappedIDs field to SAS IO Unit</span>
<span class="cm"> *                      Page 2.</span>
<span class="cm"> *                      Added AccessStatus field to SAS Device Page 0 and added</span>
<span class="cm"> *                      new Flags bits for supported SATA features.</span>
<span class="cm"> *  12-07-04  01.05.04  Added config page structures for BIOS Page 2, RAID</span>
<span class="cm"> *                      Volume Page 1, and RAID Physical Disk Page 1.</span>
<span class="cm"> *                      Replaced IO Unit Page 1 BootTargetID,BootBus, and</span>
<span class="cm"> *                      BootAdapterNum with reserved field.</span>
<span class="cm"> *                      Added DataScrubRate and ResyncRate to RAID Volume</span>
<span class="cm"> *                      Page 0.</span>
<span class="cm"> *                      Added MPI_SAS_IOUNIT2_FLAGS_RESERVE_ID_0_FOR_BOOT</span>
<span class="cm"> *                      define.</span>
<span class="cm"> *  12-09-04  01.05.05  Added Target Mode Large CDB Enable to FC Port Page 1</span>
<span class="cm"> *                      Flags field.</span>
<span class="cm"> *                      Added Auto Port Config flag define for SAS IOUNIT</span>
<span class="cm"> *                      Page 1 ControlFlags.</span>
<span class="cm"> *                      Added Disabled bad Phy define to Expander Page 1</span>
<span class="cm"> *                      Discovery Info field.</span>
<span class="cm"> *                      Added SAS/SATA device support to SAS IOUnit Page 1</span>
<span class="cm"> *                      ControlFlags.</span>
<span class="cm"> *                      Added Unsupported device to SAS Dev Page 0 Flags field</span>
<span class="cm"> *                      Added disable use SATA Hash Address for SAS IOUNIT</span>
<span class="cm"> *                      page 1 in ControlFields.</span>
<span class="cm"> *  01-15-05  01.05.06  Added defaults for data scrub rate and resync rate to</span>
<span class="cm"> *                      Manufacturing Page 4.</span>
<span class="cm"> *                      Added new defines for BIOS Page 1 IOCSettings field.</span>
<span class="cm"> *                      Added ExtDiskIdentifier field to RAID Physical Disk</span>
<span class="cm"> *                      Page 0.</span>
<span class="cm"> *                      Added new defines for SAS IO Unit Page 1 ControlFlags</span>
<span class="cm"> *                      and to SAS Device Page 0 Flags to control SATA devices.</span>
<span class="cm"> *                      Added defines and structures for the new Log Page 0, a</span>
<span class="cm"> *                      new type of configuration page.</span>
<span class="cm"> *  02-09-05  01.05.07  Added InactiveStatus field to RAID Volume Page 0.</span>
<span class="cm"> *                      Added WWID field to RAID Volume Page 1.</span>
<span class="cm"> *                      Added PhysicalPort field to SAS Expander pages 0 and 1.</span>
<span class="cm"> *  03-11-05  01.05.08  Removed the EEDP flags from IOC Page 1.</span>
<span class="cm"> *                      Added Enclosure/Slot boot device format to BIOS Page 2.</span>
<span class="cm"> *                      New status value for RAID Volume Page 0 VolumeStatus</span>
<span class="cm"> *                      (VolumeState subfield).</span>
<span class="cm"> *                      New value for RAID Physical Page 0 InactiveStatus.</span>
<span class="cm"> *                      Added Inactive Volume Member flag RAID Physical Disk</span>
<span class="cm"> *                      Page 0 PhysDiskStatus field.</span>
<span class="cm"> *                      New physical mapping mode in SAS IO Unit Page 2.</span>
<span class="cm"> *                      Added CONFIG_PAGE_SAS_ENCLOSURE_0.</span>
<span class="cm"> *                      Added Slot and Enclosure fields to SAS Device Page 0.</span>
<span class="cm"> *  06-24-05  01.05.09  Added EEDP defines to IOC Page 1.</span>
<span class="cm"> *                      Added more RAID type defines to IOC Page 2.</span>
<span class="cm"> *                      Added Port Enable Delay settings to BIOS Page 1.</span>
<span class="cm"> *                      Added Bad Block Table Full define to RAID Volume Page 0.</span>
<span class="cm"> *                      Added Previous State defines to RAID Physical Disk</span>
<span class="cm"> *                      Page 0.</span>
<span class="cm"> *                      Added Max Sata Targets define for DiscoveryStatus field</span>
<span class="cm"> *                      of SAS IO Unit Page 0.</span>
<span class="cm"> *                      Added Device Self Test to Control Flags of SAS IO Unit</span>
<span class="cm"> *                      Page 1.</span>
<span class="cm"> *                      Added Direct Attach Starting Slot Number define for SAS</span>
<span class="cm"> *                      IO Unit Page 2.</span>
<span class="cm"> *                      Added new fields in SAS Device Page 2 for enclosure</span>
<span class="cm"> *                      mapping.</span>
<span class="cm"> *                      Added OwnerDevHandle and Flags field to SAS PHY Page 0.</span>
<span class="cm"> *                      Added IOC GPIO Flags define to SAS Enclosure Page 0.</span>
<span class="cm"> *                      Fixed the value for MPI_SAS_IOUNIT1_CONTROL_DEV_SATA_SUPPORT.</span>
<span class="cm"> *  08-03-05  01.05.10  Removed ISDataScrubRate and ISResyncRate from</span>
<span class="cm"> *                      Manufacturing Page 4.</span>
<span class="cm"> *                      Added MPI_IOUNITPAGE1_SATA_WRITE_CACHE_DISABLE bit.</span>
<span class="cm"> *                      Added NumDevsPerEnclosure field to SAS IO Unit page 2.</span>
<span class="cm"> *                      Added MPI_SAS_IOUNIT2_FLAGS_HOST_ASSIGNED_PHYS_MAP</span>
<span class="cm"> *                      define.</span>
<span class="cm"> *                      Added EnclosureHandle field to SAS Expander page 0.</span>
<span class="cm"> *                      Removed redundant NumTableEntriesProg field from SAS</span>
<span class="cm"> *                      Expander Page 1.</span>
<span class="cm"> *  08-30-05  01.05.11  Added DeviceID for FC949E and changed the DeviceID for</span>
<span class="cm"> *                      SAS1078.</span>
<span class="cm"> *                      Added more defines for Manufacturing Page 4 Flags field.</span>
<span class="cm"> *                      Added more defines for IOCSettings and added</span>
<span class="cm"> *                      ExpanderSpinup field to Bios Page 1.</span>
<span class="cm"> *                      Added postpone SATA Init bit to SAS IO Unit Page 1</span>
<span class="cm"> *                      ControlFlags.</span>
<span class="cm"> *                      Changed LogEntry format for Log Page 0.</span>
<span class="cm"> *  03-27-06  01.05.12  Added two new Flags defines for Manufacturing Page 4.</span>
<span class="cm"> *                      Added Manufacturing Page 7.</span>
<span class="cm"> *                      Added MPI_IOCPAGE2_CAP_FLAGS_RAID_64_BIT_ADDRESSING.</span>
<span class="cm"> *                      Added IOC Page 6.</span>
<span class="cm"> *                      Added PrevBootDeviceForm field to CONFIG_PAGE_BIOS_2.</span>
<span class="cm"> *                      Added MaxLBAHigh field to RAID Volume Page 0.</span>
<span class="cm"> *                      Added Nvdata version fields to SAS IO Unit Page 0.</span>
<span class="cm"> *                      Added AdditionalControlFlags, MaxTargetPortConnectTime,</span>
<span class="cm"> *                      ReportDeviceMissingDelay, and IODeviceMissingDelay</span>
<span class="cm"> *                      fields to SAS IO Unit Page 1.</span>
<span class="cm"> *  10-11-06  01.05.13  Added NumForceWWID field and ForceWWID array to</span>
<span class="cm"> *                      Manufacturing Page 5.</span>
<span class="cm"> *                      Added Manufacturing pages 8 through 10.</span>
<span class="cm"> *                      Added defines for supported metadata size bits in</span>
<span class="cm"> *                      CapabilitiesFlags field of IOC Page 6.</span>
<span class="cm"> *                      Added defines for metadata size bits in VolumeSettings</span>
<span class="cm"> *                      field of RAID Volume Page 0.</span>
<span class="cm"> *                      Added SATA Link Reset settings, Enable SATA Asynchronous</span>
<span class="cm"> *                      Notification bit, and HideNonZeroAttachedPhyIdentifiers</span>
<span class="cm"> *                      bit to AdditionalControlFlags field of SAS IO Unit</span>
<span class="cm"> *                      Page 1.</span>
<span class="cm"> *                      Added defines for Enclosure Devices Unmapped and</span>
<span class="cm"> *                      Device Limit Exceeded bits in Status field of SAS IO</span>
<span class="cm"> *                      Unit Page 2.</span>
<span class="cm"> *                      Added more AccessStatus values for SAS Device Page 0.</span>
<span class="cm"> *                      Added bit for SATA Asynchronous Notification Support in</span>
<span class="cm"> *                      Flags field of SAS Device Page 0.</span>
<span class="cm"> *  02-28-07  01.05.14  Added ExtFlags field to Manufacturing Page 4.</span>
<span class="cm"> *                      Added Disable SMART Polling for CapabilitiesFlags of</span>
<span class="cm"> *                      IOC Page 6.</span>
<span class="cm"> *                      Added Disable SMART Polling to DeviceSettings of BIOS</span>
<span class="cm"> *                      Page 1.</span>
<span class="cm"> *                      Added Multi-Port Domain bit for DiscoveryStatus field</span>
<span class="cm"> *                      of SAS IO Unit Page.</span>
<span class="cm"> *                      Added Multi-Port Domain Illegal flag for SAS IO Unit</span>
<span class="cm"> *                      Page 1 AdditionalControlFlags field.</span>
<span class="cm"> *  05-24-07  01.05.15  Added Hide Physical Disks with Non-Integrated RAID</span>
<span class="cm"> *                      Metadata bit to Manufacturing Page 4 ExtFlags field.</span>
<span class="cm"> *                      Added Internal Connector to End Device Present bit to</span>
<span class="cm"> *                      Expander Page 0 Flags field.</span>
<span class="cm"> *                      Fixed define for</span>
<span class="cm"> *                      MPI_SAS_EXPANDER1_DISCINFO_BAD_PHY_DISABLED.</span>
<span class="cm"> *  08-07-07  01.05.16  Added MPI_IOCPAGE6_CAP_FLAGS_MULTIPORT_DRIVE_SUPPORT</span>
<span class="cm"> *                      define.</span>
<span class="cm"> *                      Added BIOS Page 4 structure.</span>
<span class="cm"> *                      Added MPI_RAID_PHYS_DISK1_PATH_MAX define for RAID</span>
<span class="cm"> *                      Physcial Disk Page 1.</span>
<span class="cm"> *  01-15-07  01.05.17  Added additional bit defines for ExtFlags field of</span>
<span class="cm"> *                      Manufacturing Page 4.</span>
<span class="cm"> *                      Added Solid State Drives Supported bit to IOC Page 6</span>
<span class="cm"> *                      Capabilities Flags.</span>
<span class="cm"> *                      Added new value for AccessStatus field of SAS Device</span>
<span class="cm"> *                      Page 0 (_SATA_NEEDS_INITIALIZATION).</span>
<span class="cm"> *  03-28-08  01.05.18  Defined new bits in Manufacturing Page 4 ExtFlags field</span>
<span class="cm"> *                      to control coercion size and the mixing of SAS and SATA</span>
<span class="cm"> *                      SSD drives.</span>
<span class="cm"> *  --------------------------------------------------------------------------</span>
<span class="cm"> */</span>

<span class="cp">#ifndef MPI_CNFG_H</span>
<span class="cp">#define MPI_CNFG_H</span>


<span class="cm">/*****************************************************************************</span>
<span class="cm">*</span>
<span class="cm">*       C o n f i g    M e s s a g e    a n d    S t r u c t u r e s</span>
<span class="cm">*</span>
<span class="cm">*****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_HEADER</span>
<span class="p">{</span>
    <span class="n">U8</span>                      <span class="n">PageVersion</span><span class="p">;</span>                <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                      <span class="n">PageLength</span><span class="p">;</span>                 <span class="cm">/* 01h */</span>
    <span class="n">U8</span>                      <span class="n">PageNumber</span><span class="p">;</span>                 <span class="cm">/* 02h */</span>
    <span class="n">U8</span>                      <span class="n">PageType</span><span class="p">;</span>                   <span class="cm">/* 03h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_HEADER</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_HEADER</span><span class="p">,</span>
  <span class="n">ConfigPageHeader_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pConfigPageHeader_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="n">_CONFIG_PAGE_HEADER_UNION</span>
<span class="p">{</span>
   <span class="n">ConfigPageHeader_t</span>  <span class="n">Struct</span><span class="p">;</span>
   <span class="n">U8</span>                  <span class="n">Bytes</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
   <span class="n">U16</span>                 <span class="n">Word16</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
   <span class="n">U32</span>                 <span class="n">Word32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">ConfigPageHeaderUnion</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pConfigPageHeaderUnion</span><span class="p">,</span>
  <span class="n">CONFIG_PAGE_HEADER_UNION</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_HEADER_UNION</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_EXTENDED_PAGE_HEADER</span>
<span class="p">{</span>
    <span class="n">U8</span>                  <span class="n">PageVersion</span><span class="p">;</span>                <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                  <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 01h */</span>
    <span class="n">U8</span>                  <span class="n">PageNumber</span><span class="p">;</span>                 <span class="cm">/* 02h */</span>
    <span class="n">U8</span>                  <span class="n">PageType</span><span class="p">;</span>                   <span class="cm">/* 03h */</span>
    <span class="n">U16</span>                 <span class="n">ExtPageLength</span><span class="p">;</span>              <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                  <span class="n">ExtPageType</span><span class="p">;</span>                <span class="cm">/* 06h */</span>
    <span class="n">U8</span>                  <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 07h */</span>
<span class="p">}</span> <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_EXTENDED_PAGE_HEADER</span><span class="p">,</span>
  <span class="n">ConfigExtendedPageHeader_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pConfigExtendedPageHeader_t</span><span class="p">;</span>



<span class="cm">/****************************************************************************</span>
<span class="cm">*   PageType field values</span>
<span class="cm">****************************************************************************/</span>
<span class="cp">#define MPI_CONFIG_PAGEATTR_READ_ONLY               (0x00)</span>
<span class="cp">#define MPI_CONFIG_PAGEATTR_CHANGEABLE              (0x10)</span>
<span class="cp">#define MPI_CONFIG_PAGEATTR_PERSISTENT              (0x20)</span>
<span class="cp">#define MPI_CONFIG_PAGEATTR_RO_PERSISTENT           (0x30)</span>
<span class="cp">#define MPI_CONFIG_PAGEATTR_MASK                    (0xF0)</span>

<span class="cp">#define MPI_CONFIG_PAGETYPE_IO_UNIT                 (0x00)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_IOC                     (0x01)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_BIOS                    (0x02)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_SCSI_PORT               (0x03)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_SCSI_DEVICE             (0x04)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_FC_PORT                 (0x05)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_FC_DEVICE               (0x06)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_LAN                     (0x07)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_RAID_VOLUME             (0x08)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_MANUFACTURING           (0x09)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_RAID_PHYSDISK           (0x0A)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_INBAND                  (0x0B)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_EXTENDED                (0x0F)</span>
<span class="cp">#define MPI_CONFIG_PAGETYPE_MASK                    (0x0F)</span>

<span class="cp">#define MPI_CONFIG_TYPENUM_MASK                     (0x0FFF)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   ExtPageType field values</span>
<span class="cm">****************************************************************************/</span>
<span class="cp">#define MPI_CONFIG_EXTPAGETYPE_SAS_IO_UNIT          (0x10)</span>
<span class="cp">#define MPI_CONFIG_EXTPAGETYPE_SAS_EXPANDER         (0x11)</span>
<span class="cp">#define MPI_CONFIG_EXTPAGETYPE_SAS_DEVICE           (0x12)</span>
<span class="cp">#define MPI_CONFIG_EXTPAGETYPE_SAS_PHY              (0x13)</span>
<span class="cp">#define MPI_CONFIG_EXTPAGETYPE_LOG                  (0x14)</span>
<span class="cp">#define MPI_CONFIG_EXTPAGETYPE_ENCLOSURE            (0x15)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   PageAddress field values</span>
<span class="cm">****************************************************************************/</span>
<span class="cp">#define MPI_SCSI_PORT_PGAD_PORT_MASK                (0x000000FF)</span>

<span class="cp">#define MPI_SCSI_DEVICE_FORM_MASK                   (0xF0000000)</span>
<span class="cp">#define MPI_SCSI_DEVICE_FORM_BUS_TID                (0x00000000)</span>
<span class="cp">#define MPI_SCSI_DEVICE_TARGET_ID_MASK              (0x000000FF)</span>
<span class="cp">#define MPI_SCSI_DEVICE_TARGET_ID_SHIFT             (0)</span>
<span class="cp">#define MPI_SCSI_DEVICE_BUS_MASK                    (0x0000FF00)</span>
<span class="cp">#define MPI_SCSI_DEVICE_BUS_SHIFT                   (8)</span>
<span class="cp">#define MPI_SCSI_DEVICE_FORM_TARGET_MODE            (0x10000000)</span>
<span class="cp">#define MPI_SCSI_DEVICE_TM_RESPOND_ID_MASK          (0x000000FF)</span>
<span class="cp">#define MPI_SCSI_DEVICE_TM_RESPOND_ID_SHIFT         (0)</span>
<span class="cp">#define MPI_SCSI_DEVICE_TM_BUS_MASK                 (0x0000FF00)</span>
<span class="cp">#define MPI_SCSI_DEVICE_TM_BUS_SHIFT                (8)</span>
<span class="cp">#define MPI_SCSI_DEVICE_TM_INIT_ID_MASK             (0x00FF0000)</span>
<span class="cp">#define MPI_SCSI_DEVICE_TM_INIT_ID_SHIFT            (16)</span>

<span class="cp">#define MPI_FC_PORT_PGAD_PORT_MASK                  (0xF0000000)</span>
<span class="cp">#define MPI_FC_PORT_PGAD_PORT_SHIFT                 (28)</span>
<span class="cp">#define MPI_FC_PORT_PGAD_FORM_MASK                  (0x0F000000)</span>
<span class="cp">#define MPI_FC_PORT_PGAD_FORM_INDEX                 (0x01000000)</span>
<span class="cp">#define MPI_FC_PORT_PGAD_INDEX_MASK                 (0x0000FFFF)</span>
<span class="cp">#define MPI_FC_PORT_PGAD_INDEX_SHIFT                (0)</span>

<span class="cp">#define MPI_FC_DEVICE_PGAD_PORT_MASK                (0xF0000000)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_PORT_SHIFT               (28)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_FORM_MASK                (0x0F000000)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_FORM_NEXT_DID            (0x00000000)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_ND_PORT_MASK             (0xF0000000)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_ND_PORT_SHIFT            (28)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_ND_DID_MASK              (0x00FFFFFF)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_ND_DID_SHIFT             (0)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_FORM_BUS_TID             (0x01000000)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_BT_BUS_MASK              (0x0000FF00)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_BT_BUS_SHIFT             (8)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_BT_TID_MASK              (0x000000FF)</span>
<span class="cp">#define MPI_FC_DEVICE_PGAD_BT_TID_SHIFT             (0)</span>

<span class="cp">#define MPI_PHYSDISK_PGAD_PHYSDISKNUM_MASK          (0x000000FF)</span>
<span class="cp">#define MPI_PHYSDISK_PGAD_PHYSDISKNUM_SHIFT         (0)</span>

<span class="cp">#define MPI_SAS_EXPAND_PGAD_FORM_MASK             (0xF0000000)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_FORM_SHIFT            (28)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_FORM_GET_NEXT_HANDLE  (0x00000000)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_FORM_HANDLE_PHY_NUM   (0x00000001)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_FORM_HANDLE           (0x00000002)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_GNH_MASK_HANDLE       (0x0000FFFF)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_GNH_SHIFT_HANDLE      (0)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_HPN_MASK_PHY          (0x00FF0000)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_HPN_SHIFT_PHY         (16)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_HPN_MASK_HANDLE       (0x0000FFFF)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_HPN_SHIFT_HANDLE      (0)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_H_MASK_HANDLE         (0x0000FFFF)</span>
<span class="cp">#define MPI_SAS_EXPAND_PGAD_H_SHIFT_HANDLE        (0)</span>

<span class="cp">#define MPI_SAS_DEVICE_PGAD_FORM_MASK               (0xF0000000)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_FORM_SHIFT              (28)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_FORM_GET_NEXT_HANDLE    (0x00000000)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_FORM_BUS_TARGET_ID      (0x00000001)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_FORM_HANDLE             (0x00000002)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_GNH_HANDLE_MASK         (0x0000FFFF)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_GNH_HANDLE_SHIFT        (0)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_BT_BUS_MASK             (0x0000FF00)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_BT_BUS_SHIFT            (8)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_BT_TID_MASK             (0x000000FF)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_BT_TID_SHIFT            (0)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_H_HANDLE_MASK           (0x0000FFFF)</span>
<span class="cp">#define MPI_SAS_DEVICE_PGAD_H_HANDLE_SHIFT          (0)</span>

<span class="cp">#define MPI_SAS_PHY_PGAD_FORM_MASK                  (0xF0000000)</span>
<span class="cp">#define MPI_SAS_PHY_PGAD_FORM_SHIFT                 (28)</span>
<span class="cp">#define MPI_SAS_PHY_PGAD_FORM_PHY_NUMBER            (0x0)</span>
<span class="cp">#define MPI_SAS_PHY_PGAD_FORM_PHY_TBL_INDEX         (0x1)</span>
<span class="cp">#define MPI_SAS_PHY_PGAD_PHY_NUMBER_MASK            (0x000000FF)</span>
<span class="cp">#define MPI_SAS_PHY_PGAD_PHY_NUMBER_SHIFT           (0)</span>
<span class="cp">#define MPI_SAS_PHY_PGAD_PHY_TBL_INDEX_MASK         (0x0000FFFF)</span>
<span class="cp">#define MPI_SAS_PHY_PGAD_PHY_TBL_INDEX_SHIFT        (0)</span>

<span class="cp">#define MPI_SAS_ENCLOS_PGAD_FORM_MASK               (0xF0000000)</span>
<span class="cp">#define MPI_SAS_ENCLOS_PGAD_FORM_SHIFT              (28)</span>
<span class="cp">#define MPI_SAS_ENCLOS_PGAD_FORM_GET_NEXT_HANDLE    (0x00000000)</span>
<span class="cp">#define MPI_SAS_ENCLOS_PGAD_FORM_HANDLE             (0x00000001)</span>
<span class="cp">#define MPI_SAS_ENCLOS_PGAD_GNH_HANDLE_MASK         (0x0000FFFF)</span>
<span class="cp">#define MPI_SAS_ENCLOS_PGAD_GNH_HANDLE_SHIFT        (0)</span>
<span class="cp">#define MPI_SAS_ENCLOS_PGAD_H_HANDLE_MASK           (0x0000FFFF)</span>
<span class="cp">#define MPI_SAS_ENCLOS_PGAD_H_HANDLE_SHIFT          (0)</span>



<span class="cm">/****************************************************************************</span>
<span class="cm">*   Config Request Message</span>
<span class="cm">****************************************************************************/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MSG_CONFIG</span>
<span class="p">{</span>
    <span class="n">U8</span>                      <span class="n">Action</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                      <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 01h */</span>
    <span class="n">U8</span>                      <span class="n">ChainOffset</span><span class="p">;</span>                <span class="cm">/* 02h */</span>
    <span class="n">U8</span>                      <span class="n">Function</span><span class="p">;</span>                   <span class="cm">/* 03h */</span>
    <span class="n">U16</span>                     <span class="n">ExtPageLength</span><span class="p">;</span>              <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                      <span class="n">ExtPageType</span><span class="p">;</span>                <span class="cm">/* 06h */</span>
    <span class="n">U8</span>                      <span class="n">MsgFlags</span><span class="p">;</span>                   <span class="cm">/* 07h */</span>
    <span class="n">U32</span>                     <span class="n">MsgContext</span><span class="p">;</span>                 <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                      <span class="n">Reserved2</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>               <span class="cm">/* 0Ch */</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 14h */</span>
    <span class="n">U32</span>                     <span class="n">PageAddress</span><span class="p">;</span>                <span class="cm">/* 18h */</span>
    <span class="n">SGE_IO_UNION</span>            <span class="n">PageBufferSGE</span><span class="p">;</span>              <span class="cm">/* 1Ch */</span>
<span class="p">}</span> <span class="n">MSG_CONFIG</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MSG_CONFIG</span><span class="p">,</span>
  <span class="n">Config_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pConfig_t</span><span class="p">;</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   Action field values</span>
<span class="cm">****************************************************************************/</span>
<span class="cp">#define MPI_CONFIG_ACTION_PAGE_HEADER               (0x00)</span>
<span class="cp">#define MPI_CONFIG_ACTION_PAGE_READ_CURRENT         (0x01)</span>
<span class="cp">#define MPI_CONFIG_ACTION_PAGE_WRITE_CURRENT        (0x02)</span>
<span class="cp">#define MPI_CONFIG_ACTION_PAGE_DEFAULT              (0x03)</span>
<span class="cp">#define MPI_CONFIG_ACTION_PAGE_WRITE_NVRAM          (0x04)</span>
<span class="cp">#define MPI_CONFIG_ACTION_PAGE_READ_DEFAULT         (0x05)</span>
<span class="cp">#define MPI_CONFIG_ACTION_PAGE_READ_NVRAM           (0x06)</span>


<span class="cm">/* Config Reply Message */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MSG_CONFIG_REPLY</span>
<span class="p">{</span>
    <span class="n">U8</span>                      <span class="n">Action</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                      <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 01h */</span>
    <span class="n">U8</span>                      <span class="n">MsgLength</span><span class="p">;</span>                  <span class="cm">/* 02h */</span>
    <span class="n">U8</span>                      <span class="n">Function</span><span class="p">;</span>                   <span class="cm">/* 03h */</span>
    <span class="n">U16</span>                     <span class="n">ExtPageLength</span><span class="p">;</span>              <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                      <span class="n">ExtPageType</span><span class="p">;</span>                <span class="cm">/* 06h */</span>
    <span class="n">U8</span>                      <span class="n">MsgFlags</span><span class="p">;</span>                   <span class="cm">/* 07h */</span>
    <span class="n">U32</span>                     <span class="n">MsgContext</span><span class="p">;</span>                 <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                      <span class="n">Reserved2</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>               <span class="cm">/* 0Ch */</span>
    <span class="n">U16</span>                     <span class="n">IOCStatus</span><span class="p">;</span>                  <span class="cm">/* 0Eh */</span>
    <span class="n">U32</span>                     <span class="n">IOCLogInfo</span><span class="p">;</span>                 <span class="cm">/* 10h */</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 14h */</span>
<span class="p">}</span> <span class="n">MSG_CONFIG_REPLY</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MSG_CONFIG_REPLY</span><span class="p">,</span>
  <span class="n">ConfigReply_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pConfigReply_t</span><span class="p">;</span>



<span class="cm">/*****************************************************************************</span>
<span class="cm">*</span>
<span class="cm">*               C o n f i g u r a t i o n    P a g e s</span>
<span class="cm">*</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/****************************************************************************</span>
<span class="cm">*   Manufacturing Config pages</span>
<span class="cm">****************************************************************************/</span>
<span class="cp">#define MPI_MANUFACTPAGE_VENDORID_LSILOGIC          (0x1000)</span>
<span class="cm">/* Fibre Channel */</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVICEID_FC909             (0x0621)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVICEID_FC919             (0x0624)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVICEID_FC929             (0x0622)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVICEID_FC919X            (0x0628)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVICEID_FC929X            (0x0626)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVICEID_FC939X            (0x0642)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVICEID_FC949X            (0x0640)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVICEID_FC949E            (0x0646)</span>
<span class="cm">/* SCSI */</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_53C1030              (0x0030)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_53C1030ZC            (0x0031)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_1030_53C1035         (0x0032)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_1030ZC_53C1035       (0x0033)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_53C1035              (0x0040)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_53C1035ZC            (0x0041)</span>
<span class="cm">/* SAS */</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_SAS1064              (0x0050)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_SAS1064A             (0x005C)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_SAS1064E             (0x0056)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_SAS1066              (0x005E)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_SAS1066E             (0x005A)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_SAS1068              (0x0054)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_SAS1068E             (0x0058)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_SAS1068_820XELP      (0x0059)</span>
<span class="cp">#define MPI_MANUFACTPAGE_DEVID_SAS1078              (0x0062)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_MANUFACTURING_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                      <span class="n">ChipName</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>               <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                      <span class="n">ChipRevision</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>            <span class="cm">/* 14h */</span>
    <span class="n">U8</span>                      <span class="n">BoardName</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>              <span class="cm">/* 1Ch */</span>
    <span class="n">U8</span>                      <span class="n">BoardAssembly</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>          <span class="cm">/* 2Ch */</span>
    <span class="n">U8</span>                      <span class="n">BoardTracerNumber</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>      <span class="cm">/* 3Ch */</span>

<span class="p">}</span> <span class="n">CONFIG_PAGE_MANUFACTURING_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_MANUFACTURING_0</span><span class="p">,</span>
  <span class="n">ManufacturingPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pManufacturingPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_MANUFACTURING0_PAGEVERSION                 (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_MANUFACTURING_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                      <span class="n">VPD</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>                   <span class="cm">/* 04h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_MANUFACTURING_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_MANUFACTURING_1</span><span class="p">,</span>
  <span class="n">ManufacturingPage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pManufacturingPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_MANUFACTURING1_PAGEVERSION                 (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_CHIP_REVISION_ID</span>
<span class="p">{</span>
    <span class="n">U16</span> <span class="n">DeviceID</span><span class="p">;</span>                                       <span class="cm">/* 00h */</span>
    <span class="n">U8</span>  <span class="n">PCIRevisionID</span><span class="p">;</span>                                  <span class="cm">/* 02h */</span>
    <span class="n">U8</span>  <span class="n">Reserved</span><span class="p">;</span>                                       <span class="cm">/* 03h */</span>
<span class="p">}</span> <span class="n">MPI_CHIP_REVISION_ID</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_CHIP_REVISION_ID</span><span class="p">,</span>
  <span class="n">MpiChipRevisionId_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pMpiChipRevisionId_t</span><span class="p">;</span>


<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_MAN_PAGE_2_HW_SETTINGS_WORDS</span>
<span class="cp">#define MPI_MAN_PAGE_2_HW_SETTINGS_WORDS    (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_MANUFACTURING_2</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                                 <span class="cm">/* 00h */</span>
    <span class="n">MPI_CHIP_REVISION_ID</span>    <span class="n">ChipId</span><span class="p">;</span>                                 <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                     <span class="n">HwSettings</span><span class="p">[</span><span class="n">MPI_MAN_PAGE_2_HW_SETTINGS_WORDS</span><span class="p">];</span><span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_MANUFACTURING_2</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_MANUFACTURING_2</span><span class="p">,</span>
  <span class="n">ManufacturingPage2_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pManufacturingPage2_t</span><span class="p">;</span>

<span class="cp">#define MPI_MANUFACTURING2_PAGEVERSION                  (0x00)</span>


<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_MAN_PAGE_3_INFO_WORDS</span>
<span class="cp">#define MPI_MAN_PAGE_3_INFO_WORDS           (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_MANUFACTURING_3</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>                  <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">MPI_CHIP_REVISION_ID</span>                <span class="n">ChipId</span><span class="p">;</span>                     <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                                 <span class="n">Info</span><span class="p">[</span><span class="n">MPI_MAN_PAGE_3_INFO_WORDS</span><span class="p">];</span><span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_MANUFACTURING_3</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_MANUFACTURING_3</span><span class="p">,</span>
  <span class="n">ManufacturingPage3_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pManufacturingPage3_t</span><span class="p">;</span>

<span class="cp">#define MPI_MANUFACTURING3_PAGEVERSION                  (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_MANUFACTURING_4</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>              <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                             <span class="n">Reserved1</span><span class="p">;</span>          <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                              <span class="n">InfoOffset0</span><span class="p">;</span>        <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                              <span class="n">InfoSize0</span><span class="p">;</span>          <span class="cm">/* 09h */</span>
    <span class="n">U8</span>                              <span class="n">InfoOffset1</span><span class="p">;</span>        <span class="cm">/* 0Ah */</span>
    <span class="n">U8</span>                              <span class="n">InfoSize1</span><span class="p">;</span>          <span class="cm">/* 0Bh */</span>
    <span class="n">U8</span>                              <span class="n">InquirySize</span><span class="p">;</span>        <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>                              <span class="n">Flags</span><span class="p">;</span>              <span class="cm">/* 0Dh */</span>
    <span class="n">U16</span>                             <span class="n">ExtFlags</span><span class="p">;</span>           <span class="cm">/* 0Eh */</span>
    <span class="n">U8</span>                              <span class="n">InquiryData</span><span class="p">[</span><span class="mi">56</span><span class="p">];</span>    <span class="cm">/* 10h */</span>
    <span class="n">U32</span>                             <span class="n">ISVolumeSettings</span><span class="p">;</span>   <span class="cm">/* 48h */</span>
    <span class="n">U32</span>                             <span class="n">IMEVolumeSettings</span><span class="p">;</span>  <span class="cm">/* 4Ch */</span>
    <span class="n">U32</span>                             <span class="n">IMVolumeSettings</span><span class="p">;</span>   <span class="cm">/* 50h */</span>
    <span class="n">U32</span>                             <span class="n">Reserved3</span><span class="p">;</span>          <span class="cm">/* 54h */</span>
    <span class="n">U32</span>                             <span class="n">Reserved4</span><span class="p">;</span>          <span class="cm">/* 58h */</span>
    <span class="n">U32</span>                             <span class="n">Reserved5</span><span class="p">;</span>          <span class="cm">/* 5Ch */</span>
    <span class="n">U8</span>                              <span class="n">IMEDataScrubRate</span><span class="p">;</span>   <span class="cm">/* 60h */</span>
    <span class="n">U8</span>                              <span class="n">IMEResyncRate</span><span class="p">;</span>      <span class="cm">/* 61h */</span>
    <span class="n">U16</span>                             <span class="n">Reserved6</span><span class="p">;</span>          <span class="cm">/* 62h */</span>
    <span class="n">U8</span>                              <span class="n">IMDataScrubRate</span><span class="p">;</span>    <span class="cm">/* 64h */</span>
    <span class="n">U8</span>                              <span class="n">IMResyncRate</span><span class="p">;</span>       <span class="cm">/* 65h */</span>
    <span class="n">U16</span>                             <span class="n">Reserved7</span><span class="p">;</span>          <span class="cm">/* 66h */</span>
    <span class="n">U32</span>                             <span class="n">Reserved8</span><span class="p">;</span>          <span class="cm">/* 68h */</span>
    <span class="n">U32</span>                             <span class="n">Reserved9</span><span class="p">;</span>          <span class="cm">/* 6Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_MANUFACTURING_4</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_MANUFACTURING_4</span><span class="p">,</span>
  <span class="n">ManufacturingPage4_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pManufacturingPage4_t</span><span class="p">;</span>

<span class="cp">#define MPI_MANUFACTURING4_PAGEVERSION                  (0x05)</span>

<span class="cm">/* defines for the Flags field */</span>
<span class="cp">#define MPI_MANPAGE4_FORCE_BAD_BLOCK_TABLE              (0x80)</span>
<span class="cp">#define MPI_MANPAGE4_FORCE_OFFLINE_FAILOVER             (0x40)</span>
<span class="cp">#define MPI_MANPAGE4_IME_DISABLE                        (0x20)</span>
<span class="cp">#define MPI_MANPAGE4_IM_DISABLE                         (0x10)</span>
<span class="cp">#define MPI_MANPAGE4_IS_DISABLE                         (0x08)</span>
<span class="cp">#define MPI_MANPAGE4_IR_MODEPAGE8_DISABLE               (0x04)</span>
<span class="cp">#define MPI_MANPAGE4_IM_RESYNC_CACHE_ENABLE             (0x02)</span>
<span class="cp">#define MPI_MANPAGE4_IR_NO_MIX_SAS_SATA                 (0x01)</span>

<span class="cm">/* defines for the ExtFlags field */</span>
<span class="cp">#define MPI_MANPAGE4_EXTFLAGS_MASK_COERCION_SIZE        (0x0180)</span>
<span class="cp">#define MPI_MANPAGE4_EXTFLAGS_SHIFT_COERCION_SIZE       (7)</span>
<span class="cp">#define MPI_MANPAGE4_EXTFLAGS_1GB_COERCION_SIZE         (0)</span>
<span class="cp">#define MPI_MANPAGE4_EXTFLAGS_128MB_COERCION_SIZE       (1)</span>

<span class="cp">#define MPI_MANPAGE4_EXTFLAGS_NO_MIX_SSD_SAS_SATA       (0x0040)</span>
<span class="cp">#define MPI_MANPAGE4_EXTFLAGS_MIX_SSD_AND_NON_SSD       (0x0020)</span>
<span class="cp">#define MPI_MANPAGE4_EXTFLAGS_DUAL_PORT_SUPPORT         (0x0010)</span>
<span class="cp">#define MPI_MANPAGE4_EXTFLAGS_HIDE_NON_IR_METADATA      (0x0008)</span>
<span class="cp">#define MPI_MANPAGE4_EXTFLAGS_SAS_CACHE_DISABLE         (0x0004)</span>
<span class="cp">#define MPI_MANPAGE4_EXTFLAGS_SATA_CACHE_DISABLE        (0x0002)</span>
<span class="cp">#define MPI_MANPAGE4_EXTFLAGS_LEGACY_MODE               (0x0001)</span>


<span class="cp">#ifndef MPI_MANPAGE5_NUM_FORCEWWID</span>
<span class="cp">#define MPI_MANPAGE5_NUM_FORCEWWID      (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_MANUFACTURING_5</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>              <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 00h */</span>
    <span class="n">U64</span>                             <span class="n">BaseWWID</span><span class="p">;</span>           <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                              <span class="n">Flags</span><span class="p">;</span>              <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>                              <span class="n">NumForceWWID</span><span class="p">;</span>       <span class="cm">/* 0Dh */</span>
    <span class="n">U16</span>                             <span class="n">Reserved2</span><span class="p">;</span>          <span class="cm">/* 0Eh */</span>
    <span class="n">U32</span>                             <span class="n">Reserved3</span><span class="p">;</span>          <span class="cm">/* 10h */</span>
    <span class="n">U32</span>                             <span class="n">Reserved4</span><span class="p">;</span>          <span class="cm">/* 14h */</span>
    <span class="n">U64</span>                             <span class="n">ForceWWID</span><span class="p">[</span><span class="n">MPI_MANPAGE5_NUM_FORCEWWID</span><span class="p">];</span> <span class="cm">/* 18h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_MANUFACTURING_5</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_MANUFACTURING_5</span><span class="p">,</span>
  <span class="n">ManufacturingPage5_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pManufacturingPage5_t</span><span class="p">;</span>

<span class="cp">#define MPI_MANUFACTURING5_PAGEVERSION                  (0x02)</span>

<span class="cm">/* defines for the Flags field */</span>
<span class="cp">#define MPI_MANPAGE5_TWO_WWID_PER_PHY                   (0x01)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_MANUFACTURING_6</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>              <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                             <span class="n">ProductSpecificInfo</span><span class="p">;</span><span class="cm">/* 04h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_MANUFACTURING_6</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_MANUFACTURING_6</span><span class="p">,</span>
  <span class="n">ManufacturingPage6_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pManufacturingPage6_t</span><span class="p">;</span>

<span class="cp">#define MPI_MANUFACTURING6_PAGEVERSION                  (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_MANPAGE7_CONNECTOR_INFO</span>
<span class="p">{</span>
    <span class="n">U32</span>                         <span class="n">Pinout</span><span class="p">;</span>                 <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">Connector</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>          <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                          <span class="n">Location</span><span class="p">;</span>               <span class="cm">/* 14h */</span>
    <span class="n">U8</span>                          <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 15h */</span>
    <span class="n">U16</span>                         <span class="n">Slot</span><span class="p">;</span>                   <span class="cm">/* 16h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 18h */</span>
<span class="p">}</span> <span class="n">MPI_MANPAGE7_CONNECTOR_INFO</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_MANPAGE7_CONNECTOR_INFO</span><span class="p">,</span>
  <span class="n">MpiManPage7ConnectorInfo_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pMpiManPage7ConnectorInfo_t</span><span class="p">;</span>

<span class="cm">/* defines for the Pinout field */</span>
<span class="cp">#define MPI_MANPAGE7_PINOUT_SFF_8484_L4                 (0x00080000)</span>
<span class="cp">#define MPI_MANPAGE7_PINOUT_SFF_8484_L3                 (0x00040000)</span>
<span class="cp">#define MPI_MANPAGE7_PINOUT_SFF_8484_L2                 (0x00020000)</span>
<span class="cp">#define MPI_MANPAGE7_PINOUT_SFF_8484_L1                 (0x00010000)</span>
<span class="cp">#define MPI_MANPAGE7_PINOUT_SFF_8470_L4                 (0x00000800)</span>
<span class="cp">#define MPI_MANPAGE7_PINOUT_SFF_8470_L3                 (0x00000400)</span>
<span class="cp">#define MPI_MANPAGE7_PINOUT_SFF_8470_L2                 (0x00000200)</span>
<span class="cp">#define MPI_MANPAGE7_PINOUT_SFF_8470_L1                 (0x00000100)</span>
<span class="cp">#define MPI_MANPAGE7_PINOUT_SFF_8482                    (0x00000002)</span>
<span class="cp">#define MPI_MANPAGE7_PINOUT_CONNECTION_UNKNOWN          (0x00000001)</span>

<span class="cm">/* defines for the Location field */</span>
<span class="cp">#define MPI_MANPAGE7_LOCATION_UNKNOWN                   (0x01)</span>
<span class="cp">#define MPI_MANPAGE7_LOCATION_INTERNAL                  (0x02)</span>
<span class="cp">#define MPI_MANPAGE7_LOCATION_EXTERNAL                  (0x04)</span>
<span class="cp">#define MPI_MANPAGE7_LOCATION_SWITCHABLE                (0x08)</span>
<span class="cp">#define MPI_MANPAGE7_LOCATION_AUTO                      (0x10)</span>
<span class="cp">#define MPI_MANPAGE7_LOCATION_NOT_PRESENT               (0x20)</span>
<span class="cp">#define MPI_MANPAGE7_LOCATION_NOT_CONNECTED             (0x80)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check NumPhys at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_MANPAGE7_CONNECTOR_INFO_MAX</span>
<span class="cp">#define MPI_MANPAGE7_CONNECTOR_INFO_MAX   (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_MANUFACTURING_7</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>          <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                         <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>                          <span class="n">EnclosureName</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>      <span class="cm">/* 10h */</span>
    <span class="n">U8</span>                          <span class="n">NumPhys</span><span class="p">;</span>                <span class="cm">/* 20h */</span>
    <span class="n">U8</span>                          <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 21h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved4</span><span class="p">;</span>              <span class="cm">/* 22h */</span>
    <span class="n">MPI_MANPAGE7_CONNECTOR_INFO</span> <span class="n">ConnectorInfo</span><span class="p">[</span><span class="n">MPI_MANPAGE7_CONNECTOR_INFO_MAX</span><span class="p">];</span> <span class="cm">/* 24h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_MANUFACTURING_7</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_MANUFACTURING_7</span><span class="p">,</span>
  <span class="n">ManufacturingPage7_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pManufacturingPage7_t</span><span class="p">;</span>

<span class="cp">#define MPI_MANUFACTURING7_PAGEVERSION                  (0x00)</span>

<span class="cm">/* defines for the Flags field */</span>
<span class="cp">#define MPI_MANPAGE7_FLAG_USE_SLOT_INFO                 (0x00000001)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_MANUFACTURING_8</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>              <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                             <span class="n">ProductSpecificInfo</span><span class="p">;</span><span class="cm">/* 04h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_MANUFACTURING_8</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_MANUFACTURING_8</span><span class="p">,</span>
  <span class="n">ManufacturingPage8_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pManufacturingPage8_t</span><span class="p">;</span>

<span class="cp">#define MPI_MANUFACTURING8_PAGEVERSION                  (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_MANUFACTURING_9</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>              <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                             <span class="n">ProductSpecificInfo</span><span class="p">;</span><span class="cm">/* 04h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_MANUFACTURING_9</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_MANUFACTURING_9</span><span class="p">,</span>
  <span class="n">ManufacturingPage9_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pManufacturingPage9_t</span><span class="p">;</span>

<span class="cp">#define MPI_MANUFACTURING9_PAGEVERSION                  (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_MANUFACTURING_10</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>              <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                             <span class="n">ProductSpecificInfo</span><span class="p">;</span><span class="cm">/* 04h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_MANUFACTURING_10</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_MANUFACTURING_10</span><span class="p">,</span>
  <span class="n">ManufacturingPage10_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pManufacturingPage10_t</span><span class="p">;</span>

<span class="cp">#define MPI_MANUFACTURING10_PAGEVERSION                 (0x00)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   IO Unit Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IO_UNIT_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U64</span>                     <span class="n">UniqueValue</span><span class="p">;</span>                <span class="cm">/* 04h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IO_UNIT_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IO_UNIT_0</span><span class="p">,</span>
  <span class="n">IOUnitPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOUnitPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOUNITPAGE0_PAGEVERSION                     (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IO_UNIT_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 04h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IO_UNIT_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IO_UNIT_1</span><span class="p">,</span>
  <span class="n">IOUnitPage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOUnitPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOUNITPAGE1_PAGEVERSION                     (0x02)</span>

<span class="cm">/* IO Unit Page 1 Flags defines */</span>
<span class="cp">#define MPI_IOUNITPAGE1_MULTI_FUNCTION                  (0x00000000)</span>
<span class="cp">#define MPI_IOUNITPAGE1_SINGLE_FUNCTION                 (0x00000001)</span>
<span class="cp">#define MPI_IOUNITPAGE1_MULTI_PATHING                   (0x00000002)</span>
<span class="cp">#define MPI_IOUNITPAGE1_SINGLE_PATHING                  (0x00000000)</span>
<span class="cp">#define MPI_IOUNITPAGE1_IR_USE_STATIC_VOLUME_ID         (0x00000004)</span>
<span class="cp">#define MPI_IOUNITPAGE1_DISABLE_QUEUE_FULL_HANDLING     (0x00000020)</span>
<span class="cp">#define MPI_IOUNITPAGE1_DISABLE_IR                      (0x00000040)</span>
<span class="cp">#define MPI_IOUNITPAGE1_FORCE_32                        (0x00000080)</span>
<span class="cp">#define MPI_IOUNITPAGE1_NATIVE_COMMAND_Q_DISABLE        (0x00000100)</span>
<span class="cp">#define MPI_IOUNITPAGE1_SATA_WRITE_CACHE_DISABLE        (0x00000200)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_ADAPTER_INFO</span>
<span class="p">{</span>
    <span class="n">U8</span>      <span class="n">PciBusNumber</span><span class="p">;</span>                               <span class="cm">/* 00h */</span>
    <span class="n">U8</span>      <span class="n">PciDeviceAndFunctionNumber</span><span class="p">;</span>                 <span class="cm">/* 01h */</span>
    <span class="n">U16</span>     <span class="n">AdapterFlags</span><span class="p">;</span>                               <span class="cm">/* 02h */</span>
<span class="p">}</span> <span class="n">MPI_ADAPTER_INFO</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_ADAPTER_INFO</span><span class="p">,</span>
  <span class="n">MpiAdapterInfo_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pMpiAdapterInfo_t</span><span class="p">;</span>

<span class="cp">#define MPI_ADAPTER_INFO_FLAGS_EMBEDDED                 (0x0001)</span>
<span class="cp">#define MPI_ADAPTER_INFO_FLAGS_INIT_STATUS              (0x0002)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IO_UNIT_2</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                     <span class="n">BiosVersion</span><span class="p">;</span>                <span class="cm">/* 08h */</span>
    <span class="n">MPI_ADAPTER_INFO</span>        <span class="n">AdapterOrder</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>            <span class="cm">/* 0Ch */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 1Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IO_UNIT_2</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IO_UNIT_2</span><span class="p">,</span>
  <span class="n">IOUnitPage2_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOUnitPage2_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOUNITPAGE2_PAGEVERSION                     (0x02)</span>

<span class="cp">#define MPI_IOUNITPAGE2_FLAGS_PAUSE_ON_ERROR            (0x00000002)</span>
<span class="cp">#define MPI_IOUNITPAGE2_FLAGS_VERBOSE_ENABLE            (0x00000004)</span>
<span class="cp">#define MPI_IOUNITPAGE2_FLAGS_COLOR_VIDEO_DISABLE       (0x00000008)</span>
<span class="cp">#define MPI_IOUNITPAGE2_FLAGS_DONT_HOOK_INT_40          (0x00000010)</span>

<span class="cp">#define MPI_IOUNITPAGE2_FLAGS_DEV_LIST_DISPLAY_MASK     (0x000000E0)</span>
<span class="cp">#define MPI_IOUNITPAGE2_FLAGS_INSTALLED_DEV_DISPLAY     (0x00000000)</span>
<span class="cp">#define MPI_IOUNITPAGE2_FLAGS_ADAPTER_DISPLAY           (0x00000020)</span>
<span class="cp">#define MPI_IOUNITPAGE2_FLAGS_ADAPTER_DEV_DISPLAY       (0x00000040)</span>


<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_IO_UNIT_PAGE_3_GPIO_VAL_MAX</span>
<span class="cp">#define MPI_IO_UNIT_PAGE_3_GPIO_VAL_MAX     (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IO_UNIT_3</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                                   <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                      <span class="n">GPIOCount</span><span class="p">;</span>                                <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                      <span class="n">Reserved1</span><span class="p">;</span>                                <span class="cm">/* 05h */</span>
    <span class="n">U16</span>                     <span class="n">Reserved2</span><span class="p">;</span>                                <span class="cm">/* 06h */</span>
    <span class="n">U16</span>                     <span class="n">GPIOVal</span><span class="p">[</span><span class="n">MPI_IO_UNIT_PAGE_3_GPIO_VAL_MAX</span><span class="p">];</span> <span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IO_UNIT_3</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IO_UNIT_3</span><span class="p">,</span>
  <span class="n">IOUnitPage3_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOUnitPage3_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOUNITPAGE3_PAGEVERSION                     (0x01)</span>

<span class="cp">#define MPI_IOUNITPAGE3_GPIO_FUNCTION_MASK              (0xFC)</span>
<span class="cp">#define MPI_IOUNITPAGE3_GPIO_FUNCTION_SHIFT             (2)</span>
<span class="cp">#define MPI_IOUNITPAGE3_GPIO_SETTING_OFF                (0x00)</span>
<span class="cp">#define MPI_IOUNITPAGE3_GPIO_SETTING_ON                 (0x01)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IO_UNIT_4</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                                   <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                                <span class="cm">/* 04h */</span>
    <span class="n">SGE_SIMPLE_UNION</span>        <span class="n">FWImageSGE</span><span class="p">;</span>                               <span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IO_UNIT_4</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IO_UNIT_4</span><span class="p">,</span>
  <span class="n">IOUnitPage4_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOUnitPage4_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOUNITPAGE4_PAGEVERSION                     (0x00)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   IOC Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IOC_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">TotalNVStore</span><span class="p">;</span>               <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                     <span class="n">FreeNVStore</span><span class="p">;</span>                <span class="cm">/* 08h */</span>
    <span class="n">U16</span>                     <span class="n">VendorID</span><span class="p">;</span>                   <span class="cm">/* 0Ch */</span>
    <span class="n">U16</span>                     <span class="n">DeviceID</span><span class="p">;</span>                   <span class="cm">/* 0Eh */</span>
    <span class="n">U8</span>                      <span class="n">RevisionID</span><span class="p">;</span>                 <span class="cm">/* 10h */</span>
    <span class="n">U8</span>                      <span class="n">Reserved</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>                <span class="cm">/* 11h */</span>
    <span class="n">U32</span>                     <span class="n">ClassCode</span><span class="p">;</span>                  <span class="cm">/* 14h */</span>
    <span class="n">U16</span>                     <span class="n">SubsystemVendorID</span><span class="p">;</span>          <span class="cm">/* 18h */</span>
    <span class="n">U16</span>                     <span class="n">SubsystemID</span><span class="p">;</span>                <span class="cm">/* 1Ah */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IOC_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IOC_0</span><span class="p">,</span>
  <span class="n">IOCPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOCPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOCPAGE0_PAGEVERSION                        (0x01)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IOC_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                     <span class="n">CoalescingTimeout</span><span class="p">;</span>          <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                      <span class="n">CoalescingDepth</span><span class="p">;</span>            <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>                      <span class="n">PCISlotNum</span><span class="p">;</span>                 <span class="cm">/* 0Dh */</span>
    <span class="n">U8</span>                      <span class="n">Reserved</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>                <span class="cm">/* 0Eh */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IOC_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IOC_1</span><span class="p">,</span>
  <span class="n">IOCPage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOCPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOCPAGE1_PAGEVERSION                        (0x03)</span>

<span class="cm">/* defines for the Flags field */</span>
<span class="cp">#define MPI_IOCPAGE1_EEDP_MODE_MASK                     (0x07000000)</span>
<span class="cp">#define MPI_IOCPAGE1_EEDP_MODE_OFF                      (0x00000000)</span>
<span class="cp">#define MPI_IOCPAGE1_EEDP_MODE_T10                      (0x01000000)</span>
<span class="cp">#define MPI_IOCPAGE1_EEDP_MODE_LSI_1                    (0x02000000)</span>
<span class="cp">#define MPI_IOCPAGE1_INITIATOR_CONTEXT_REPLY_DISABLE    (0x00000010)</span>
<span class="cp">#define MPI_IOCPAGE1_REPLY_COALESCING                   (0x00000001)</span>

<span class="cp">#define MPI_IOCPAGE1_PCISLOTNUM_UNKNOWN                 (0xFF)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IOC_2_RAID_VOL</span>
<span class="p">{</span>
    <span class="n">U8</span>                          <span class="n">VolumeID</span><span class="p">;</span>               <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">VolumeBus</span><span class="p">;</span>              <span class="cm">/* 01h */</span>
    <span class="n">U8</span>                          <span class="n">VolumeIOC</span><span class="p">;</span>              <span class="cm">/* 02h */</span>
    <span class="n">U8</span>                          <span class="n">VolumePageNumber</span><span class="p">;</span>       <span class="cm">/* 03h */</span>
    <span class="n">U8</span>                          <span class="n">VolumeType</span><span class="p">;</span>             <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                          <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 05h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 06h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IOC_2_RAID_VOL</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IOC_2_RAID_VOL</span><span class="p">,</span>
  <span class="n">ConfigPageIoc2RaidVol_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pConfigPageIoc2RaidVol_t</span><span class="p">;</span>

<span class="cm">/* IOC Page 2 Volume RAID Type values, also used in RAID Volume pages */</span>

<span class="cp">#define MPI_RAID_VOL_TYPE_IS                        (0x00)</span>
<span class="cp">#define MPI_RAID_VOL_TYPE_IME                       (0x01)</span>
<span class="cp">#define MPI_RAID_VOL_TYPE_IM                        (0x02)</span>
<span class="cp">#define MPI_RAID_VOL_TYPE_RAID_5                    (0x03)</span>
<span class="cp">#define MPI_RAID_VOL_TYPE_RAID_6                    (0x04)</span>
<span class="cp">#define MPI_RAID_VOL_TYPE_RAID_10                   (0x05)</span>
<span class="cp">#define MPI_RAID_VOL_TYPE_RAID_50                   (0x06)</span>
<span class="cp">#define MPI_RAID_VOL_TYPE_UNKNOWN                   (0xFF)</span>

<span class="cm">/* IOC Page 2 Volume Flags values */</span>

<span class="cp">#define MPI_IOCPAGE2_FLAG_VOLUME_INACTIVE           (0x08)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_IOC_PAGE_2_RAID_VOLUME_MAX</span>
<span class="cp">#define MPI_IOC_PAGE_2_RAID_VOLUME_MAX      (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IOC_2</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>          <span class="n">Header</span><span class="p">;</span>                              <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                         <span class="n">CapabilitiesFlags</span><span class="p">;</span>                   <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                          <span class="n">NumActiveVolumes</span><span class="p">;</span>                    <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                          <span class="n">MaxVolumes</span><span class="p">;</span>                          <span class="cm">/* 09h */</span>
    <span class="n">U8</span>                          <span class="n">NumActivePhysDisks</span><span class="p">;</span>                  <span class="cm">/* 0Ah */</span>
    <span class="n">U8</span>                          <span class="n">MaxPhysDisks</span><span class="p">;</span>                        <span class="cm">/* 0Bh */</span>
    <span class="n">CONFIG_PAGE_IOC_2_RAID_VOL</span>  <span class="n">RaidVolume</span><span class="p">[</span><span class="n">MPI_IOC_PAGE_2_RAID_VOLUME_MAX</span><span class="p">];</span><span class="cm">/* 0Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IOC_2</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IOC_2</span><span class="p">,</span>
  <span class="n">IOCPage2_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOCPage2_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOCPAGE2_PAGEVERSION                        (0x04)</span>

<span class="cm">/* IOC Page 2 Capabilities flags */</span>

<span class="cp">#define MPI_IOCPAGE2_CAP_FLAGS_IS_SUPPORT               (0x00000001)</span>
<span class="cp">#define MPI_IOCPAGE2_CAP_FLAGS_IME_SUPPORT              (0x00000002)</span>
<span class="cp">#define MPI_IOCPAGE2_CAP_FLAGS_IM_SUPPORT               (0x00000004)</span>
<span class="cp">#define MPI_IOCPAGE2_CAP_FLAGS_RAID_5_SUPPORT           (0x00000008)</span>
<span class="cp">#define MPI_IOCPAGE2_CAP_FLAGS_RAID_6_SUPPORT           (0x00000010)</span>
<span class="cp">#define MPI_IOCPAGE2_CAP_FLAGS_RAID_10_SUPPORT          (0x00000020)</span>
<span class="cp">#define MPI_IOCPAGE2_CAP_FLAGS_RAID_50_SUPPORT          (0x00000040)</span>
<span class="cp">#define MPI_IOCPAGE2_CAP_FLAGS_RAID_64_BIT_ADDRESSING   (0x10000000)</span>
<span class="cp">#define MPI_IOCPAGE2_CAP_FLAGS_SES_SUPPORT              (0x20000000)</span>
<span class="cp">#define MPI_IOCPAGE2_CAP_FLAGS_SAFTE_SUPPORT            (0x40000000)</span>
<span class="cp">#define MPI_IOCPAGE2_CAP_FLAGS_CROSS_CHANNEL_SUPPORT    (0x80000000)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_IOC_3_PHYS_DISK</span>
<span class="p">{</span>
    <span class="n">U8</span>                          <span class="n">PhysDiskID</span><span class="p">;</span>             <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">PhysDiskBus</span><span class="p">;</span>            <span class="cm">/* 01h */</span>
    <span class="n">U8</span>                          <span class="n">PhysDiskIOC</span><span class="p">;</span>            <span class="cm">/* 02h */</span>
    <span class="n">U8</span>                          <span class="n">PhysDiskNum</span><span class="p">;</span>            <span class="cm">/* 03h */</span>
<span class="p">}</span> <span class="n">IOC_3_PHYS_DISK</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_IOC_3_PHYS_DISK</span><span class="p">,</span>
  <span class="n">Ioc3PhysDisk_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIoc3PhysDisk_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_IOC_PAGE_3_PHYSDISK_MAX</span>
<span class="cp">#define MPI_IOC_PAGE_3_PHYSDISK_MAX         (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IOC_3</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>          <span class="n">Header</span><span class="p">;</span>                                <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">NumPhysDisks</span><span class="p">;</span>                          <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                          <span class="n">Reserved1</span><span class="p">;</span>                             <span class="cm">/* 05h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved2</span><span class="p">;</span>                             <span class="cm">/* 06h */</span>
    <span class="n">IOC_3_PHYS_DISK</span>             <span class="n">PhysDisk</span><span class="p">[</span><span class="n">MPI_IOC_PAGE_3_PHYSDISK_MAX</span><span class="p">];</span> <span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IOC_3</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IOC_3</span><span class="p">,</span>
  <span class="n">IOCPage3_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOCPage3_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOCPAGE3_PAGEVERSION                        (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_IOC_4_SEP</span>
<span class="p">{</span>
    <span class="n">U8</span>                          <span class="n">SEPTargetID</span><span class="p">;</span>            <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">SEPBus</span><span class="p">;</span>                 <span class="cm">/* 01h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved</span><span class="p">;</span>               <span class="cm">/* 02h */</span>
<span class="p">}</span> <span class="n">IOC_4_SEP</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_IOC_4_SEP</span><span class="p">,</span>
  <span class="n">Ioc4Sep_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIoc4Sep_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_IOC_PAGE_4_SEP_MAX</span>
<span class="cp">#define MPI_IOC_PAGE_4_SEP_MAX              (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IOC_4</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>          <span class="n">Header</span><span class="p">;</span>                         <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">ActiveSEP</span><span class="p">;</span>                      <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                          <span class="n">MaxSEP</span><span class="p">;</span>                         <span class="cm">/* 05h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved1</span><span class="p">;</span>                      <span class="cm">/* 06h */</span>
    <span class="n">IOC_4_SEP</span>                   <span class="n">SEP</span><span class="p">[</span><span class="n">MPI_IOC_PAGE_4_SEP_MAX</span><span class="p">];</span>    <span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IOC_4</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IOC_4</span><span class="p">,</span>
  <span class="n">IOCPage4_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOCPage4_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOCPAGE4_PAGEVERSION                        (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_IOC_5_HOT_SPARE</span>
<span class="p">{</span>
    <span class="n">U8</span>                          <span class="n">PhysDiskNum</span><span class="p">;</span>            <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">Reserved</span><span class="p">;</span>               <span class="cm">/* 01h */</span>
    <span class="n">U8</span>                          <span class="n">HotSparePool</span><span class="p">;</span>           <span class="cm">/* 02h */</span>
    <span class="n">U8</span>                          <span class="n">Flags</span><span class="p">;</span>                   <span class="cm">/* 03h */</span>
<span class="p">}</span> <span class="n">IOC_5_HOT_SPARE</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_IOC_5_HOT_SPARE</span><span class="p">,</span>
  <span class="n">Ioc5HotSpare_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIoc5HotSpare_t</span><span class="p">;</span>

<span class="cm">/* IOC Page 5 HotSpare Flags */</span>
<span class="cp">#define MPI_IOC_PAGE_5_HOT_SPARE_ACTIVE                 (0x01)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_IOC_PAGE_5_HOT_SPARE_MAX</span>
<span class="cp">#define MPI_IOC_PAGE_5_HOT_SPARE_MAX        (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IOC_5</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>          <span class="n">Header</span><span class="p">;</span>                         <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved1</span><span class="p">;</span>                      <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                          <span class="n">NumHotSpares</span><span class="p">;</span>                   <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                          <span class="n">Reserved2</span><span class="p">;</span>                      <span class="cm">/* 09h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved3</span><span class="p">;</span>                      <span class="cm">/* 0Ah */</span>
    <span class="n">IOC_5_HOT_SPARE</span>             <span class="n">HotSpare</span><span class="p">[</span><span class="n">MPI_IOC_PAGE_5_HOT_SPARE_MAX</span><span class="p">];</span> <span class="cm">/* 0Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IOC_5</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IOC_5</span><span class="p">,</span>
  <span class="n">IOCPage5_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOCPage5_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOCPAGE5_PAGEVERSION                        (0x00)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_IOC_6</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>          <span class="n">Header</span><span class="p">;</span>                         <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                         <span class="n">CapabilitiesFlags</span><span class="p">;</span>              <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                          <span class="n">MaxDrivesIS</span><span class="p">;</span>                    <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                          <span class="n">MaxDrivesIM</span><span class="p">;</span>                    <span class="cm">/* 09h */</span>
    <span class="n">U8</span>                          <span class="n">MaxDrivesIME</span><span class="p">;</span>                   <span class="cm">/* 0Ah */</span>
    <span class="n">U8</span>                          <span class="n">Reserved1</span><span class="p">;</span>                      <span class="cm">/* 0Bh */</span>
    <span class="n">U8</span>                          <span class="n">MinDrivesIS</span><span class="p">;</span>                    <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>                          <span class="n">MinDrivesIM</span><span class="p">;</span>                    <span class="cm">/* 0Dh */</span>
    <span class="n">U8</span>                          <span class="n">MinDrivesIME</span><span class="p">;</span>                   <span class="cm">/* 0Eh */</span>
    <span class="n">U8</span>                          <span class="n">Reserved2</span><span class="p">;</span>                      <span class="cm">/* 0Fh */</span>
    <span class="n">U8</span>                          <span class="n">MaxGlobalHotSpares</span><span class="p">;</span>             <span class="cm">/* 10h */</span>
    <span class="n">U8</span>                          <span class="n">Reserved3</span><span class="p">;</span>                      <span class="cm">/* 11h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved4</span><span class="p">;</span>                      <span class="cm">/* 12h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved5</span><span class="p">;</span>                      <span class="cm">/* 14h */</span>
    <span class="n">U32</span>                         <span class="n">SupportedStripeSizeMapIS</span><span class="p">;</span>       <span class="cm">/* 18h */</span>
    <span class="n">U32</span>                         <span class="n">SupportedStripeSizeMapIME</span><span class="p">;</span>      <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>                         <span class="n">Reserved6</span><span class="p">;</span>                      <span class="cm">/* 20h */</span>
    <span class="n">U8</span>                          <span class="n">MetadataSize</span><span class="p">;</span>                   <span class="cm">/* 24h */</span>
    <span class="n">U8</span>                          <span class="n">Reserved7</span><span class="p">;</span>                      <span class="cm">/* 25h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved8</span><span class="p">;</span>                      <span class="cm">/* 26h */</span>
    <span class="n">U16</span>                         <span class="n">MaxBadBlockTableEntries</span><span class="p">;</span>        <span class="cm">/* 28h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved9</span><span class="p">;</span>                      <span class="cm">/* 2Ah */</span>
    <span class="n">U16</span>                         <span class="n">IRNvsramUsage</span><span class="p">;</span>                  <span class="cm">/* 2Ch */</span>
    <span class="n">U16</span>                         <span class="n">Reserved10</span><span class="p">;</span>                     <span class="cm">/* 2Eh */</span>
    <span class="n">U32</span>                         <span class="n">IRNvsramVersion</span><span class="p">;</span>                <span class="cm">/* 30h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved11</span><span class="p">;</span>                     <span class="cm">/* 34h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved12</span><span class="p">;</span>                     <span class="cm">/* 38h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_IOC_6</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_IOC_6</span><span class="p">,</span>
  <span class="n">IOCPage6_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pIOCPage6_t</span><span class="p">;</span>

<span class="cp">#define MPI_IOCPAGE6_PAGEVERSION                        (0x01)</span>

<span class="cm">/* IOC Page 6 Capabilities Flags */</span>

<span class="cp">#define MPI_IOCPAGE6_CAP_FLAGS_SSD_SUPPORT              (0x00000020)</span>
<span class="cp">#define MPI_IOCPAGE6_CAP_FLAGS_MULTIPORT_DRIVE_SUPPORT  (0x00000010)</span>
<span class="cp">#define MPI_IOCPAGE6_CAP_FLAGS_DISABLE_SMART_POLLING    (0x00000008)</span>

<span class="cp">#define MPI_IOCPAGE6_CAP_FLAGS_MASK_METADATA_SIZE       (0x00000006)</span>
<span class="cp">#define MPI_IOCPAGE6_CAP_FLAGS_64MB_METADATA_SIZE       (0x00000000)</span>
<span class="cp">#define MPI_IOCPAGE6_CAP_FLAGS_512MB_METADATA_SIZE      (0x00000002)</span>

<span class="cp">#define MPI_IOCPAGE6_CAP_FLAGS_GLOBAL_HOT_SPARE         (0x00000001)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   BIOS Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_BIOS_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">BiosOptions</span><span class="p">;</span>                <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                     <span class="n">IOCSettings</span><span class="p">;</span>                <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0Ch */</span>
    <span class="n">U32</span>                     <span class="n">DeviceSettings</span><span class="p">;</span>             <span class="cm">/* 10h */</span>
    <span class="n">U16</span>                     <span class="n">NumberOfDevices</span><span class="p">;</span>            <span class="cm">/* 14h */</span>
    <span class="n">U8</span>                      <span class="n">ExpanderSpinup</span><span class="p">;</span>             <span class="cm">/* 16h */</span>
    <span class="n">U8</span>                      <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 17h */</span>
    <span class="n">U16</span>                     <span class="n">IOTimeoutBlockDevicesNonRM</span><span class="p">;</span> <span class="cm">/* 18h */</span>
    <span class="n">U16</span>                     <span class="n">IOTimeoutSequential</span><span class="p">;</span>        <span class="cm">/* 1Ah */</span>
    <span class="n">U16</span>                     <span class="n">IOTimeoutOther</span><span class="p">;</span>             <span class="cm">/* 1Ch */</span>
    <span class="n">U16</span>                     <span class="n">IOTimeoutBlockDevicesRM</span><span class="p">;</span>    <span class="cm">/* 1Eh */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_BIOS_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_BIOS_1</span><span class="p">,</span>
  <span class="n">BIOSPage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pBIOSPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_BIOSPAGE1_PAGEVERSION                       (0x03)</span>

<span class="cm">/* values for the BiosOptions field */</span>
<span class="cp">#define MPI_BIOSPAGE1_OPTIONS_SPI_ENABLE                (0x00000400)</span>
<span class="cp">#define MPI_BIOSPAGE1_OPTIONS_FC_ENABLE                 (0x00000200)</span>
<span class="cp">#define MPI_BIOSPAGE1_OPTIONS_SAS_ENABLE                (0x00000100)</span>
<span class="cp">#define MPI_BIOSPAGE1_OPTIONS_DISABLE_BIOS              (0x00000001)</span>

<span class="cm">/* values for the IOCSettings field */</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_MASK_INITIAL_SPINUP_DELAY  (0x0F000000)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_SHIFT_INITIAL_SPINUP_DELAY (24)</span>

<span class="cp">#define MPI_BIOSPAGE1_IOCSET_MASK_PORT_ENABLE_DELAY     (0x00F00000)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_SHIFT_PORT_ENABLE_DELAY    (20)</span>

<span class="cp">#define MPI_BIOSPAGE1_IOCSET_AUTO_PORT_ENABLE           (0x00080000)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_DIRECT_ATTACH_SPINUP_MODE  (0x00040000)</span>

<span class="cp">#define MPI_BIOSPAGE1_IOCSET_MASK_BOOT_PREFERENCE       (0x00030000)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_ENCLOSURE_SLOT_BOOT        (0x00000000)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_SAS_ADDRESS_BOOT           (0x00010000)</span>

<span class="cp">#define MPI_BIOSPAGE1_IOCSET_MASK_MAX_TARGET_SPIN_UP    (0x0000F000)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_SHIFT_MAX_TARGET_SPIN_UP   (12)</span>

<span class="cp">#define MPI_BIOSPAGE1_IOCSET_MASK_SPINUP_DELAY          (0x00000F00)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_SHIFT_SPINUP_DELAY         (8)</span>

<span class="cp">#define MPI_BIOSPAGE1_IOCSET_MASK_RM_SETTING            (0x000000C0)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_NONE_RM_SETTING            (0x00000000)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_BOOT_RM_SETTING            (0x00000040)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_MEDIA_RM_SETTING           (0x00000080)</span>

<span class="cp">#define MPI_BIOSPAGE1_IOCSET_MASK_ADAPTER_SUPPORT       (0x00000030)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_NO_SUPPORT                 (0x00000000)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_BIOS_SUPPORT               (0x00000010)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_OS_SUPPORT                 (0x00000020)</span>
<span class="cp">#define MPI_BIOSPAGE1_IOCSET_ALL_SUPPORT                (0x00000030)</span>

<span class="cp">#define MPI_BIOSPAGE1_IOCSET_ALTERNATE_CHS              (0x00000008)</span>

<span class="cm">/* values for the DeviceSettings field */</span>
<span class="cp">#define MPI_BIOSPAGE1_DEVSET_DISABLE_SMART_POLLING      (0x00000010)</span>
<span class="cp">#define MPI_BIOSPAGE1_DEVSET_DISABLE_SEQ_LUN            (0x00000008)</span>
<span class="cp">#define MPI_BIOSPAGE1_DEVSET_DISABLE_RM_LUN             (0x00000004)</span>
<span class="cp">#define MPI_BIOSPAGE1_DEVSET_DISABLE_NON_RM_LUN         (0x00000002)</span>
<span class="cp">#define MPI_BIOSPAGE1_DEVSET_DISABLE_OTHER_LUN          (0x00000001)</span>

<span class="cm">/* defines for the ExpanderSpinup field */</span>
<span class="cp">#define MPI_BIOSPAGE1_EXPSPINUP_MASK_MAX_TARGET         (0xF0)</span>
<span class="cp">#define MPI_BIOSPAGE1_EXPSPINUP_SHIFT_MAX_TARGET        (4)</span>
<span class="cp">#define MPI_BIOSPAGE1_EXPSPINUP_MASK_DELAY              (0x0F)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_BOOT_DEVICE_ADAPTER_ORDER</span>
<span class="p">{</span>
    <span class="n">U32</span>         <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 00h */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 04h */</span>
    <span class="n">U32</span>         <span class="n">Reserved3</span><span class="p">;</span>                              <span class="cm">/* 08h */</span>
    <span class="n">U32</span>         <span class="n">Reserved4</span><span class="p">;</span>                              <span class="cm">/* 0Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved5</span><span class="p">;</span>                              <span class="cm">/* 10h */</span>
    <span class="n">U32</span>         <span class="n">Reserved6</span><span class="p">;</span>                              <span class="cm">/* 14h */</span>
    <span class="n">U32</span>         <span class="n">Reserved7</span><span class="p">;</span>                              <span class="cm">/* 18h */</span>
    <span class="n">U32</span>         <span class="n">Reserved8</span><span class="p">;</span>                              <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved9</span><span class="p">;</span>                              <span class="cm">/* 20h */</span>
    <span class="n">U32</span>         <span class="n">Reserved10</span><span class="p">;</span>                             <span class="cm">/* 24h */</span>
    <span class="n">U32</span>         <span class="n">Reserved11</span><span class="p">;</span>                             <span class="cm">/* 28h */</span>
    <span class="n">U32</span>         <span class="n">Reserved12</span><span class="p">;</span>                             <span class="cm">/* 2Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved13</span><span class="p">;</span>                             <span class="cm">/* 30h */</span>
    <span class="n">U32</span>         <span class="n">Reserved14</span><span class="p">;</span>                             <span class="cm">/* 34h */</span>
    <span class="n">U32</span>         <span class="n">Reserved15</span><span class="p">;</span>                             <span class="cm">/* 38h */</span>
    <span class="n">U32</span>         <span class="n">Reserved16</span><span class="p">;</span>                             <span class="cm">/* 3Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved17</span><span class="p">;</span>                             <span class="cm">/* 40h */</span>
<span class="p">}</span> <span class="n">MPI_BOOT_DEVICE_ADAPTER_ORDER</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_BOOT_DEVICE_ADAPTER_ORDER</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_BOOT_DEVICE_ADAPTER_NUMBER</span>
<span class="p">{</span>
    <span class="n">U8</span>          <span class="n">TargetID</span><span class="p">;</span>                               <span class="cm">/* 00h */</span>
    <span class="n">U8</span>          <span class="n">Bus</span><span class="p">;</span>                                    <span class="cm">/* 01h */</span>
    <span class="n">U8</span>          <span class="n">AdapterNumber</span><span class="p">;</span>                          <span class="cm">/* 02h */</span>
    <span class="n">U8</span>          <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 03h */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 04h */</span>
    <span class="n">U32</span>         <span class="n">Reserved3</span><span class="p">;</span>                              <span class="cm">/* 08h */</span>
    <span class="n">U32</span>         <span class="n">Reserved4</span><span class="p">;</span>                              <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>          <span class="n">LUN</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>                                 <span class="cm">/* 10h */</span>
    <span class="n">U32</span>         <span class="n">Reserved5</span><span class="p">;</span>                              <span class="cm">/* 18h */</span>
    <span class="n">U32</span>         <span class="n">Reserved6</span><span class="p">;</span>                              <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved7</span><span class="p">;</span>                              <span class="cm">/* 20h */</span>
    <span class="n">U32</span>         <span class="n">Reserved8</span><span class="p">;</span>                              <span class="cm">/* 24h */</span>
    <span class="n">U32</span>         <span class="n">Reserved9</span><span class="p">;</span>                              <span class="cm">/* 28h */</span>
    <span class="n">U32</span>         <span class="n">Reserved10</span><span class="p">;</span>                             <span class="cm">/* 2Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved11</span><span class="p">;</span>                             <span class="cm">/* 30h */</span>
    <span class="n">U32</span>         <span class="n">Reserved12</span><span class="p">;</span>                             <span class="cm">/* 34h */</span>
    <span class="n">U32</span>         <span class="n">Reserved13</span><span class="p">;</span>                             <span class="cm">/* 38h */</span>
    <span class="n">U32</span>         <span class="n">Reserved14</span><span class="p">;</span>                             <span class="cm">/* 3Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved15</span><span class="p">;</span>                             <span class="cm">/* 40h */</span>
<span class="p">}</span> <span class="n">MPI_BOOT_DEVICE_ADAPTER_NUMBER</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_BOOT_DEVICE_ADAPTER_NUMBER</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_BOOT_DEVICE_PCI_ADDRESS</span>
<span class="p">{</span>
    <span class="n">U8</span>          <span class="n">TargetID</span><span class="p">;</span>                               <span class="cm">/* 00h */</span>
    <span class="n">U8</span>          <span class="n">Bus</span><span class="p">;</span>                                    <span class="cm">/* 01h */</span>
    <span class="n">U16</span>         <span class="n">PCIAddress</span><span class="p">;</span>                             <span class="cm">/* 02h */</span>
    <span class="n">U32</span>         <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 04h */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 08h */</span>
    <span class="n">U32</span>         <span class="n">Reserved3</span><span class="p">;</span>                              <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>          <span class="n">LUN</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>                                 <span class="cm">/* 10h */</span>
    <span class="n">U32</span>         <span class="n">Reserved4</span><span class="p">;</span>                              <span class="cm">/* 18h */</span>
    <span class="n">U32</span>         <span class="n">Reserved5</span><span class="p">;</span>                              <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved6</span><span class="p">;</span>                              <span class="cm">/* 20h */</span>
    <span class="n">U32</span>         <span class="n">Reserved7</span><span class="p">;</span>                              <span class="cm">/* 24h */</span>
    <span class="n">U32</span>         <span class="n">Reserved8</span><span class="p">;</span>                              <span class="cm">/* 28h */</span>
    <span class="n">U32</span>         <span class="n">Reserved9</span><span class="p">;</span>                              <span class="cm">/* 2Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved10</span><span class="p">;</span>                             <span class="cm">/* 30h */</span>
    <span class="n">U32</span>         <span class="n">Reserved11</span><span class="p">;</span>                             <span class="cm">/* 34h */</span>
    <span class="n">U32</span>         <span class="n">Reserved12</span><span class="p">;</span>                             <span class="cm">/* 38h */</span>
    <span class="n">U32</span>         <span class="n">Reserved13</span><span class="p">;</span>                             <span class="cm">/* 3Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved14</span><span class="p">;</span>                             <span class="cm">/* 40h */</span>
<span class="p">}</span> <span class="n">MPI_BOOT_DEVICE_PCI_ADDRESS</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_BOOT_DEVICE_PCI_ADDRESS</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_BOOT_DEVICE_SLOT_NUMBER</span>
<span class="p">{</span>
    <span class="n">U8</span>          <span class="n">TargetID</span><span class="p">;</span>                               <span class="cm">/* 00h */</span>
    <span class="n">U8</span>          <span class="n">Bus</span><span class="p">;</span>                                    <span class="cm">/* 01h */</span>
    <span class="n">U8</span>          <span class="n">PCISlotNumber</span><span class="p">;</span>                          <span class="cm">/* 02h */</span>
    <span class="n">U8</span>          <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 03h */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 04h */</span>
    <span class="n">U32</span>         <span class="n">Reserved3</span><span class="p">;</span>                              <span class="cm">/* 08h */</span>
    <span class="n">U32</span>         <span class="n">Reserved4</span><span class="p">;</span>                              <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>          <span class="n">LUN</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>                                 <span class="cm">/* 10h */</span>
    <span class="n">U32</span>         <span class="n">Reserved5</span><span class="p">;</span>                              <span class="cm">/* 18h */</span>
    <span class="n">U32</span>         <span class="n">Reserved6</span><span class="p">;</span>                              <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved7</span><span class="p">;</span>                              <span class="cm">/* 20h */</span>
    <span class="n">U32</span>         <span class="n">Reserved8</span><span class="p">;</span>                              <span class="cm">/* 24h */</span>
    <span class="n">U32</span>         <span class="n">Reserved9</span><span class="p">;</span>                              <span class="cm">/* 28h */</span>
    <span class="n">U32</span>         <span class="n">Reserved10</span><span class="p">;</span>                             <span class="cm">/* 2Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved11</span><span class="p">;</span>                             <span class="cm">/* 30h */</span>
    <span class="n">U32</span>         <span class="n">Reserved12</span><span class="p">;</span>                             <span class="cm">/* 34h */</span>
    <span class="n">U32</span>         <span class="n">Reserved13</span><span class="p">;</span>                             <span class="cm">/* 38h */</span>
    <span class="n">U32</span>         <span class="n">Reserved14</span><span class="p">;</span>                             <span class="cm">/* 3Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved15</span><span class="p">;</span>                             <span class="cm">/* 40h */</span>
<span class="p">}</span> <span class="n">MPI_BOOT_DEVICE_PCI_SLOT_NUMBER</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_BOOT_DEVICE_PCI_SLOT_NUMBER</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_BOOT_DEVICE_FC_WWN</span>
<span class="p">{</span>
    <span class="n">U64</span>         <span class="n">WWPN</span><span class="p">;</span>                                   <span class="cm">/* 00h */</span>
    <span class="n">U32</span>         <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 08h */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>          <span class="n">LUN</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>                                 <span class="cm">/* 10h */</span>
    <span class="n">U32</span>         <span class="n">Reserved3</span><span class="p">;</span>                              <span class="cm">/* 18h */</span>
    <span class="n">U32</span>         <span class="n">Reserved4</span><span class="p">;</span>                              <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved5</span><span class="p">;</span>                              <span class="cm">/* 20h */</span>
    <span class="n">U32</span>         <span class="n">Reserved6</span><span class="p">;</span>                              <span class="cm">/* 24h */</span>
    <span class="n">U32</span>         <span class="n">Reserved7</span><span class="p">;</span>                              <span class="cm">/* 28h */</span>
    <span class="n">U32</span>         <span class="n">Reserved8</span><span class="p">;</span>                              <span class="cm">/* 2Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved9</span><span class="p">;</span>                              <span class="cm">/* 30h */</span>
    <span class="n">U32</span>         <span class="n">Reserved10</span><span class="p">;</span>                             <span class="cm">/* 34h */</span>
    <span class="n">U32</span>         <span class="n">Reserved11</span><span class="p">;</span>                             <span class="cm">/* 38h */</span>
    <span class="n">U32</span>         <span class="n">Reserved12</span><span class="p">;</span>                             <span class="cm">/* 3Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved13</span><span class="p">;</span>                             <span class="cm">/* 40h */</span>
<span class="p">}</span> <span class="n">MPI_BOOT_DEVICE_FC_WWN</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_BOOT_DEVICE_FC_WWN</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_BOOT_DEVICE_SAS_WWN</span>
<span class="p">{</span>
    <span class="n">U64</span>         <span class="n">SASAddress</span><span class="p">;</span>                             <span class="cm">/* 00h */</span>
    <span class="n">U32</span>         <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 08h */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>          <span class="n">LUN</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>                                 <span class="cm">/* 10h */</span>
    <span class="n">U32</span>         <span class="n">Reserved3</span><span class="p">;</span>                              <span class="cm">/* 18h */</span>
    <span class="n">U32</span>         <span class="n">Reserved4</span><span class="p">;</span>                              <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved5</span><span class="p">;</span>                              <span class="cm">/* 20h */</span>
    <span class="n">U32</span>         <span class="n">Reserved6</span><span class="p">;</span>                              <span class="cm">/* 24h */</span>
    <span class="n">U32</span>         <span class="n">Reserved7</span><span class="p">;</span>                              <span class="cm">/* 28h */</span>
    <span class="n">U32</span>         <span class="n">Reserved8</span><span class="p">;</span>                              <span class="cm">/* 2Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved9</span><span class="p">;</span>                              <span class="cm">/* 30h */</span>
    <span class="n">U32</span>         <span class="n">Reserved10</span><span class="p">;</span>                             <span class="cm">/* 34h */</span>
    <span class="n">U32</span>         <span class="n">Reserved11</span><span class="p">;</span>                             <span class="cm">/* 38h */</span>
    <span class="n">U32</span>         <span class="n">Reserved12</span><span class="p">;</span>                             <span class="cm">/* 3Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved13</span><span class="p">;</span>                             <span class="cm">/* 40h */</span>
<span class="p">}</span> <span class="n">MPI_BOOT_DEVICE_SAS_WWN</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_BOOT_DEVICE_SAS_WWN</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_BOOT_DEVICE_ENCLOSURE_SLOT</span>
<span class="p">{</span>
    <span class="n">U64</span>         <span class="n">EnclosureLogicalID</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>         <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 08h */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>          <span class="n">LUN</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>                                 <span class="cm">/* 10h */</span>
    <span class="n">U16</span>         <span class="n">SlotNumber</span><span class="p">;</span>                             <span class="cm">/* 18h */</span>
    <span class="n">U16</span>         <span class="n">Reserved3</span><span class="p">;</span>                              <span class="cm">/* 1Ah */</span>
    <span class="n">U32</span>         <span class="n">Reserved4</span><span class="p">;</span>                              <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved5</span><span class="p">;</span>                              <span class="cm">/* 20h */</span>
    <span class="n">U32</span>         <span class="n">Reserved6</span><span class="p">;</span>                              <span class="cm">/* 24h */</span>
    <span class="n">U32</span>         <span class="n">Reserved7</span><span class="p">;</span>                              <span class="cm">/* 28h */</span>
    <span class="n">U32</span>         <span class="n">Reserved8</span><span class="p">;</span>                              <span class="cm">/* 2Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved9</span><span class="p">;</span>                              <span class="cm">/* 30h */</span>
    <span class="n">U32</span>         <span class="n">Reserved10</span><span class="p">;</span>                             <span class="cm">/* 34h */</span>
    <span class="n">U32</span>         <span class="n">Reserved11</span><span class="p">;</span>                             <span class="cm">/* 38h */</span>
    <span class="n">U32</span>         <span class="n">Reserved12</span><span class="p">;</span>                             <span class="cm">/* 3Ch */</span>
    <span class="n">U32</span>         <span class="n">Reserved13</span><span class="p">;</span>                             <span class="cm">/* 40h */</span>
<span class="p">}</span> <span class="n">MPI_BOOT_DEVICE_ENCLOSURE_SLOT</span><span class="p">,</span>
  <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_BOOT_DEVICE_ENCLOSURE_SLOT</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="n">_MPI_BIOSPAGE2_BOOT_DEVICE</span>
<span class="p">{</span>
    <span class="n">MPI_BOOT_DEVICE_ADAPTER_ORDER</span>   <span class="n">AdapterOrder</span><span class="p">;</span>
    <span class="n">MPI_BOOT_DEVICE_ADAPTER_NUMBER</span>  <span class="n">AdapterNumber</span><span class="p">;</span>
    <span class="n">MPI_BOOT_DEVICE_PCI_ADDRESS</span>     <span class="n">PCIAddress</span><span class="p">;</span>
    <span class="n">MPI_BOOT_DEVICE_PCI_SLOT_NUMBER</span> <span class="n">PCISlotNumber</span><span class="p">;</span>
    <span class="n">MPI_BOOT_DEVICE_FC_WWN</span>          <span class="n">FcWwn</span><span class="p">;</span>
    <span class="n">MPI_BOOT_DEVICE_SAS_WWN</span>         <span class="n">SasWwn</span><span class="p">;</span>
    <span class="n">MPI_BOOT_DEVICE_ENCLOSURE_SLOT</span>  <span class="n">EnclosureSlot</span><span class="p">;</span>
<span class="p">}</span> <span class="n">MPI_BIOSPAGE2_BOOT_DEVICE</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_BIOSPAGE2_BOOT_DEVICE</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_BIOS_2</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>          <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 0Ch */</span>
    <span class="n">U32</span>                         <span class="n">Reserved4</span><span class="p">;</span>              <span class="cm">/* 10h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved5</span><span class="p">;</span>              <span class="cm">/* 14h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved6</span><span class="p">;</span>              <span class="cm">/* 18h */</span>
    <span class="n">U8</span>                          <span class="n">BootDeviceForm</span><span class="p">;</span>         <span class="cm">/* 1Ch */</span>
    <span class="n">U8</span>                          <span class="n">PrevBootDeviceForm</span><span class="p">;</span>     <span class="cm">/* 1Ch */</span>
    <span class="n">U16</span>                         <span class="n">Reserved8</span><span class="p">;</span>              <span class="cm">/* 1Eh */</span>
    <span class="n">MPI_BIOSPAGE2_BOOT_DEVICE</span>   <span class="n">BootDevice</span><span class="p">;</span>             <span class="cm">/* 20h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_BIOS_2</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_BIOS_2</span><span class="p">,</span>
  <span class="n">BIOSPage2_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pBIOSPage2_t</span><span class="p">;</span>

<span class="cp">#define MPI_BIOSPAGE2_PAGEVERSION                       (0x02)</span>

<span class="cp">#define MPI_BIOSPAGE2_FORM_MASK                         (0x0F)</span>
<span class="cp">#define MPI_BIOSPAGE2_FORM_ADAPTER_ORDER                (0x00)</span>
<span class="cp">#define MPI_BIOSPAGE2_FORM_ADAPTER_NUMBER               (0x01)</span>
<span class="cp">#define MPI_BIOSPAGE2_FORM_PCI_ADDRESS                  (0x02)</span>
<span class="cp">#define MPI_BIOSPAGE2_FORM_PCI_SLOT_NUMBER              (0x03)</span>
<span class="cp">#define MPI_BIOSPAGE2_FORM_FC_WWN                       (0x04)</span>
<span class="cp">#define MPI_BIOSPAGE2_FORM_SAS_WWN                      (0x05)</span>
<span class="cp">#define MPI_BIOSPAGE2_FORM_ENCLOSURE_SLOT               (0x06)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_BIOS_4</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U64</span>                     <span class="n">ReassignmentBaseWWID</span><span class="p">;</span>       <span class="cm">/* 04h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_BIOS_4</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_BIOS_4</span><span class="p">,</span>
  <span class="n">BIOSPage4_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pBIOSPage4_t</span><span class="p">;</span>

<span class="cp">#define MPI_BIOSPAGE4_PAGEVERSION                       (0x00)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   SCSI Port Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SCSI_PORT_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">Capabilities</span><span class="p">;</span>               <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                     <span class="n">PhysicalInterface</span><span class="p">;</span>          <span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SCSI_PORT_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SCSI_PORT_0</span><span class="p">,</span>
  <span class="n">SCSIPortPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSCSIPortPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_SCSIPORTPAGE0_PAGEVERSION                   (0x02)</span>

<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_IU                        (0x00000001)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_DT                        (0x00000002)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_QAS                       (0x00000004)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_MIN_SYNC_PERIOD_MASK      (0x0000FF00)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_SYNC_ASYNC                    (0x00)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_SYNC_5                        (0x32)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_SYNC_10                       (0x19)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_SYNC_20                       (0x0C)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_SYNC_33_33                    (0x0B)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_SYNC_40                       (0x0A)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_SYNC_80                       (0x09)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_SYNC_160                      (0x08)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_SYNC_UNKNOWN                  (0xFF)</span>

<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_SHIFT_MIN_SYNC_PERIOD     (8)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_GET_MIN_SYNC_PERIOD(Cap)      \</span>
<span class="cp">    (  ((Cap) &amp; MPI_SCSIPORTPAGE0_CAP_MIN_SYNC_PERIOD_MASK) \</span>
<span class="cp">    &gt;&gt; MPI_SCSIPORTPAGE0_CAP_SHIFT_MIN_SYNC_PERIOD          \</span>
<span class="cp">    )</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_MAX_SYNC_OFFSET_MASK      (0x00FF0000)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_SHIFT_MAX_SYNC_OFFSET     (16)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_GET_MAX_SYNC_OFFSET(Cap)      \</span>
<span class="cp">    (  ((Cap) &amp; MPI_SCSIPORTPAGE0_CAP_MAX_SYNC_OFFSET_MASK) \</span>
<span class="cp">    &gt;&gt; MPI_SCSIPORTPAGE0_CAP_SHIFT_MAX_SYNC_OFFSET          \</span>
<span class="cp">    )</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_IDP                       (0x08000000)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_WIDE                      (0x20000000)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_CAP_AIP                       (0x80000000)</span>

<span class="cp">#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_TYPE_MASK          (0x00000003)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_HVD                (0x01)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_SE                 (0x02)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_PHY_SIGNAL_LVD                (0x03)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_PHY_MASK_CONNECTED_ID         (0xFF000000)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_PHY_SHIFT_CONNECTED_ID        (24)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_PHY_BUS_FREE_CONNECTED_ID     (0xFE)</span>
<span class="cp">#define MPI_SCSIPORTPAGE0_PHY_UNKNOWN_CONNECTED_ID      (0xFF)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SCSI_PORT_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">Configuration</span><span class="p">;</span>              <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                     <span class="n">OnBusTimerValue</span><span class="p">;</span>            <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                      <span class="n">TargetConfig</span><span class="p">;</span>               <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>                      <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0Dh */</span>
    <span class="n">U16</span>                     <span class="n">IDConfig</span><span class="p">;</span>                   <span class="cm">/* 0Eh */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SCSI_PORT_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SCSI_PORT_1</span><span class="p">,</span>
  <span class="n">SCSIPortPage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSCSIPortPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_SCSIPORTPAGE1_PAGEVERSION                   (0x03)</span>

<span class="cm">/* Configuration values */</span>
<span class="cp">#define MPI_SCSIPORTPAGE1_CFG_PORT_SCSI_ID_MASK         (0x000000FF)</span>
<span class="cp">#define MPI_SCSIPORTPAGE1_CFG_PORT_RESPONSE_ID_MASK     (0xFFFF0000)</span>
<span class="cp">#define MPI_SCSIPORTPAGE1_CFG_SHIFT_PORT_RESPONSE_ID    (16)</span>

<span class="cm">/* TargetConfig values */</span>
<span class="cp">#define MPI_SCSIPORTPAGE1_TARGCONFIG_TARG_ONLY        (0x01)</span>
<span class="cp">#define MPI_SCSIPORTPAGE1_TARGCONFIG_INIT_TARG        (0x02)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_DEVICE_INFO</span>
<span class="p">{</span>
    <span class="n">U8</span>      <span class="n">Timeout</span><span class="p">;</span>                                    <span class="cm">/* 00h */</span>
    <span class="n">U8</span>      <span class="n">SyncFactor</span><span class="p">;</span>                                 <span class="cm">/* 01h */</span>
    <span class="n">U16</span>     <span class="n">DeviceFlags</span><span class="p">;</span>                                <span class="cm">/* 02h */</span>
<span class="p">}</span> <span class="n">MPI_DEVICE_INFO</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_DEVICE_INFO</span><span class="p">,</span>
  <span class="n">MpiDeviceInfo_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pMpiDeviceInfo_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SCSI_PORT_2</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>  <span class="n">Header</span><span class="p">;</span>                         <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                 <span class="n">PortFlags</span><span class="p">;</span>                      <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                 <span class="n">PortSettings</span><span class="p">;</span>                   <span class="cm">/* 08h */</span>
    <span class="n">MPI_DEVICE_INFO</span>     <span class="n">DeviceSettings</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>             <span class="cm">/* 0Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SCSI_PORT_2</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SCSI_PORT_2</span><span class="p">,</span>
  <span class="n">SCSIPortPage2_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSCSIPortPage2_t</span><span class="p">;</span>

<span class="cp">#define MPI_SCSIPORTPAGE2_PAGEVERSION                       (0x02)</span>

<span class="cm">/* PortFlags values */</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_FLAGS_SCAN_HIGH_TO_LOW       (0x00000001)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_FLAGS_AVOID_SCSI_RESET       (0x00000004)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_FLAGS_ALTERNATE_CHS          (0x00000008)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_FLAGS_TERMINATION_DISABLE    (0x00000010)</span>

<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_FLAGS_DV_MASK                (0x00000060)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_FLAGS_FULL_DV                (0x00000000)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_FLAGS_BASIC_DV_ONLY          (0x00000020)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_FLAGS_OFF_DV                 (0x00000060)</span>


<span class="cm">/* PortSettings values */</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_HOST_ID_MASK                 (0x0000000F)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_MASK_INIT_HBA                (0x00000030)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_DISABLE_INIT_HBA             (0x00000000)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_BIOS_INIT_HBA                (0x00000010)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_OS_INIT_HBA                  (0x00000020)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_BIOS_OS_INIT_HBA             (0x00000030)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_REMOVABLE_MEDIA              (0x000000C0)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_RM_NONE                      (0x00000000)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_RM_BOOT_ONLY                 (0x00000040)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_RM_WITH_MEDIA                (0x00000080)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_SPINUP_DELAY_MASK            (0x00000F00)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_SHIFT_SPINUP_DELAY           (8)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_MASK_NEGO_MASTER_SETTINGS    (0x00003000)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_NEGO_MASTER_SETTINGS         (0x00000000)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_NONE_MASTER_SETTINGS         (0x00001000)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_PORT_ALL_MASTER_SETTINGS          (0x00003000)</span>

<span class="cp">#define MPI_SCSIPORTPAGE2_DEVICE_DISCONNECT_ENABLE          (0x0001)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_DEVICE_ID_SCAN_ENABLE             (0x0002)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_DEVICE_LUN_SCAN_ENABLE            (0x0004)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_DEVICE_TAG_QUEUE_ENABLE           (0x0008)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_DEVICE_WIDE_DISABLE               (0x0010)</span>
<span class="cp">#define MPI_SCSIPORTPAGE2_DEVICE_BOOT_CHOICE                (0x0020)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   SCSI Target Device Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SCSI_DEVICE_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">NegotiatedParameters</span><span class="p">;</span>       <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                     <span class="n">Information</span><span class="p">;</span>                <span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SCSI_DEVICE_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SCSI_DEVICE_0</span><span class="p">,</span>
  <span class="n">SCSIDevicePage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSCSIDevicePage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_SCSIDEVPAGE0_PAGEVERSION                    (0x04)</span>

<span class="cp">#define MPI_SCSIDEVPAGE0_NP_IU                          (0x00000001)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_DT                          (0x00000002)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_QAS                         (0x00000004)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_HOLD_MCS                    (0x00000008)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_WR_FLOW                     (0x00000010)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_RD_STRM                     (0x00000020)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_RTI                         (0x00000040)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_PCOMP_EN                    (0x00000080)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_NEG_SYNC_PERIOD_MASK        (0x0000FF00)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_SHIFT_SYNC_PERIOD           (8)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_NEG_SYNC_OFFSET_MASK        (0x00FF0000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_SHIFT_SYNC_OFFSET           (16)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_IDP                         (0x08000000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_WIDE                        (0x20000000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_NP_AIP                         (0x80000000)</span>

<span class="cp">#define MPI_SCSIDEVPAGE0_INFO_PARAMS_NEGOTIATED         (0x00000001)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_INFO_SDTR_REJECTED             (0x00000002)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_INFO_WDTR_REJECTED             (0x00000004)</span>
<span class="cp">#define MPI_SCSIDEVPAGE0_INFO_PPR_REJECTED              (0x00000008)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SCSI_DEVICE_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">RequestedParameters</span><span class="p">;</span>        <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                     <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                     <span class="n">Configuration</span><span class="p">;</span>              <span class="cm">/* 0Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SCSI_DEVICE_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SCSI_DEVICE_1</span><span class="p">,</span>
  <span class="n">SCSIDevicePage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSCSIDevicePage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_SCSIDEVPAGE1_PAGEVERSION                    (0x05)</span>

<span class="cp">#define MPI_SCSIDEVPAGE1_RP_IU                          (0x00000001)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_DT                          (0x00000002)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_QAS                         (0x00000004)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_HOLD_MCS                    (0x00000008)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_WR_FLOW                     (0x00000010)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_RD_STRM                     (0x00000020)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_RTI                         (0x00000040)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_PCOMP_EN                    (0x00000080)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_MIN_SYNC_PERIOD_MASK        (0x0000FF00)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_SHIFT_MIN_SYNC_PERIOD       (8)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_MAX_SYNC_OFFSET_MASK        (0x00FF0000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_SHIFT_MAX_SYNC_OFFSET       (16)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_IDP                         (0x08000000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_WIDE                        (0x20000000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_RP_AIP                         (0x80000000)</span>

<span class="cp">#define MPI_SCSIDEVPAGE1_CONF_WDTR_DISALLOWED           (0x00000002)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_CONF_SDTR_DISALLOWED           (0x00000004)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_CONF_EXTENDED_PARAMS_ENABLE    (0x00000008)</span>
<span class="cp">#define MPI_SCSIDEVPAGE1_CONF_FORCE_PPR_MSG             (0x00000010)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SCSI_DEVICE_2</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">DomainValidation</span><span class="p">;</span>           <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                     <span class="n">ParityPipeSelect</span><span class="p">;</span>           <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                     <span class="n">DataPipeSelect</span><span class="p">;</span>             <span class="cm">/* 0Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SCSI_DEVICE_2</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SCSI_DEVICE_2</span><span class="p">,</span>
  <span class="n">SCSIDevicePage2_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSCSIDevicePage2_t</span><span class="p">;</span>

<span class="cp">#define MPI_SCSIDEVPAGE2_PAGEVERSION                    (0x01)</span>

<span class="cp">#define MPI_SCSIDEVPAGE2_DV_ISI_ENABLE                  (0x00000010)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DV_SECONDARY_DRIVER_ENABLE     (0x00000020)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DV_SLEW_RATE_CTRL              (0x00000380)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DV_PRIM_DRIVE_STR_CTRL         (0x00001C00)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DV_SECOND_DRIVE_STR_CTRL       (0x0000E000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DV_XCLKH_ST                    (0x10000000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DV_XCLKS_ST                    (0x20000000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DV_XCLKH_DT                    (0x40000000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DV_XCLKS_DT                    (0x80000000)</span>

<span class="cp">#define MPI_SCSIDEVPAGE2_PPS_PPS_MASK                   (0x00000003)</span>

<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_0_PL_SELECT_MASK       (0x00000003)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_1_PL_SELECT_MASK       (0x0000000C)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_2_PL_SELECT_MASK       (0x00000030)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_3_PL_SELECT_MASK       (0x000000C0)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_4_PL_SELECT_MASK       (0x00000300)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_5_PL_SELECT_MASK       (0x00000C00)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_6_PL_SELECT_MASK       (0x00003000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_7_PL_SELECT_MASK       (0x0000C000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_8_PL_SELECT_MASK       (0x00030000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_9_PL_SELECT_MASK       (0x000C0000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_10_PL_SELECT_MASK      (0x00300000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_11_PL_SELECT_MASK      (0x00C00000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_12_PL_SELECT_MASK      (0x03000000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_13_PL_SELECT_MASK      (0x0C000000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_14_PL_SELECT_MASK      (0x30000000)</span>
<span class="cp">#define MPI_SCSIDEVPAGE2_DPS_BIT_15_PL_SELECT_MASK      (0xC0000000)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SCSI_DEVICE_3</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U16</span>                     <span class="n">MsgRejectCount</span><span class="p">;</span>             <span class="cm">/* 04h */</span>
    <span class="n">U16</span>                     <span class="n">PhaseErrorCount</span><span class="p">;</span>            <span class="cm">/* 06h */</span>
    <span class="n">U16</span>                     <span class="n">ParityErrorCount</span><span class="p">;</span>           <span class="cm">/* 08h */</span>
    <span class="n">U16</span>                     <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 0Ah */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SCSI_DEVICE_3</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SCSI_DEVICE_3</span><span class="p">,</span>
  <span class="n">SCSIDevicePage3_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSCSIDevicePage3_t</span><span class="p">;</span>

<span class="cp">#define MPI_SCSIDEVPAGE3_PAGEVERSION                    (0x00)</span>

<span class="cp">#define MPI_SCSIDEVPAGE3_MAX_COUNTER                    (0xFFFE)</span>
<span class="cp">#define MPI_SCSIDEVPAGE3_UNSUPPORTED_COUNTER            (0xFFFF)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   FC Port Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                      <span class="n">MPIPortNumber</span><span class="p">;</span>              <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                      <span class="n">LinkType</span><span class="p">;</span>                   <span class="cm">/* 09h */</span>
    <span class="n">U8</span>                      <span class="n">PortState</span><span class="p">;</span>                  <span class="cm">/* 0Ah */</span>
    <span class="n">U8</span>                      <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 0Bh */</span>
    <span class="n">U32</span>                     <span class="n">PortIdentifier</span><span class="p">;</span>             <span class="cm">/* 0Ch */</span>
    <span class="n">U64</span>                     <span class="n">WWNN</span><span class="p">;</span>                       <span class="cm">/* 10h */</span>
    <span class="n">U64</span>                     <span class="n">WWPN</span><span class="p">;</span>                       <span class="cm">/* 18h */</span>
    <span class="n">U32</span>                     <span class="n">SupportedServiceClass</span><span class="p">;</span>      <span class="cm">/* 20h */</span>
    <span class="n">U32</span>                     <span class="n">SupportedSpeeds</span><span class="p">;</span>            <span class="cm">/* 24h */</span>
    <span class="n">U32</span>                     <span class="n">CurrentSpeed</span><span class="p">;</span>               <span class="cm">/* 28h */</span>
    <span class="n">U32</span>                     <span class="n">MaxFrameSize</span><span class="p">;</span>               <span class="cm">/* 2Ch */</span>
    <span class="n">U64</span>                     <span class="n">FabricWWNN</span><span class="p">;</span>                 <span class="cm">/* 30h */</span>
    <span class="n">U64</span>                     <span class="n">FabricWWPN</span><span class="p">;</span>                 <span class="cm">/* 38h */</span>
    <span class="n">U32</span>                     <span class="n">DiscoveredPortsCount</span><span class="p">;</span>       <span class="cm">/* 40h */</span>
    <span class="n">U32</span>                     <span class="n">MaxInitiators</span><span class="p">;</span>              <span class="cm">/* 44h */</span>
    <span class="n">U8</span>                      <span class="n">MaxAliasesSupported</span><span class="p">;</span>        <span class="cm">/* 48h */</span>
    <span class="n">U8</span>                      <span class="n">MaxHardAliasesSupported</span><span class="p">;</span>    <span class="cm">/* 49h */</span>
    <span class="n">U8</span>                      <span class="n">NumCurrentAliases</span><span class="p">;</span>          <span class="cm">/* 4Ah */</span>
    <span class="n">U8</span>                      <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 4Bh */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_0</span><span class="p">,</span>
  <span class="n">FCPortPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORTPAGE0_PAGEVERSION                     (0x02)</span>

<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_PROT_MASK                 (0x0000000F)</span>
<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_PROT_FCP_INIT             (MPI_PORTFACTS_PROTOCOL_INITIATOR)</span>
<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_PROT_FCP_TARG             (MPI_PORTFACTS_PROTOCOL_TARGET)</span>
<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_PROT_LAN                  (MPI_PORTFACTS_PROTOCOL_LAN)</span>
<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_PROT_LOGBUSADDR           (MPI_PORTFACTS_PROTOCOL_LOGBUSADDR)</span>

<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_ALIAS_ALPA_SUPPORTED      (0x00000010)</span>
<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_ALIAS_WWN_SUPPORTED       (0x00000020)</span>
<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_FABRIC_WWN_VALID          (0x00000040)</span>

<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_ATTACH_TYPE_MASK          (0x00000F00)</span>
<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_ATTACH_NO_INIT            (0x00000000)</span>
<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_ATTACH_POINT_TO_POINT     (0x00000100)</span>
<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_ATTACH_PRIVATE_LOOP       (0x00000200)</span>
<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_ATTACH_FABRIC_DIRECT      (0x00000400)</span>
<span class="cp">#define MPI_FCPORTPAGE0_FLAGS_ATTACH_PUBLIC_LOOP        (0x00000800)</span>

<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_RESERVED                  (0x00)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_OTHER                     (0x01)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_UNKNOWN                   (0x02)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_COPPER                    (0x03)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_SINGLE_1300               (0x04)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_SINGLE_1500               (0x05)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_50_LASER_MULTI            (0x06)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_50_LED_MULTI              (0x07)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_62_LASER_MULTI            (0x08)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_62_LED_MULTI              (0x09)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_MULTI_LONG_WAVE           (0x0A)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_MULTI_SHORT_WAVE          (0x0B)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_LASER_SHORT_WAVE          (0x0C)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_LED_SHORT_WAVE            (0x0D)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_1300_LONG_WAVE            (0x0E)</span>
<span class="cp">#define MPI_FCPORTPAGE0_LTYPE_1500_LONG_WAVE            (0x0F)</span>

<span class="cp">#define MPI_FCPORTPAGE0_PORTSTATE_UNKNOWN               (0x01)      </span><span class="cm">/*(SNIA)HBA_PORTSTATE_UNKNOWN       1 Unknown */</span><span class="cp"></span>
<span class="cp">#define MPI_FCPORTPAGE0_PORTSTATE_ONLINE                (0x02)      </span><span class="cm">/*(SNIA)HBA_PORTSTATE_ONLINE        2 Operational */</span><span class="cp"></span>
<span class="cp">#define MPI_FCPORTPAGE0_PORTSTATE_OFFLINE               (0x03)      </span><span class="cm">/*(SNIA)HBA_PORTSTATE_OFFLINE       3 User Offline */</span><span class="cp"></span>
<span class="cp">#define MPI_FCPORTPAGE0_PORTSTATE_BYPASSED              (0x04)      </span><span class="cm">/*(SNIA)HBA_PORTSTATE_BYPASSED      4 Bypassed */</span><span class="cp"></span>
<span class="cp">#define MPI_FCPORTPAGE0_PORTSTATE_DIAGNOST              (0x05)      </span><span class="cm">/*(SNIA)HBA_PORTSTATE_DIAGNOSTICS   5 In diagnostics mode */</span><span class="cp"></span>
<span class="cp">#define MPI_FCPORTPAGE0_PORTSTATE_LINKDOWN              (0x06)      </span><span class="cm">/*(SNIA)HBA_PORTSTATE_LINKDOWN      6 Link Down */</span><span class="cp"></span>
<span class="cp">#define MPI_FCPORTPAGE0_PORTSTATE_ERROR                 (0x07)      </span><span class="cm">/*(SNIA)HBA_PORTSTATE_ERROR         7 Port Error */</span><span class="cp"></span>
<span class="cp">#define MPI_FCPORTPAGE0_PORTSTATE_LOOPBACK              (0x08)      </span><span class="cm">/*(SNIA)HBA_PORTSTATE_LOOPBACK      8 Loopback */</span><span class="cp"></span>

<span class="cp">#define MPI_FCPORTPAGE0_SUPPORT_CLASS_1                 (0x00000001)</span>
<span class="cp">#define MPI_FCPORTPAGE0_SUPPORT_CLASS_2                 (0x00000002)</span>
<span class="cp">#define MPI_FCPORTPAGE0_SUPPORT_CLASS_3                 (0x00000004)</span>

<span class="cp">#define MPI_FCPORTPAGE0_SUPPORT_SPEED_UKNOWN            (0x00000000) </span><span class="cm">/* (SNIA)HBA_PORTSPEED_UNKNOWN 0   Unknown - transceiver incapable of reporting */</span><span class="cp"></span>
<span class="cp">#define MPI_FCPORTPAGE0_SUPPORT_1GBIT_SPEED             (0x00000001) </span><span class="cm">/* (SNIA)HBA_PORTSPEED_1GBIT   1   1 GBit/sec */</span><span class="cp"></span>
<span class="cp">#define MPI_FCPORTPAGE0_SUPPORT_2GBIT_SPEED             (0x00000002) </span><span class="cm">/* (SNIA)HBA_PORTSPEED_2GBIT   2   2 GBit/sec */</span><span class="cp"></span>
<span class="cp">#define MPI_FCPORTPAGE0_SUPPORT_10GBIT_SPEED            (0x00000004) </span><span class="cm">/* (SNIA)HBA_PORTSPEED_10GBIT  4  10 GBit/sec */</span><span class="cp"></span>
<span class="cp">#define MPI_FCPORTPAGE0_SUPPORT_4GBIT_SPEED             (0x00000008) </span><span class="cm">/* (SNIA)HBA_PORTSPEED_4GBIT   8   4 GBit/sec */</span><span class="cp"></span>

<span class="cp">#define MPI_FCPORTPAGE0_CURRENT_SPEED_UKNOWN            MPI_FCPORTPAGE0_SUPPORT_SPEED_UKNOWN</span>
<span class="cp">#define MPI_FCPORTPAGE0_CURRENT_SPEED_1GBIT             MPI_FCPORTPAGE0_SUPPORT_1GBIT_SPEED</span>
<span class="cp">#define MPI_FCPORTPAGE0_CURRENT_SPEED_2GBIT             MPI_FCPORTPAGE0_SUPPORT_2GBIT_SPEED</span>
<span class="cp">#define MPI_FCPORTPAGE0_CURRENT_SPEED_10GBIT            MPI_FCPORTPAGE0_SUPPORT_10GBIT_SPEED</span>
<span class="cp">#define MPI_FCPORTPAGE0_CURRENT_SPEED_4GBIT             MPI_FCPORTPAGE0_SUPPORT_4GBIT_SPEED</span>
<span class="cp">#define MPI_FCPORTPAGE0_CURRENT_SPEED_NOT_NEGOTIATED    (0x00008000)        </span><span class="cm">/* (SNIA)HBA_PORTSPEED_NOT_NEGOTIATED (1&lt;&lt;15) Speed not established */</span><span class="cp"></span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 04h */</span>
    <span class="n">U64</span>                     <span class="n">NoSEEPROMWWNN</span><span class="p">;</span>              <span class="cm">/* 08h */</span>
    <span class="n">U64</span>                     <span class="n">NoSEEPROMWWPN</span><span class="p">;</span>              <span class="cm">/* 10h */</span>
    <span class="n">U8</span>                      <span class="n">HardALPA</span><span class="p">;</span>                   <span class="cm">/* 18h */</span>
    <span class="n">U8</span>                      <span class="n">LinkConfig</span><span class="p">;</span>                 <span class="cm">/* 19h */</span>
    <span class="n">U8</span>                      <span class="n">TopologyConfig</span><span class="p">;</span>             <span class="cm">/* 1Ah */</span>
    <span class="n">U8</span>                      <span class="n">AltConnector</span><span class="p">;</span>               <span class="cm">/* 1Bh */</span>
    <span class="n">U8</span>                      <span class="n">NumRequestedAliases</span><span class="p">;</span>        <span class="cm">/* 1Ch */</span>
    <span class="n">U8</span>                      <span class="n">RR_TOV</span><span class="p">;</span>                     <span class="cm">/* 1Dh */</span>
    <span class="n">U8</span>                      <span class="n">InitiatorDeviceTimeout</span><span class="p">;</span>     <span class="cm">/* 1Eh */</span>
    <span class="n">U8</span>                      <span class="n">InitiatorIoPendTimeout</span><span class="p">;</span>     <span class="cm">/* 1Fh */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_1</span><span class="p">,</span>
  <span class="n">FCPortPage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORTPAGE1_PAGEVERSION                     (0x06)</span>

<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_EXT_FCP_STATUS_EN         (0x08000000)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_IMMEDIATE_ERROR_REPLY     (0x04000000)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_FORCE_USE_NOSEEPROM_WWNS  (0x02000000)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_VERBOSE_RESCAN_EVENTS     (0x01000000)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_TARGET_MODE_OXID          (0x00800000)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_PORT_OFFLINE              (0x00400000)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_SOFT_ALPA_FALLBACK        (0x00200000)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_TARGET_LARGE_CDB_ENABLE   (0x00000080)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_MASK_RR_TOV_UNITS         (0x00000070)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_SUPPRESS_PROT_REG         (0x00000008)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_PLOGI_ON_LOGO             (0x00000004)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_MAINTAIN_LOGINS           (0x00000002)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_SORT_BY_DID               (0x00000001)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_SORT_BY_WWN               (0x00000000)</span>

<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_PROT_MASK                 (0xF0000000)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT                (28)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_PROT_FCP_INIT             ((U32)MPI_PORTFACTS_PROTOCOL_INITIATOR &lt;&lt; MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_PROT_FCP_TARG             ((U32)MPI_PORTFACTS_PROTOCOL_TARGET &lt;&lt; MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_PROT_LAN                  ((U32)MPI_PORTFACTS_PROTOCOL_LAN &lt;&lt; MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_PROT_LOGBUSADDR           ((U32)MPI_PORTFACTS_PROTOCOL_LOGBUSADDR &lt;&lt; MPI_FCPORTPAGE1_FLAGS_PROT_SHIFT)</span>

<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_NONE_RR_TOV_UNITS         (0x00000000)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_THOUSANDTH_RR_TOV_UNITS   (0x00000010)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_TENTH_RR_TOV_UNITS        (0x00000030)</span>
<span class="cp">#define MPI_FCPORTPAGE1_FLAGS_TEN_RR_TOV_UNITS          (0x00000050)</span>

<span class="cp">#define MPI_FCPORTPAGE1_HARD_ALPA_NOT_USED              (0xFF)</span>

<span class="cp">#define MPI_FCPORTPAGE1_LCONFIG_SPEED_MASK              (0x0F)</span>
<span class="cp">#define MPI_FCPORTPAGE1_LCONFIG_SPEED_1GIG              (0x00)</span>
<span class="cp">#define MPI_FCPORTPAGE1_LCONFIG_SPEED_2GIG              (0x01)</span>
<span class="cp">#define MPI_FCPORTPAGE1_LCONFIG_SPEED_4GIG              (0x02)</span>
<span class="cp">#define MPI_FCPORTPAGE1_LCONFIG_SPEED_10GIG             (0x03)</span>
<span class="cp">#define MPI_FCPORTPAGE1_LCONFIG_SPEED_AUTO              (0x0F)</span>

<span class="cp">#define MPI_FCPORTPAGE1_TOPOLOGY_MASK                   (0x0F)</span>
<span class="cp">#define MPI_FCPORTPAGE1_TOPOLOGY_NLPORT                 (0x01)</span>
<span class="cp">#define MPI_FCPORTPAGE1_TOPOLOGY_NPORT                  (0x02)</span>
<span class="cp">#define MPI_FCPORTPAGE1_TOPOLOGY_AUTO                   (0x0F)</span>

<span class="cp">#define MPI_FCPORTPAGE1_ALT_CONN_UNKNOWN                (0x00)</span>

<span class="cp">#define MPI_FCPORTPAGE1_INITIATOR_DEV_TIMEOUT_MASK      (0x7F)</span>
<span class="cp">#define MPI_FCPORTPAGE1_INITIATOR_DEV_UNIT_16           (0x80)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_2</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                      <span class="n">NumberActive</span><span class="p">;</span>               <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                      <span class="n">ALPA</span><span class="p">[</span><span class="mi">127</span><span class="p">];</span>                  <span class="cm">/* 05h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_2</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_2</span><span class="p">,</span>
  <span class="n">FCPortPage2_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage2_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORTPAGE2_PAGEVERSION                     (0x01)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_WWN_FORMAT</span>
<span class="p">{</span>
    <span class="n">U64</span>                     <span class="n">WWNN</span><span class="p">;</span>                       <span class="cm">/* 00h */</span>
    <span class="n">U64</span>                     <span class="n">WWPN</span><span class="p">;</span>                       <span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">WWN_FORMAT</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_WWN_FORMAT</span><span class="p">,</span>
  <span class="n">WWNFormat</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pWWNFormat</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="n">_FC_PORT_PERSISTENT_PHYSICAL_ID</span>
<span class="p">{</span>
    <span class="n">WWN_FORMAT</span>              <span class="n">WWN</span><span class="p">;</span>
    <span class="n">U32</span>                     <span class="n">Did</span><span class="p">;</span>
<span class="p">}</span> <span class="n">FC_PORT_PERSISTENT_PHYSICAL_ID</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_FC_PORT_PERSISTENT_PHYSICAL_ID</span><span class="p">,</span>
  <span class="n">PersistentPhysicalId_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pPersistentPhysicalId_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_FC_PORT_PERSISTENT</span>
<span class="p">{</span>
    <span class="n">FC_PORT_PERSISTENT_PHYSICAL_ID</span>  <span class="n">PhysicalIdentifier</span><span class="p">;</span> <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                              <span class="n">TargetID</span><span class="p">;</span>           <span class="cm">/* 10h */</span>
    <span class="n">U8</span>                              <span class="n">Bus</span><span class="p">;</span>                <span class="cm">/* 11h */</span>
    <span class="n">U16</span>                             <span class="n">Flags</span><span class="p">;</span>              <span class="cm">/* 12h */</span>
<span class="p">}</span> <span class="n">FC_PORT_PERSISTENT</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_FC_PORT_PERSISTENT</span><span class="p">,</span>
  <span class="n">PersistentData_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pPersistentData_t</span><span class="p">;</span>

<span class="cp">#define MPI_PERSISTENT_FLAGS_SHIFT                      (16)</span>
<span class="cp">#define MPI_PERSISTENT_FLAGS_ENTRY_VALID                (0x0001)</span>
<span class="cp">#define MPI_PERSISTENT_FLAGS_SCAN_ID                    (0x0002)</span>
<span class="cp">#define MPI_PERSISTENT_FLAGS_SCAN_LUNS                  (0x0004)</span>
<span class="cp">#define MPI_PERSISTENT_FLAGS_BOOT_DEVICE                (0x0008)</span>
<span class="cp">#define MPI_PERSISTENT_FLAGS_BY_DID                     (0x0080)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_FC_PORT_PAGE_3_ENTRY_MAX</span>
<span class="cp">#define MPI_FC_PORT_PAGE_3_ENTRY_MAX        (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_3</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                                 <span class="cm">/* 00h */</span>
    <span class="n">FC_PORT_PERSISTENT</span>      <span class="n">Entry</span><span class="p">[</span><span class="n">MPI_FC_PORT_PAGE_3_ENTRY_MAX</span><span class="p">];</span>    <span class="cm">/* 04h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_3</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_3</span><span class="p">,</span>
  <span class="n">FCPortPage3_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage3_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORTPAGE3_PAGEVERSION                     (0x01)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_4</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">PortFlags</span><span class="p">;</span>                  <span class="cm">/* 04h */</span>
    <span class="n">U32</span>                     <span class="n">PortSettings</span><span class="p">;</span>               <span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_4</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_4</span><span class="p">,</span>
  <span class="n">FCPortPage4_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage4_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORTPAGE4_PAGEVERSION                     (0x00)</span>

<span class="cp">#define MPI_FCPORTPAGE4_PORT_FLAGS_ALTERNATE_CHS        (0x00000008)</span>

<span class="cp">#define MPI_FCPORTPAGE4_PORT_MASK_INIT_HBA              (0x00000030)</span>
<span class="cp">#define MPI_FCPORTPAGE4_PORT_DISABLE_INIT_HBA           (0x00000000)</span>
<span class="cp">#define MPI_FCPORTPAGE4_PORT_BIOS_INIT_HBA              (0x00000010)</span>
<span class="cp">#define MPI_FCPORTPAGE4_PORT_OS_INIT_HBA                (0x00000020)</span>
<span class="cp">#define MPI_FCPORTPAGE4_PORT_BIOS_OS_INIT_HBA           (0x00000030)</span>
<span class="cp">#define MPI_FCPORTPAGE4_PORT_REMOVABLE_MEDIA            (0x000000C0)</span>
<span class="cp">#define MPI_FCPORTPAGE4_PORT_SPINUP_DELAY_MASK          (0x00000F00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_5_ALIAS_INFO</span>
<span class="p">{</span>
    <span class="n">U8</span>      <span class="n">Flags</span><span class="p">;</span>                                      <span class="cm">/* 00h */</span>
    <span class="n">U8</span>      <span class="n">AliasAlpa</span><span class="p">;</span>                                  <span class="cm">/* 01h */</span>
    <span class="n">U16</span>     <span class="n">Reserved</span><span class="p">;</span>                                   <span class="cm">/* 02h */</span>
    <span class="n">U64</span>     <span class="n">AliasWWNN</span><span class="p">;</span>                                  <span class="cm">/* 04h */</span>
    <span class="n">U64</span>     <span class="n">AliasWWPN</span><span class="p">;</span>                                  <span class="cm">/* 0Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_5_ALIAS_INFO</span><span class="p">,</span>
  <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_5_ALIAS_INFO</span><span class="p">,</span>
  <span class="n">FcPortPage5AliasInfo_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFcPortPage5AliasInfo_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_5</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>                  <span class="n">Header</span><span class="p">;</span>         <span class="cm">/* 00h */</span>
    <span class="n">CONFIG_PAGE_FC_PORT_5_ALIAS_INFO</span>    <span class="n">AliasInfo</span><span class="p">;</span>      <span class="cm">/* 04h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_5</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_5</span><span class="p">,</span>
  <span class="n">FCPortPage5_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage5_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORTPAGE5_PAGEVERSION                     (0x02)</span>

<span class="cp">#define MPI_FCPORTPAGE5_FLAGS_ALPA_ACQUIRED             (0x01)</span>
<span class="cp">#define MPI_FCPORTPAGE5_FLAGS_HARD_ALPA                 (0x02)</span>
<span class="cp">#define MPI_FCPORTPAGE5_FLAGS_HARD_WWNN                 (0x04)</span>
<span class="cp">#define MPI_FCPORTPAGE5_FLAGS_HARD_WWPN                 (0x08)</span>
<span class="cp">#define MPI_FCPORTPAGE5_FLAGS_DISABLE                   (0x10)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_6</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 04h */</span>
    <span class="n">U64</span>                     <span class="n">TimeSinceReset</span><span class="p">;</span>             <span class="cm">/* 08h */</span>
    <span class="n">U64</span>                     <span class="n">TxFrames</span><span class="p">;</span>                   <span class="cm">/* 10h */</span>
    <span class="n">U64</span>                     <span class="n">RxFrames</span><span class="p">;</span>                   <span class="cm">/* 18h */</span>
    <span class="n">U64</span>                     <span class="n">TxWords</span><span class="p">;</span>                    <span class="cm">/* 20h */</span>
    <span class="n">U64</span>                     <span class="n">RxWords</span><span class="p">;</span>                    <span class="cm">/* 28h */</span>
    <span class="n">U64</span>                     <span class="n">LipCount</span><span class="p">;</span>                   <span class="cm">/* 30h */</span>
    <span class="n">U64</span>                     <span class="n">NosCount</span><span class="p">;</span>                   <span class="cm">/* 38h */</span>
    <span class="n">U64</span>                     <span class="n">ErrorFrames</span><span class="p">;</span>                <span class="cm">/* 40h */</span>
    <span class="n">U64</span>                     <span class="n">DumpedFrames</span><span class="p">;</span>               <span class="cm">/* 48h */</span>
    <span class="n">U64</span>                     <span class="n">LinkFailureCount</span><span class="p">;</span>           <span class="cm">/* 50h */</span>
    <span class="n">U64</span>                     <span class="n">LossOfSyncCount</span><span class="p">;</span>            <span class="cm">/* 58h */</span>
    <span class="n">U64</span>                     <span class="n">LossOfSignalCount</span><span class="p">;</span>          <span class="cm">/* 60h */</span>
    <span class="n">U64</span>                     <span class="n">PrimativeSeqErrCount</span><span class="p">;</span>       <span class="cm">/* 68h */</span>
    <span class="n">U64</span>                     <span class="n">InvalidTxWordCount</span><span class="p">;</span>         <span class="cm">/* 70h */</span>
    <span class="n">U64</span>                     <span class="n">InvalidCrcCount</span><span class="p">;</span>            <span class="cm">/* 78h */</span>
    <span class="n">U64</span>                     <span class="n">FcpInitiatorIoCount</span><span class="p">;</span>        <span class="cm">/* 80h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_6</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_6</span><span class="p">,</span>
  <span class="n">FCPortPage6_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage6_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORTPAGE6_PAGEVERSION                     (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_7</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                      <span class="n">PortSymbolicName</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>      <span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_7</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_7</span><span class="p">,</span>
  <span class="n">FCPortPage7_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage7_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORTPAGE7_PAGEVERSION                     (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_8</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">BitVector</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>               <span class="cm">/* 04h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_8</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_8</span><span class="p">,</span>
  <span class="n">FCPortPage8_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage8_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORTPAGE8_PAGEVERSION                     (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_9</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                     <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 04h */</span>
    <span class="n">U64</span>                     <span class="n">GlobalWWPN</span><span class="p">;</span>                 <span class="cm">/* 08h */</span>
    <span class="n">U64</span>                     <span class="n">GlobalWWNN</span><span class="p">;</span>                 <span class="cm">/* 10h */</span>
    <span class="n">U32</span>                     <span class="n">UnitType</span><span class="p">;</span>                   <span class="cm">/* 18h */</span>
    <span class="n">U32</span>                     <span class="n">PhysicalPortNumber</span><span class="p">;</span>         <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>                     <span class="n">NumAttachedNodes</span><span class="p">;</span>           <span class="cm">/* 20h */</span>
    <span class="n">U16</span>                     <span class="n">IPVersion</span><span class="p">;</span>                  <span class="cm">/* 24h */</span>
    <span class="n">U16</span>                     <span class="n">UDPPortNumber</span><span class="p">;</span>              <span class="cm">/* 26h */</span>
    <span class="n">U8</span>                      <span class="n">IPAddress</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>              <span class="cm">/* 28h */</span>
    <span class="n">U16</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 38h */</span>
    <span class="n">U16</span>                     <span class="n">TopologyDiscoveryFlags</span><span class="p">;</span>     <span class="cm">/* 3Ah */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_9</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_9</span><span class="p">,</span>
  <span class="n">FCPortPage9_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage9_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORTPAGE9_PAGEVERSION                     (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA</span>
<span class="p">{</span>
    <span class="n">U8</span>                      <span class="n">Id</span><span class="p">;</span>                         <span class="cm">/* 10h */</span>
    <span class="n">U8</span>                      <span class="n">ExtId</span><span class="p">;</span>                      <span class="cm">/* 11h */</span>
    <span class="n">U8</span>                      <span class="n">Connector</span><span class="p">;</span>                  <span class="cm">/* 12h */</span>
    <span class="n">U8</span>                      <span class="n">Transceiver</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>             <span class="cm">/* 13h */</span>
    <span class="n">U8</span>                      <span class="n">Encoding</span><span class="p">;</span>                   <span class="cm">/* 1Bh */</span>
    <span class="n">U8</span>                      <span class="n">BitRate_100mbs</span><span class="p">;</span>             <span class="cm">/* 1Ch */</span>
    <span class="n">U8</span>                      <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 1Dh */</span>
    <span class="n">U8</span>                      <span class="n">Length9u_km</span><span class="p">;</span>                <span class="cm">/* 1Eh */</span>
    <span class="n">U8</span>                      <span class="n">Length9u_100m</span><span class="p">;</span>              <span class="cm">/* 1Fh */</span>
    <span class="n">U8</span>                      <span class="n">Length50u_10m</span><span class="p">;</span>              <span class="cm">/* 20h */</span>
    <span class="n">U8</span>                      <span class="n">Length62p5u_10m</span><span class="p">;</span>            <span class="cm">/* 21h */</span>
    <span class="n">U8</span>                      <span class="n">LengthCopper_m</span><span class="p">;</span>             <span class="cm">/* 22h */</span>
    <span class="n">U8</span>                      <span class="n">Reseverved2</span><span class="p">;</span>                <span class="cm">/* 22h */</span>
    <span class="n">U8</span>                      <span class="n">VendorName</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>             <span class="cm">/* 24h */</span>
    <span class="n">U8</span>                      <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 34h */</span>
    <span class="n">U8</span>                      <span class="n">VendorOUI</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>               <span class="cm">/* 35h */</span>
    <span class="n">U8</span>                      <span class="n">VendorPN</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>               <span class="cm">/* 38h */</span>
    <span class="n">U8</span>                      <span class="n">VendorRev</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>               <span class="cm">/* 48h */</span>
    <span class="n">U16</span>                     <span class="n">Wavelength</span><span class="p">;</span>                 <span class="cm">/* 4Ch */</span>
    <span class="n">U8</span>                      <span class="n">Reserved4</span><span class="p">;</span>                  <span class="cm">/* 4Eh */</span>
    <span class="n">U8</span>                      <span class="n">CC_BASE</span><span class="p">;</span>                    <span class="cm">/* 4Fh */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA</span><span class="p">,</span>
  <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA</span><span class="p">,</span>
  <span class="n">FCPortPage10BaseSfpData_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage10BaseSfpData_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORT10_BASE_ID_UNKNOWN        (0x00)</span>
<span class="cp">#define MPI_FCPORT10_BASE_ID_GBIC           (0x01)</span>
<span class="cp">#define MPI_FCPORT10_BASE_ID_FIXED          (0x02)</span>
<span class="cp">#define MPI_FCPORT10_BASE_ID_SFP            (0x03)</span>
<span class="cp">#define MPI_FCPORT10_BASE_ID_SFP_MIN        (0x04)</span>
<span class="cp">#define MPI_FCPORT10_BASE_ID_SFP_MAX        (0x7F)</span>
<span class="cp">#define MPI_FCPORT10_BASE_ID_VEND_SPEC_MASK (0x80)</span>

<span class="cp">#define MPI_FCPORT10_BASE_EXTID_UNKNOWN     (0x00)</span>
<span class="cp">#define MPI_FCPORT10_BASE_EXTID_MODDEF1     (0x01)</span>
<span class="cp">#define MPI_FCPORT10_BASE_EXTID_MODDEF2     (0x02)</span>
<span class="cp">#define MPI_FCPORT10_BASE_EXTID_MODDEF3     (0x03)</span>
<span class="cp">#define MPI_FCPORT10_BASE_EXTID_SEEPROM     (0x04)</span>
<span class="cp">#define MPI_FCPORT10_BASE_EXTID_MODDEF5     (0x05)</span>
<span class="cp">#define MPI_FCPORT10_BASE_EXTID_MODDEF6     (0x06)</span>
<span class="cp">#define MPI_FCPORT10_BASE_EXTID_MODDEF7     (0x07)</span>
<span class="cp">#define MPI_FCPORT10_BASE_EXTID_VNDSPC_MASK (0x80)</span>

<span class="cp">#define MPI_FCPORT10_BASE_CONN_UNKNOWN      (0x00)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_SC           (0x01)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_COPPER1      (0x02)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_COPPER2      (0x03)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_BNC_TNC      (0x04)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_COAXIAL      (0x05)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_FIBERJACK    (0x06)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_LC           (0x07)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_MT_RJ        (0x08)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_MU           (0x09)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_SG           (0x0A)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_OPT_PIGT     (0x0B)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_RSV1_MIN     (0x0C)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_RSV1_MAX     (0x1F)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_HSSDC_II     (0x20)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_CPR_PIGT     (0x21)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_RSV2_MIN     (0x22)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_RSV2_MAX     (0x7F)</span>
<span class="cp">#define MPI_FCPORT10_BASE_CONN_VNDSPC_MASK  (0x80)</span>

<span class="cp">#define MPI_FCPORT10_BASE_ENCODE_UNSPEC     (0x00)</span>
<span class="cp">#define MPI_FCPORT10_BASE_ENCODE_8B10B      (0x01)</span>
<span class="cp">#define MPI_FCPORT10_BASE_ENCODE_4B5B       (0x02)</span>
<span class="cp">#define MPI_FCPORT10_BASE_ENCODE_NRZ        (0x03)</span>
<span class="cp">#define MPI_FCPORT10_BASE_ENCODE_MANCHESTER (0x04)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA</span>
<span class="p">{</span>
    <span class="n">U8</span>                      <span class="n">Options</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>                 <span class="cm">/* 50h */</span>
    <span class="n">U8</span>                      <span class="n">BitRateMax</span><span class="p">;</span>                 <span class="cm">/* 52h */</span>
    <span class="n">U8</span>                      <span class="n">BitRateMin</span><span class="p">;</span>                 <span class="cm">/* 53h */</span>
    <span class="n">U8</span>                      <span class="n">VendorSN</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>               <span class="cm">/* 54h */</span>
    <span class="n">U8</span>                      <span class="n">DateCode</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>                <span class="cm">/* 64h */</span>
    <span class="n">U8</span>                      <span class="n">DiagMonitoringType</span><span class="p">;</span>         <span class="cm">/* 6Ch */</span>
    <span class="n">U8</span>                      <span class="n">EnhancedOptions</span><span class="p">;</span>            <span class="cm">/* 6Dh */</span>
    <span class="n">U8</span>                      <span class="n">SFF8472Compliance</span><span class="p">;</span>          <span class="cm">/* 6Eh */</span>
    <span class="n">U8</span>                      <span class="n">CC_EXT</span><span class="p">;</span>                     <span class="cm">/* 6Fh */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA</span><span class="p">,</span>
  <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA</span><span class="p">,</span>
  <span class="n">FCPortPage10ExtendedSfpData_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage10ExtendedSfpData_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORT10_EXT_OPTION1_RATESEL    (0x20)</span>
<span class="cp">#define MPI_FCPORT10_EXT_OPTION1_TX_DISABLE (0x10)</span>
<span class="cp">#define MPI_FCPORT10_EXT_OPTION1_TX_FAULT   (0x08)</span>
<span class="cp">#define MPI_FCPORT10_EXT_OPTION1_LOS_INVERT (0x04)</span>
<span class="cp">#define MPI_FCPORT10_EXT_OPTION1_LOS        (0x02)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_PORT_10</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>                          <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                                          <span class="n">Flags</span><span class="p">;</span>              <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                                          <span class="n">Reserved1</span><span class="p">;</span>          <span class="cm">/* 05h */</span>
    <span class="n">U16</span>                                         <span class="n">Reserved2</span><span class="p">;</span>          <span class="cm">/* 06h */</span>
    <span class="n">U32</span>                                         <span class="n">HwConfig1</span><span class="p">;</span>          <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                                         <span class="n">HwConfig2</span><span class="p">;</span>          <span class="cm">/* 0Ch */</span>
    <span class="n">CONFIG_PAGE_FC_PORT_10_BASE_SFP_DATA</span>        <span class="n">Base</span><span class="p">;</span>               <span class="cm">/* 10h */</span>
    <span class="n">CONFIG_PAGE_FC_PORT_10_EXTENDED_SFP_DATA</span>    <span class="n">Extended</span><span class="p">;</span>           <span class="cm">/* 50h */</span>
    <span class="n">U8</span>                                          <span class="n">VendorSpecific</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span> <span class="cm">/* 70h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_PORT_10</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_PORT_10</span><span class="p">,</span>
  <span class="n">FCPortPage10_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCPortPage10_t</span><span class="p">;</span>

<span class="cp">#define MPI_FCPORTPAGE10_PAGEVERSION                    (0x01)</span>

<span class="cm">/* standard MODDEF pin definitions (from GBIC spec.) */</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF_MASK              (0x00000007)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF2                  (0x00000001)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF1                  (0x00000002)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF0                  (0x00000004)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF_NOGBIC            (0x00000007)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF_CPR_IEEE_CX       (0x00000006)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF_COPPER            (0x00000005)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF_OPTICAL_LW        (0x00000004)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF_SEEPROM           (0x00000003)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF_SW_OPTICAL        (0x00000002)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF_LX_IEEE_OPT_LW    (0x00000001)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_MODDEF_SX_IEEE_OPT_SW    (0x00000000)</span>

<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_CC_BASE_OK               (0x00000010)</span>
<span class="cp">#define MPI_FCPORTPAGE10_FLAGS_CC_EXT_OK                (0x00000020)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   FC Device Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_FC_DEVICE_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U64</span>                     <span class="n">WWNN</span><span class="p">;</span>                       <span class="cm">/* 04h */</span>
    <span class="n">U64</span>                     <span class="n">WWPN</span><span class="p">;</span>                       <span class="cm">/* 0Ch */</span>
    <span class="n">U32</span>                     <span class="n">PortIdentifier</span><span class="p">;</span>             <span class="cm">/* 14h */</span>
    <span class="n">U8</span>                      <span class="n">Protocol</span><span class="p">;</span>                   <span class="cm">/* 18h */</span>
    <span class="n">U8</span>                      <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 19h */</span>
    <span class="n">U16</span>                     <span class="n">BBCredit</span><span class="p">;</span>                   <span class="cm">/* 1Ah */</span>
    <span class="n">U16</span>                     <span class="n">MaxRxFrameSize</span><span class="p">;</span>             <span class="cm">/* 1Ch */</span>
    <span class="n">U8</span>                      <span class="n">ADISCHardALPA</span><span class="p">;</span>              <span class="cm">/* 1Eh */</span>
    <span class="n">U8</span>                      <span class="n">PortNumber</span><span class="p">;</span>                 <span class="cm">/* 1Fh */</span>
    <span class="n">U8</span>                      <span class="n">FcPhLowestVersion</span><span class="p">;</span>          <span class="cm">/* 20h */</span>
    <span class="n">U8</span>                      <span class="n">FcPhHighestVersion</span><span class="p">;</span>         <span class="cm">/* 21h */</span>
    <span class="n">U8</span>                      <span class="n">CurrentTargetID</span><span class="p">;</span>            <span class="cm">/* 22h */</span>
    <span class="n">U8</span>                      <span class="n">CurrentBus</span><span class="p">;</span>                 <span class="cm">/* 23h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_FC_DEVICE_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_FC_DEVICE_0</span><span class="p">,</span>
  <span class="n">FCDevicePage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pFCDevicePage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_FC_DEVICE_PAGE0_PAGEVERSION                 (0x03)</span>

<span class="cp">#define MPI_FC_DEVICE_PAGE0_FLAGS_TARGETID_BUS_VALID    (0x01)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_FLAGS_PLOGI_INVALID         (0x02)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_FLAGS_PRLI_INVALID          (0x04)</span>

<span class="cp">#define MPI_FC_DEVICE_PAGE0_PROT_IP                     (0x01)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_PROT_FCP_TARGET             (0x02)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_PROT_FCP_INITIATOR          (0x04)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_PROT_FCP_RETRY              (0x08)</span>

<span class="cp">#define MPI_FC_DEVICE_PAGE0_PGAD_PORT_MASK      (MPI_FC_DEVICE_PGAD_PORT_MASK)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_PGAD_FORM_MASK      (MPI_FC_DEVICE_PGAD_FORM_MASK)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_PGAD_FORM_NEXT_DID  (MPI_FC_DEVICE_PGAD_FORM_NEXT_DID)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_PGAD_FORM_BUS_TID   (MPI_FC_DEVICE_PGAD_FORM_BUS_TID)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_PGAD_DID_MASK       (MPI_FC_DEVICE_PGAD_ND_DID_MASK)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_PGAD_BUS_MASK       (MPI_FC_DEVICE_PGAD_BT_BUS_MASK)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_PGAD_BUS_SHIFT      (MPI_FC_DEVICE_PGAD_BT_BUS_SHIFT)</span>
<span class="cp">#define MPI_FC_DEVICE_PAGE0_PGAD_TID_MASK       (MPI_FC_DEVICE_PGAD_BT_TID_MASK)</span>

<span class="cp">#define MPI_FC_DEVICE_PAGE0_HARD_ALPA_UNKNOWN   (0xFF)</span>

<span class="cm">/****************************************************************************</span>
<span class="cm">*   RAID Volume Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_RAID_VOL0_PHYS_DISK</span>
<span class="p">{</span>
    <span class="n">U16</span>                         <span class="n">Reserved</span><span class="p">;</span>               <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">PhysDiskMap</span><span class="p">;</span>            <span class="cm">/* 02h */</span>
    <span class="n">U8</span>                          <span class="n">PhysDiskNum</span><span class="p">;</span>            <span class="cm">/* 03h */</span>
<span class="p">}</span> <span class="n">RAID_VOL0_PHYS_DISK</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_RAID_VOL0_PHYS_DISK</span><span class="p">,</span>
  <span class="n">RaidVol0PhysDisk_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidVol0PhysDisk_t</span><span class="p">;</span>

<span class="cp">#define MPI_RAIDVOL0_PHYSDISK_PRIMARY                   (0x01)</span>
<span class="cp">#define MPI_RAIDVOL0_PHYSDISK_SECONDARY                 (0x02)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_RAID_VOL0_STATUS</span>
<span class="p">{</span>
    <span class="n">U8</span>                          <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">State</span><span class="p">;</span>                  <span class="cm">/* 01h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved</span><span class="p">;</span>               <span class="cm">/* 02h */</span>
<span class="p">}</span> <span class="n">RAID_VOL0_STATUS</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_RAID_VOL0_STATUS</span><span class="p">,</span>
  <span class="n">RaidVol0Status_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidVol0Status_t</span><span class="p">;</span>

<span class="cm">/* RAID Volume Page 0 VolumeStatus defines */</span>
<span class="cp">#define MPI_RAIDVOL0_STATUS_FLAG_ENABLED                (0x01)</span>
<span class="cp">#define MPI_RAIDVOL0_STATUS_FLAG_QUIESCED               (0x02)</span>
<span class="cp">#define MPI_RAIDVOL0_STATUS_FLAG_RESYNC_IN_PROGRESS     (0x04)</span>
<span class="cp">#define MPI_RAIDVOL0_STATUS_FLAG_VOLUME_INACTIVE        (0x08)</span>
<span class="cp">#define MPI_RAIDVOL0_STATUS_FLAG_BAD_BLOCK_TABLE_FULL   (0x10)</span>

<span class="cp">#define MPI_RAIDVOL0_STATUS_STATE_OPTIMAL               (0x00)</span>
<span class="cp">#define MPI_RAIDVOL0_STATUS_STATE_DEGRADED              (0x01)</span>
<span class="cp">#define MPI_RAIDVOL0_STATUS_STATE_FAILED                (0x02)</span>
<span class="cp">#define MPI_RAIDVOL0_STATUS_STATE_MISSING               (0x03)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_RAID_VOL0_SETTINGS</span>
<span class="p">{</span>
    <span class="n">U16</span>                         <span class="n">Settings</span><span class="p">;</span>       <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">HotSparePool</span><span class="p">;</span>   <span class="cm">/* 01h */</span> <span class="cm">/* MPI_RAID_HOT_SPARE_POOL_ */</span>
    <span class="n">U8</span>                          <span class="n">Reserved</span><span class="p">;</span>       <span class="cm">/* 02h */</span>
<span class="p">}</span> <span class="n">RAID_VOL0_SETTINGS</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_RAID_VOL0_SETTINGS</span><span class="p">,</span>
  <span class="n">RaidVol0Settings</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidVol0Settings</span><span class="p">;</span>

<span class="cm">/* RAID Volume Page 0 VolumeSettings defines */</span>
<span class="cp">#define MPI_RAIDVOL0_SETTING_WRITE_CACHING_ENABLE       (0x0001)</span>
<span class="cp">#define MPI_RAIDVOL0_SETTING_OFFLINE_ON_SMART           (0x0002)</span>
<span class="cp">#define MPI_RAIDVOL0_SETTING_AUTO_CONFIGURE             (0x0004)</span>
<span class="cp">#define MPI_RAIDVOL0_SETTING_PRIORITY_RESYNC            (0x0008)</span>
<span class="cp">#define MPI_RAIDVOL0_SETTING_FAST_DATA_SCRUBBING_0102   (0x0020) </span><span class="cm">/* obsolete */</span><span class="cp"></span>

<span class="cp">#define MPI_RAIDVOL0_SETTING_MASK_METADATA_SIZE         (0x00C0)</span>
<span class="cp">#define MPI_RAIDVOL0_SETTING_64MB_METADATA_SIZE         (0x0000)</span>
<span class="cp">#define MPI_RAIDVOL0_SETTING_512MB_METADATA_SIZE        (0x0040)</span>

<span class="cp">#define MPI_RAIDVOL0_SETTING_USE_PRODUCT_ID_SUFFIX      (0x0010)</span>
<span class="cp">#define MPI_RAIDVOL0_SETTING_USE_DEFAULTS               (0x8000)</span>

<span class="cm">/* RAID Volume Page 0 HotSparePool defines, also used in RAID Physical Disk */</span>
<span class="cp">#define MPI_RAID_HOT_SPARE_POOL_0                       (0x01)</span>
<span class="cp">#define MPI_RAID_HOT_SPARE_POOL_1                       (0x02)</span>
<span class="cp">#define MPI_RAID_HOT_SPARE_POOL_2                       (0x04)</span>
<span class="cp">#define MPI_RAID_HOT_SPARE_POOL_3                       (0x08)</span>
<span class="cp">#define MPI_RAID_HOT_SPARE_POOL_4                       (0x10)</span>
<span class="cp">#define MPI_RAID_HOT_SPARE_POOL_5                       (0x20)</span>
<span class="cp">#define MPI_RAID_HOT_SPARE_POOL_6                       (0x40)</span>
<span class="cp">#define MPI_RAID_HOT_SPARE_POOL_7                       (0x80)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_RAID_VOL_PAGE_0_PHYSDISK_MAX</span>
<span class="cp">#define MPI_RAID_VOL_PAGE_0_PHYSDISK_MAX        (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_RAID_VOL_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>         <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                      <span class="n">VolumeID</span><span class="p">;</span>       <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                      <span class="n">VolumeBus</span><span class="p">;</span>      <span class="cm">/* 05h */</span>
    <span class="n">U8</span>                      <span class="n">VolumeIOC</span><span class="p">;</span>      <span class="cm">/* 06h */</span>
    <span class="n">U8</span>                      <span class="n">VolumeType</span><span class="p">;</span>     <span class="cm">/* 07h */</span> <span class="cm">/* MPI_RAID_VOL_TYPE_ */</span>
    <span class="n">RAID_VOL0_STATUS</span>        <span class="n">VolumeStatus</span><span class="p">;</span>   <span class="cm">/* 08h */</span>
    <span class="n">RAID_VOL0_SETTINGS</span>      <span class="n">VolumeSettings</span><span class="p">;</span> <span class="cm">/* 0Ch */</span>
    <span class="n">U32</span>                     <span class="n">MaxLBA</span><span class="p">;</span>         <span class="cm">/* 10h */</span>
    <span class="n">U32</span>                     <span class="n">MaxLBAHigh</span><span class="p">;</span>     <span class="cm">/* 14h */</span>
    <span class="n">U32</span>                     <span class="n">StripeSize</span><span class="p">;</span>     <span class="cm">/* 18h */</span>
    <span class="n">U32</span>                     <span class="n">Reserved2</span><span class="p">;</span>      <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>                     <span class="n">Reserved3</span><span class="p">;</span>      <span class="cm">/* 20h */</span>
    <span class="n">U8</span>                      <span class="n">NumPhysDisks</span><span class="p">;</span>   <span class="cm">/* 24h */</span>
    <span class="n">U8</span>                      <span class="n">DataScrubRate</span><span class="p">;</span>  <span class="cm">/* 25h */</span>
    <span class="n">U8</span>                      <span class="n">ResyncRate</span><span class="p">;</span>     <span class="cm">/* 26h */</span>
    <span class="n">U8</span>                      <span class="n">InactiveStatus</span><span class="p">;</span> <span class="cm">/* 27h */</span>
    <span class="n">RAID_VOL0_PHYS_DISK</span>     <span class="n">PhysDisk</span><span class="p">[</span><span class="n">MPI_RAID_VOL_PAGE_0_PHYSDISK_MAX</span><span class="p">];</span><span class="cm">/* 28h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_RAID_VOL_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_RAID_VOL_0</span><span class="p">,</span>
  <span class="n">RaidVolumePage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidVolumePage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_RAIDVOLPAGE0_PAGEVERSION                    (0x07)</span>

<span class="cm">/* values for RAID Volume Page 0 InactiveStatus field */</span>
<span class="cp">#define MPI_RAIDVOLPAGE0_UNKNOWN_INACTIVE               (0x00)</span>
<span class="cp">#define MPI_RAIDVOLPAGE0_STALE_METADATA_INACTIVE        (0x01)</span>
<span class="cp">#define MPI_RAIDVOLPAGE0_FOREIGN_VOLUME_INACTIVE        (0x02)</span>
<span class="cp">#define MPI_RAIDVOLPAGE0_INSUFFICIENT_RESOURCE_INACTIVE (0x03)</span>
<span class="cp">#define MPI_RAIDVOLPAGE0_CLONE_VOLUME_INACTIVE          (0x04)</span>
<span class="cp">#define MPI_RAIDVOLPAGE0_INSUFFICIENT_METADATA_INACTIVE (0x05)</span>
<span class="cp">#define MPI_RAIDVOLPAGE0_PREVIOUSLY_DELETED             (0x06)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_RAID_VOL_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>         <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                      <span class="n">VolumeID</span><span class="p">;</span>       <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                      <span class="n">VolumeBus</span><span class="p">;</span>      <span class="cm">/* 05h */</span>
    <span class="n">U8</span>                      <span class="n">VolumeIOC</span><span class="p">;</span>      <span class="cm">/* 06h */</span>
    <span class="n">U8</span>                      <span class="n">Reserved0</span><span class="p">;</span>      <span class="cm">/* 07h */</span>
    <span class="n">U8</span>                      <span class="n">GUID</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>       <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                      <span class="n">Name</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>       <span class="cm">/* 20h */</span>
    <span class="n">U64</span>                     <span class="n">WWID</span><span class="p">;</span>           <span class="cm">/* 40h */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>      <span class="cm">/* 48h */</span>
    <span class="n">U32</span>                     <span class="n">Reserved2</span><span class="p">;</span>      <span class="cm">/* 4Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_RAID_VOL_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_RAID_VOL_1</span><span class="p">,</span>
  <span class="n">RaidVolumePage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidVolumePage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_RAIDVOLPAGE1_PAGEVERSION                    (0x01)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   RAID Physical Disk Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_RAID_PHYS_DISK0_ERROR_DATA</span>
<span class="p">{</span>
    <span class="n">U8</span>                      <span class="n">ErrorCdbByte</span><span class="p">;</span>               <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                      <span class="n">ErrorSenseKey</span><span class="p">;</span>              <span class="cm">/* 01h */</span>
    <span class="n">U16</span>                     <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 02h */</span>
    <span class="n">U16</span>                     <span class="n">ErrorCount</span><span class="p">;</span>                 <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                      <span class="n">ErrorASC</span><span class="p">;</span>                   <span class="cm">/* 06h */</span>
    <span class="n">U8</span>                      <span class="n">ErrorASCQ</span><span class="p">;</span>                  <span class="cm">/* 07h */</span>
    <span class="n">U16</span>                     <span class="n">SmartCount</span><span class="p">;</span>                 <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                      <span class="n">SmartASC</span><span class="p">;</span>                   <span class="cm">/* 0Ah */</span>
    <span class="n">U8</span>                      <span class="n">SmartASCQ</span><span class="p">;</span>                  <span class="cm">/* 0Bh */</span>
<span class="p">}</span> <span class="n">RAID_PHYS_DISK0_ERROR_DATA</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_RAID_PHYS_DISK0_ERROR_DATA</span><span class="p">,</span>
  <span class="n">RaidPhysDisk0ErrorData_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidPhysDisk0ErrorData_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_RAID_PHYS_DISK_INQUIRY_DATA</span>
<span class="p">{</span>
    <span class="n">U8</span>                          <span class="n">VendorID</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>            <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">ProductID</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>          <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                          <span class="n">ProductRevLevel</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>     <span class="cm">/* 18h */</span>
    <span class="n">U8</span>                          <span class="n">Info</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>               <span class="cm">/* 1Ch */</span>
<span class="p">}</span> <span class="n">RAID_PHYS_DISK0_INQUIRY_DATA</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_RAID_PHYS_DISK0_INQUIRY_DATA</span><span class="p">,</span>
  <span class="n">RaidPhysDisk0InquiryData</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidPhysDisk0InquiryData</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_RAID_PHYS_DISK0_SETTINGS</span>
<span class="p">{</span>
    <span class="n">U8</span>              <span class="n">SepID</span><span class="p">;</span>              <span class="cm">/* 00h */</span>
    <span class="n">U8</span>              <span class="n">SepBus</span><span class="p">;</span>             <span class="cm">/* 01h */</span>
    <span class="n">U8</span>              <span class="n">HotSparePool</span><span class="p">;</span>       <span class="cm">/* 02h */</span> <span class="cm">/* MPI_RAID_HOT_SPARE_POOL_ */</span>
    <span class="n">U8</span>              <span class="n">PhysDiskSettings</span><span class="p">;</span>   <span class="cm">/* 03h */</span>
<span class="p">}</span> <span class="n">RAID_PHYS_DISK0_SETTINGS</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_RAID_PHYS_DISK0_SETTINGS</span><span class="p">,</span>
  <span class="n">RaidPhysDiskSettings_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidPhysDiskSettings_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_RAID_PHYS_DISK0_STATUS</span>
<span class="p">{</span>
    <span class="n">U8</span>                              <span class="n">Flags</span><span class="p">;</span>              <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                              <span class="n">State</span><span class="p">;</span>              <span class="cm">/* 01h */</span>
    <span class="n">U16</span>                             <span class="n">Reserved</span><span class="p">;</span>           <span class="cm">/* 02h */</span>
<span class="p">}</span> <span class="n">RAID_PHYS_DISK0_STATUS</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_RAID_PHYS_DISK0_STATUS</span><span class="p">,</span>
  <span class="n">RaidPhysDiskStatus_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidPhysDiskStatus_t</span><span class="p">;</span>

<span class="cm">/* RAID Physical Disk PhysDiskStatus flags */</span>

<span class="cp">#define MPI_PHYSDISK0_STATUS_FLAG_OUT_OF_SYNC           (0x01)</span>
<span class="cp">#define MPI_PHYSDISK0_STATUS_FLAG_QUIESCED              (0x02)</span>
<span class="cp">#define MPI_PHYSDISK0_STATUS_FLAG_INACTIVE_VOLUME       (0x04)</span>
<span class="cp">#define MPI_PHYSDISK0_STATUS_FLAG_OPTIMAL_PREVIOUS      (0x00)</span>
<span class="cp">#define MPI_PHYSDISK0_STATUS_FLAG_NOT_OPTIMAL_PREVIOUS  (0x08)</span>

<span class="cp">#define MPI_PHYSDISK0_STATUS_ONLINE                     (0x00)</span>
<span class="cp">#define MPI_PHYSDISK0_STATUS_MISSING                    (0x01)</span>
<span class="cp">#define MPI_PHYSDISK0_STATUS_NOT_COMPATIBLE             (0x02)</span>
<span class="cp">#define MPI_PHYSDISK0_STATUS_FAILED                     (0x03)</span>
<span class="cp">#define MPI_PHYSDISK0_STATUS_INITIALIZING               (0x04)</span>
<span class="cp">#define MPI_PHYSDISK0_STATUS_OFFLINE_REQUESTED          (0x05)</span>
<span class="cp">#define MPI_PHYSDISK0_STATUS_FAILED_REQUESTED           (0x06)</span>
<span class="cp">#define MPI_PHYSDISK0_STATUS_OTHER_OFFLINE              (0xFF)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_RAID_PHYS_DISK_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>              <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                              <span class="n">PhysDiskID</span><span class="p">;</span>         <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                              <span class="n">PhysDiskBus</span><span class="p">;</span>        <span class="cm">/* 05h */</span>
    <span class="n">U8</span>                              <span class="n">PhysDiskIOC</span><span class="p">;</span>        <span class="cm">/* 06h */</span>
    <span class="n">U8</span>                              <span class="n">PhysDiskNum</span><span class="p">;</span>        <span class="cm">/* 07h */</span>
    <span class="n">RAID_PHYS_DISK0_SETTINGS</span>        <span class="n">PhysDiskSettings</span><span class="p">;</span>   <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                             <span class="n">Reserved1</span><span class="p">;</span>          <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>                              <span class="n">ExtDiskIdentifier</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span> <span class="cm">/* 10h */</span>
    <span class="n">U8</span>                              <span class="n">DiskIdentifier</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span> <span class="cm">/* 18h */</span>
    <span class="n">RAID_PHYS_DISK0_INQUIRY_DATA</span>    <span class="n">InquiryData</span><span class="p">;</span>        <span class="cm">/* 28h */</span>
    <span class="n">RAID_PHYS_DISK0_STATUS</span>          <span class="n">PhysDiskStatus</span><span class="p">;</span>     <span class="cm">/* 64h */</span>
    <span class="n">U32</span>                             <span class="n">MaxLBA</span><span class="p">;</span>             <span class="cm">/* 68h */</span>
    <span class="n">RAID_PHYS_DISK0_ERROR_DATA</span>      <span class="n">ErrorData</span><span class="p">;</span>          <span class="cm">/* 6Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_RAID_PHYS_DISK_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_RAID_PHYS_DISK_0</span><span class="p">,</span>
  <span class="n">RaidPhysDiskPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidPhysDiskPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_RAIDPHYSDISKPAGE0_PAGEVERSION           (0x02)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_RAID_PHYS_DISK1_PATH</span>
<span class="p">{</span>
    <span class="n">U8</span>                              <span class="n">PhysDiskID</span><span class="p">;</span>         <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                              <span class="n">PhysDiskBus</span><span class="p">;</span>        <span class="cm">/* 01h */</span>
    <span class="n">U16</span>                             <span class="n">Reserved1</span><span class="p">;</span>          <span class="cm">/* 02h */</span>
    <span class="n">U64</span>                             <span class="n">WWID</span><span class="p">;</span>               <span class="cm">/* 04h */</span>
    <span class="n">U64</span>                             <span class="n">OwnerWWID</span><span class="p">;</span>          <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>                              <span class="n">OwnerIdentifier</span><span class="p">;</span>    <span class="cm">/* 14h */</span>
    <span class="n">U8</span>                              <span class="n">Reserved2</span><span class="p">;</span>          <span class="cm">/* 15h */</span>
    <span class="n">U16</span>                             <span class="n">Flags</span><span class="p">;</span>              <span class="cm">/* 16h */</span>
<span class="p">}</span> <span class="n">RAID_PHYS_DISK1_PATH</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_RAID_PHYS_DISK1_PATH</span><span class="p">,</span>
  <span class="n">RaidPhysDisk1Path_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidPhysDisk1Path_t</span><span class="p">;</span>

<span class="cm">/* RAID Physical Disk Page 1 Flags field defines */</span>
<span class="cp">#define MPI_RAID_PHYSDISK1_FLAG_BROKEN          (0x0002)</span>
<span class="cp">#define MPI_RAID_PHYSDISK1_FLAG_INVALID         (0x0001)</span>


<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength or NumPhysDiskPaths at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_RAID_PHYS_DISK1_PATH_MAX</span>
<span class="cp">#define MPI_RAID_PHYS_DISK1_PATH_MAX    (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_RAID_PHYS_DISK_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>              <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                              <span class="n">NumPhysDiskPaths</span><span class="p">;</span>   <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                              <span class="n">PhysDiskNum</span><span class="p">;</span>        <span class="cm">/* 05h */</span>
    <span class="n">U16</span>                             <span class="n">Reserved2</span><span class="p">;</span>          <span class="cm">/* 06h */</span>
    <span class="n">U32</span>                             <span class="n">Reserved1</span><span class="p">;</span>          <span class="cm">/* 08h */</span>
    <span class="n">RAID_PHYS_DISK1_PATH</span>            <span class="n">Path</span><span class="p">[</span><span class="n">MPI_RAID_PHYS_DISK1_PATH_MAX</span><span class="p">];</span><span class="cm">/* 0Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_RAID_PHYS_DISK_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_RAID_PHYS_DISK_1</span><span class="p">,</span>
  <span class="n">RaidPhysDiskPage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pRaidPhysDiskPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_RAIDPHYSDISKPAGE1_PAGEVERSION       (0x00)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   LAN Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_LAN_0</span>
<span class="p">{</span>
    <span class="n">ConfigPageHeader_t</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U16</span>                     <span class="n">TxRxModes</span><span class="p">;</span>                  <span class="cm">/* 04h */</span>
    <span class="n">U16</span>                     <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 06h */</span>
    <span class="n">U32</span>                     <span class="n">PacketPrePad</span><span class="p">;</span>               <span class="cm">/* 08h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_LAN_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_LAN_0</span><span class="p">,</span>
  <span class="n">LANPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pLANPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_LAN_PAGE0_PAGEVERSION                       (0x01)</span>

<span class="cp">#define MPI_LAN_PAGE0_RETURN_LOOPBACK                   (0x0000)</span>
<span class="cp">#define MPI_LAN_PAGE0_SUPPRESS_LOOPBACK                 (0x0001)</span>
<span class="cp">#define MPI_LAN_PAGE0_LOOPBACK_MASK                     (0x0001)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_LAN_1</span>
<span class="p">{</span>
    <span class="n">ConfigPageHeader_t</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U16</span>                     <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 04h */</span>
    <span class="n">U8</span>                      <span class="n">CurrentDeviceState</span><span class="p">;</span>         <span class="cm">/* 06h */</span>
    <span class="n">U8</span>                      <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 07h */</span>
    <span class="n">U32</span>                     <span class="n">MinPacketSize</span><span class="p">;</span>              <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                     <span class="n">MaxPacketSize</span><span class="p">;</span>              <span class="cm">/* 0Ch */</span>
    <span class="n">U32</span>                     <span class="n">HardwareAddressLow</span><span class="p">;</span>         <span class="cm">/* 10h */</span>
    <span class="n">U32</span>                     <span class="n">HardwareAddressHigh</span><span class="p">;</span>        <span class="cm">/* 14h */</span>
    <span class="n">U32</span>                     <span class="n">MaxWireSpeedLow</span><span class="p">;</span>            <span class="cm">/* 18h */</span>
    <span class="n">U32</span>                     <span class="n">MaxWireSpeedHigh</span><span class="p">;</span>           <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>                     <span class="n">BucketsRemaining</span><span class="p">;</span>           <span class="cm">/* 20h */</span>
    <span class="n">U32</span>                     <span class="n">MaxReplySize</span><span class="p">;</span>               <span class="cm">/* 24h */</span>
    <span class="n">U32</span>                     <span class="n">NegWireSpeedLow</span><span class="p">;</span>            <span class="cm">/* 28h */</span>
    <span class="n">U32</span>                     <span class="n">NegWireSpeedHigh</span><span class="p">;</span>           <span class="cm">/* 2Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_LAN_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_LAN_1</span><span class="p">,</span>
  <span class="n">LANPage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pLANPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_LAN_PAGE1_PAGEVERSION                       (0x03)</span>

<span class="cp">#define MPI_LAN_PAGE1_DEV_STATE_RESET                   (0x00)</span>
<span class="cp">#define MPI_LAN_PAGE1_DEV_STATE_OPERATIONAL             (0x01)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   Inband Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_INBAND_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_PAGE_HEADER</span>      <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">MPI_VERSION_FORMAT</span>      <span class="n">InbandVersion</span><span class="p">;</span>              <span class="cm">/* 04h */</span>
    <span class="n">U16</span>                     <span class="n">MaximumBuffers</span><span class="p">;</span>             <span class="cm">/* 08h */</span>
    <span class="n">U16</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0Ah */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_INBAND_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_INBAND_0</span><span class="p">,</span>
  <span class="n">InbandPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pInbandPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_INBAND_PAGEVERSION          (0x00)</span>



<span class="cm">/****************************************************************************</span>
<span class="cm">*   SAS IO Unit Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_SAS_IO_UNIT0_PHY_DATA</span>
<span class="p">{</span>
    <span class="n">U8</span>          <span class="n">Port</span><span class="p">;</span>                   <span class="cm">/* 00h */</span>
    <span class="n">U8</span>          <span class="n">PortFlags</span><span class="p">;</span>              <span class="cm">/* 01h */</span>
    <span class="n">U8</span>          <span class="n">PhyFlags</span><span class="p">;</span>               <span class="cm">/* 02h */</span>
    <span class="n">U8</span>          <span class="n">NegotiatedLinkRate</span><span class="p">;</span>     <span class="cm">/* 03h */</span>
    <span class="n">U32</span>         <span class="n">ControllerPhyDeviceInfo</span><span class="p">;</span><span class="cm">/* 04h */</span>
    <span class="n">U16</span>         <span class="n">AttachedDeviceHandle</span><span class="p">;</span>   <span class="cm">/* 08h */</span>
    <span class="n">U16</span>         <span class="n">ControllerDevHandle</span><span class="p">;</span>    <span class="cm">/* 0Ah */</span>
    <span class="n">U32</span>         <span class="n">DiscoveryStatus</span><span class="p">;</span>        <span class="cm">/* 0Ch */</span>
<span class="p">}</span> <span class="n">MPI_SAS_IO_UNIT0_PHY_DATA</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_SAS_IO_UNIT0_PHY_DATA</span><span class="p">,</span>
  <span class="n">SasIOUnit0PhyData</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasIOUnit0PhyData</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_SAS_IOUNIT0_PHY_MAX</span>
<span class="cp">#define MPI_SAS_IOUNIT0_PHY_MAX         (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_IO_UNIT_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span>     <span class="n">Header</span><span class="p">;</span>                             <span class="cm">/* 00h */</span>
    <span class="n">U16</span>                             <span class="n">NvdataVersionDefault</span><span class="p">;</span>               <span class="cm">/* 08h */</span>
    <span class="n">U16</span>                             <span class="n">NvdataVersionPersistent</span><span class="p">;</span>            <span class="cm">/* 0Ah */</span>
    <span class="n">U8</span>                              <span class="n">NumPhys</span><span class="p">;</span>                            <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>                              <span class="n">Reserved2</span><span class="p">;</span>                          <span class="cm">/* 0Dh */</span>
    <span class="n">U16</span>                             <span class="n">Reserved3</span><span class="p">;</span>                          <span class="cm">/* 0Eh */</span>
    <span class="n">MPI_SAS_IO_UNIT0_PHY_DATA</span>       <span class="n">PhyData</span><span class="p">[</span><span class="n">MPI_SAS_IOUNIT0_PHY_MAX</span><span class="p">];</span>   <span class="cm">/* 10h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_IO_UNIT_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_IO_UNIT_0</span><span class="p">,</span>
  <span class="n">SasIOUnitPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasIOUnitPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASIOUNITPAGE0_PAGEVERSION      (0x04)</span>

<span class="cm">/* values for SAS IO Unit Page 0 PortFlags */</span>
<span class="cp">#define MPI_SAS_IOUNIT0_PORT_FLAGS_DISCOVERY_IN_PROGRESS    (0x08)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_PORT_FLAGS_0_TARGET_IOC_NUM         (0x00)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_PORT_FLAGS_1_TARGET_IOC_NUM         (0x04)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_PORT_FLAGS_AUTO_PORT_CONFIG         (0x01)</span>

<span class="cm">/* values for SAS IO Unit Page 0 PhyFlags */</span>
<span class="cp">#define MPI_SAS_IOUNIT0_PHY_FLAGS_PHY_DISABLED              (0x04)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_PHY_FLAGS_TX_INVERT                 (0x02)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_PHY_FLAGS_RX_INVERT                 (0x01)</span>

<span class="cm">/* values for SAS IO Unit Page 0 NegotiatedLinkRate */</span>
<span class="cp">#define MPI_SAS_IOUNIT0_RATE_UNKNOWN                        (0x00)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_RATE_PHY_DISABLED                   (0x01)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_RATE_FAILED_SPEED_NEGOTIATION       (0x02)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_RATE_SATA_OOB_COMPLETE              (0x03)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_RATE_1_5                            (0x08)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_RATE_3_0                            (0x09)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_RATE_6_0                            (0x0A)</span>

<span class="cm">/* see mpi_sas.h for values for SAS IO Unit Page 0 ControllerPhyDeviceInfo values */</span>

<span class="cm">/* values for SAS IO Unit Page 0 DiscoveryStatus */</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_LOOP_DETECTED                    (0x00000001)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_UNADDRESSABLE_DEVICE             (0x00000002)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_MULTIPLE_PORTS                   (0x00000004)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_EXPANDER_ERR                     (0x00000008)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_SMP_TIMEOUT                      (0x00000010)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_OUT_ROUTE_ENTRIES                (0x00000020)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_INDEX_NOT_EXIST                  (0x00000040)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_SMP_FUNCTION_FAILED              (0x00000080)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_SMP_CRC_ERROR                    (0x00000100)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_SUBTRACTIVE_LINK                 (0x00000200)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_TABLE_LINK                       (0x00000400)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_UNSUPPORTED_DEVICE               (0x00000800)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_MAX_SATA_TARGETS                 (0x00001000)</span>
<span class="cp">#define MPI_SAS_IOUNIT0_DS_MULTI_PORT_DOMAIN                (0x00002000)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_SAS_IO_UNIT1_PHY_DATA</span>
<span class="p">{</span>
    <span class="n">U8</span>          <span class="n">Port</span><span class="p">;</span>                       <span class="cm">/* 00h */</span>
    <span class="n">U8</span>          <span class="n">PortFlags</span><span class="p">;</span>                  <span class="cm">/* 01h */</span>
    <span class="n">U8</span>          <span class="n">PhyFlags</span><span class="p">;</span>                   <span class="cm">/* 02h */</span>
    <span class="n">U8</span>          <span class="n">MaxMinLinkRate</span><span class="p">;</span>             <span class="cm">/* 03h */</span>
    <span class="n">U32</span>         <span class="n">ControllerPhyDeviceInfo</span><span class="p">;</span>    <span class="cm">/* 04h */</span>
    <span class="n">U16</span>         <span class="n">MaxTargetPortConnectTime</span><span class="p">;</span>   <span class="cm">/* 08h */</span>
    <span class="n">U16</span>         <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0Ah */</span>
<span class="p">}</span> <span class="n">MPI_SAS_IO_UNIT1_PHY_DATA</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_SAS_IO_UNIT1_PHY_DATA</span><span class="p">,</span>
  <span class="n">SasIOUnit1PhyData</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasIOUnit1PhyData</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_SAS_IOUNIT1_PHY_MAX</span>
<span class="cp">#define MPI_SAS_IOUNIT1_PHY_MAX         (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_IO_UNIT_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                             <span class="cm">/* 00h */</span>
    <span class="n">U16</span>                         <span class="n">ControlFlags</span><span class="p">;</span>                       <span class="cm">/* 08h */</span>
    <span class="n">U16</span>                         <span class="n">MaxNumSATATargets</span><span class="p">;</span>                  <span class="cm">/* 0Ah */</span>
    <span class="n">U16</span>                         <span class="n">AdditionalControlFlags</span><span class="p">;</span>             <span class="cm">/* 0Ch */</span>
    <span class="n">U16</span>                         <span class="n">Reserved1</span><span class="p">;</span>                          <span class="cm">/* 0Eh */</span>
    <span class="n">U8</span>                          <span class="n">NumPhys</span><span class="p">;</span>                            <span class="cm">/* 10h */</span>
    <span class="n">U8</span>                          <span class="n">SATAMaxQDepth</span><span class="p">;</span>                      <span class="cm">/* 11h */</span>
    <span class="n">U8</span>                          <span class="n">ReportDeviceMissingDelay</span><span class="p">;</span>           <span class="cm">/* 12h */</span>
    <span class="n">U8</span>                          <span class="n">IODeviceMissingDelay</span><span class="p">;</span>               <span class="cm">/* 13h */</span>
    <span class="n">MPI_SAS_IO_UNIT1_PHY_DATA</span>   <span class="n">PhyData</span><span class="p">[</span><span class="n">MPI_SAS_IOUNIT1_PHY_MAX</span><span class="p">];</span>   <span class="cm">/* 14h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_IO_UNIT_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_IO_UNIT_1</span><span class="p">,</span>
  <span class="n">SasIOUnitPage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasIOUnitPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASIOUNITPAGE1_PAGEVERSION      (0x07)</span>

<span class="cm">/* values for SAS IO Unit Page 1 ControlFlags */</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_DEVICE_SELF_TEST            (0x8000)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_SATA_3_0_MAX                (0x4000)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_SATA_1_5_MAX                (0x2000)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_SATA_SW_PRESERVE            (0x1000)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_DISABLE_SAS_HASH            (0x0800)</span>

<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_MASK_DEV_SUPPORT            (0x0600)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_SHIFT_DEV_SUPPORT           (9)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_DEV_SUPPORT_BOTH            (0x00)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_DEV_SAS_SUPPORT             (0x01)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_DEV_SATA_SUPPORT            (0x02)</span>

<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_POSTPONE_SATA_INIT          (0x0100)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_SATA_48BIT_LBA_REQUIRED     (0x0080)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_SATA_SMART_REQUIRED         (0x0040)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_SATA_NCQ_REQUIRED           (0x0020)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_SATA_FUA_REQUIRED           (0x0010)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_PHY_ENABLE_ORDER_HIGH       (0x0008)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_SUBTRACTIVE_ILLEGAL         (0x0004)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_FIRST_LVL_DISC_ONLY         (0x0002)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_CONTROL_CLEAR_AFFILIATION           (0x0001)</span>

<span class="cm">/* values for SAS IO Unit Page 1 AdditionalControlFlags */</span>
<span class="cp">#define MPI_SAS_IOUNIT1_ACONTROL_MULTI_PORT_DOMAIN_ILLEGAL          (0x0080)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_ACONTROL_SATA_ASYNCHROUNOUS_NOTIFICATION    (0x0040)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_ACONTROL_HIDE_NONZERO_ATTACHED_PHY_IDENT    (0x0020)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_ACONTROL_PORT_ENABLE_ONLY_SATA_LINK_RESET   (0x0010)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_ACONTROL_OTHER_AFFILIATION_SATA_LINK_RESET  (0x0008)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_ACONTROL_SELF_AFFILIATION_SATA_LINK_RESET   (0x0004)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_ACONTROL_NO_AFFILIATION_SATA_LINK_RESET     (0x0002)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_ACONTROL_ALLOW_TABLE_TO_TABLE               (0x0001)</span>

<span class="cm">/* defines for SAS IO Unit Page 1 ReportDeviceMissingDelay */</span>
<span class="cp">#define MPI_SAS_IOUNIT1_REPORT_MISSING_TIMEOUT_MASK         (0x7F)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_REPORT_MISSING_UNIT_16              (0x80)</span>

<span class="cm">/* values for SAS IO Unit Page 1 PortFlags */</span>
<span class="cp">#define MPI_SAS_IOUNIT1_PORT_FLAGS_0_TARGET_IOC_NUM         (0x00)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_PORT_FLAGS_1_TARGET_IOC_NUM         (0x04)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_PORT_FLAGS_AUTO_PORT_CONFIG         (0x01)</span>

<span class="cm">/* values for SAS IO Unit Page 0 PhyFlags */</span>
<span class="cp">#define MPI_SAS_IOUNIT1_PHY_FLAGS_PHY_DISABLE               (0x04)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_PHY_FLAGS_TX_INVERT                 (0x02)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_PHY_FLAGS_RX_INVERT                 (0x01)</span>

<span class="cm">/* values for SAS IO Unit Page 0 MaxMinLinkRate */</span>
<span class="cp">#define MPI_SAS_IOUNIT1_MAX_RATE_MASK                       (0xF0)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_MAX_RATE_1_5                        (0x80)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_MAX_RATE_3_0                        (0x90)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_MIN_RATE_MASK                       (0x0F)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_MIN_RATE_1_5                        (0x08)</span>
<span class="cp">#define MPI_SAS_IOUNIT1_MIN_RATE_3_0                        (0x09)</span>

<span class="cm">/* see mpi_sas.h for values for SAS IO Unit Page 1 ControllerPhyDeviceInfo values */</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_IO_UNIT_2</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                                  <span class="n">NumDevsPerEnclosure</span><span class="p">;</span>    <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 09h */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0Ah */</span>
    <span class="n">U16</span>                                 <span class="n">MaxPersistentIDs</span><span class="p">;</span>       <span class="cm">/* 0Ch */</span>
    <span class="n">U16</span>                                 <span class="n">NumPersistentIDsUsed</span><span class="p">;</span>   <span class="cm">/* 0Eh */</span>
    <span class="n">U8</span>                                  <span class="n">Status</span><span class="p">;</span>                 <span class="cm">/* 10h */</span>
    <span class="n">U8</span>                                  <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 11h */</span>
    <span class="n">U16</span>                                 <span class="n">MaxNumPhysicalMappedIDs</span><span class="p">;</span><span class="cm">/* 12h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_IO_UNIT_2</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_IO_UNIT_2</span><span class="p">,</span>
  <span class="n">SasIOUnitPage2_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasIOUnitPage2_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASIOUNITPAGE2_PAGEVERSION      (0x06)</span>

<span class="cm">/* values for SAS IO Unit Page 2 Status field */</span>
<span class="cp">#define MPI_SAS_IOUNIT2_STATUS_DEVICE_LIMIT_EXCEEDED        (0x08)</span>
<span class="cp">#define MPI_SAS_IOUNIT2_STATUS_ENCLOSURE_DEVICES_UNMAPPED   (0x04)</span>
<span class="cp">#define MPI_SAS_IOUNIT2_STATUS_DISABLED_PERSISTENT_MAPPINGS (0x02)</span>
<span class="cp">#define MPI_SAS_IOUNIT2_STATUS_FULL_PERSISTENT_MAPPINGS     (0x01)</span>

<span class="cm">/* values for SAS IO Unit Page 2 Flags field */</span>
<span class="cp">#define MPI_SAS_IOUNIT2_FLAGS_DISABLE_PERSISTENT_MAPPINGS   (0x01)</span>
<span class="cm">/* Physical Mapping Modes */</span>
<span class="cp">#define MPI_SAS_IOUNIT2_FLAGS_MASK_PHYS_MAP_MODE            (0x0E)</span>
<span class="cp">#define MPI_SAS_IOUNIT2_FLAGS_SHIFT_PHYS_MAP_MODE           (1)</span>
<span class="cp">#define MPI_SAS_IOUNIT2_FLAGS_NO_PHYS_MAP                   (0x00)</span>
<span class="cp">#define MPI_SAS_IOUNIT2_FLAGS_DIRECT_ATTACH_PHYS_MAP        (0x01)</span>
<span class="cp">#define MPI_SAS_IOUNIT2_FLAGS_ENCLOSURE_SLOT_PHYS_MAP       (0x02)</span>
<span class="cp">#define MPI_SAS_IOUNIT2_FLAGS_HOST_ASSIGNED_PHYS_MAP        (0x07)</span>

<span class="cp">#define MPI_SAS_IOUNIT2_FLAGS_RESERVE_ID_0_FOR_BOOT         (0x10)</span>
<span class="cp">#define MPI_SAS_IOUNIT2_FLAGS_DA_STARTING_SLOT              (0x20)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_IO_UNIT_3</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                         <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved1</span><span class="p">;</span>                      <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                         <span class="n">MaxInvalidDwordCount</span><span class="p">;</span>           <span class="cm">/* 0Ch */</span>
    <span class="n">U32</span>                         <span class="n">InvalidDwordCountTime</span><span class="p">;</span>          <span class="cm">/* 10h */</span>
    <span class="n">U32</span>                         <span class="n">MaxRunningDisparityErrorCount</span><span class="p">;</span>  <span class="cm">/* 14h */</span>
    <span class="n">U32</span>                         <span class="n">RunningDisparityErrorTime</span><span class="p">;</span>      <span class="cm">/* 18h */</span>
    <span class="n">U32</span>                         <span class="n">MaxLossDwordSynchCount</span><span class="p">;</span>         <span class="cm">/* 1Ch */</span>
    <span class="n">U32</span>                         <span class="n">LossDwordSynchCountTime</span><span class="p">;</span>        <span class="cm">/* 20h */</span>
    <span class="n">U32</span>                         <span class="n">MaxPhyResetProblemCount</span><span class="p">;</span>        <span class="cm">/* 24h */</span>
    <span class="n">U32</span>                         <span class="n">PhyResetProblemTime</span><span class="p">;</span>            <span class="cm">/* 28h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_IO_UNIT_3</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_IO_UNIT_3</span><span class="p">,</span>
  <span class="n">SasIOUnitPage3_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasIOUnitPage3_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASIOUNITPAGE3_PAGEVERSION      (0x00)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   SAS Expander Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_EXPANDER_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                                  <span class="n">PhysicalPort</span><span class="p">;</span>           <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 09h */</span>
    <span class="n">U16</span>                                 <span class="n">EnclosureHandle</span><span class="p">;</span>        <span class="cm">/* 0Ah */</span>
    <span class="n">U64</span>                                 <span class="n">SASAddress</span><span class="p">;</span>             <span class="cm">/* 0Ch */</span>
    <span class="n">U32</span>                                 <span class="n">DiscoveryStatus</span><span class="p">;</span>        <span class="cm">/* 14h */</span>
    <span class="n">U16</span>                                 <span class="n">DevHandle</span><span class="p">;</span>              <span class="cm">/* 18h */</span>
    <span class="n">U16</span>                                 <span class="n">ParentDevHandle</span><span class="p">;</span>        <span class="cm">/* 1Ah */</span>
    <span class="n">U16</span>                                 <span class="n">ExpanderChangeCount</span><span class="p">;</span>    <span class="cm">/* 1Ch */</span>
    <span class="n">U16</span>                                 <span class="n">ExpanderRouteIndexes</span><span class="p">;</span>   <span class="cm">/* 1Eh */</span>
    <span class="n">U8</span>                                  <span class="n">NumPhys</span><span class="p">;</span>                <span class="cm">/* 20h */</span>
    <span class="n">U8</span>                                  <span class="n">SASLevel</span><span class="p">;</span>               <span class="cm">/* 21h */</span>
    <span class="n">U8</span>                                  <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 22h */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 23h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_EXPANDER_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_EXPANDER_0</span><span class="p">,</span>
  <span class="n">SasExpanderPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasExpanderPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASEXPANDER0_PAGEVERSION        (0x03)</span>

<span class="cm">/* values for SAS Expander Page 0 DiscoveryStatus field */</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_LOOP_DETECTED              (0x00000001)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_UNADDRESSABLE_DEVICE       (0x00000002)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_MULTIPLE_PORTS             (0x00000004)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_EXPANDER_ERR               (0x00000008)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_SMP_TIMEOUT                (0x00000010)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_OUT_ROUTE_ENTRIES          (0x00000020)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_INDEX_NOT_EXIST            (0x00000040)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_SMP_FUNCTION_FAILED        (0x00000080)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_SMP_CRC_ERROR              (0x00000100)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_SUBTRACTIVE_LINK           (0x00000200)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_TABLE_LINK                 (0x00000400)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_DS_UNSUPPORTED_DEVICE         (0x00000800)</span>

<span class="cm">/* values for SAS Expander Page 0 Flags field */</span>
<span class="cp">#define MPI_SAS_EXPANDER0_FLAGS_CONNECTOR_END_DEVICE    (0x04)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_FLAGS_ROUTE_TABLE_CONFIG      (0x02)</span>
<span class="cp">#define MPI_SAS_EXPANDER0_FLAGS_CONFIG_IN_PROGRESS      (0x01)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_EXPANDER_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 00h */</span>
    <span class="n">U8</span>                          <span class="n">PhysicalPort</span><span class="p">;</span>           <span class="cm">/* 08h */</span>
    <span class="n">U8</span>                          <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 09h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0Ah */</span>
    <span class="n">U8</span>                          <span class="n">NumPhys</span><span class="p">;</span>                <span class="cm">/* 0Ch */</span>
    <span class="n">U8</span>                          <span class="n">Phy</span><span class="p">;</span>                    <span class="cm">/* 0Dh */</span>
    <span class="n">U16</span>                         <span class="n">NumTableEntriesProgrammed</span><span class="p">;</span> <span class="cm">/* 0Eh */</span>
    <span class="n">U8</span>                          <span class="n">ProgrammedLinkRate</span><span class="p">;</span>     <span class="cm">/* 10h */</span>
    <span class="n">U8</span>                          <span class="n">HwLinkRate</span><span class="p">;</span>             <span class="cm">/* 11h */</span>
    <span class="n">U16</span>                         <span class="n">AttachedDevHandle</span><span class="p">;</span>      <span class="cm">/* 12h */</span>
    <span class="n">U32</span>                         <span class="n">PhyInfo</span><span class="p">;</span>                <span class="cm">/* 14h */</span>
    <span class="n">U32</span>                         <span class="n">AttachedDeviceInfo</span><span class="p">;</span>     <span class="cm">/* 18h */</span>
    <span class="n">U16</span>                         <span class="n">OwnerDevHandle</span><span class="p">;</span>         <span class="cm">/* 1Ch */</span>
    <span class="n">U8</span>                          <span class="n">ChangeCount</span><span class="p">;</span>            <span class="cm">/* 1Eh */</span>
    <span class="n">U8</span>                          <span class="n">NegotiatedLinkRate</span><span class="p">;</span>     <span class="cm">/* 1Fh */</span>
    <span class="n">U8</span>                          <span class="n">PhyIdentifier</span><span class="p">;</span>          <span class="cm">/* 20h */</span>
    <span class="n">U8</span>                          <span class="n">AttachedPhyIdentifier</span><span class="p">;</span>  <span class="cm">/* 21h */</span>
    <span class="n">U8</span>                          <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 22h */</span>
    <span class="n">U8</span>                          <span class="n">DiscoveryInfo</span><span class="p">;</span>          <span class="cm">/* 23h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved4</span><span class="p">;</span>              <span class="cm">/* 24h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_EXPANDER_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_EXPANDER_1</span><span class="p">,</span>
  <span class="n">SasExpanderPage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasExpanderPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASEXPANDER1_PAGEVERSION        (0x01)</span>

<span class="cm">/* use MPI_SAS_PHY0_PRATE_ defines for ProgrammedLinkRate */</span>

<span class="cm">/* use MPI_SAS_PHY0_HWRATE_ defines for HwLinkRate */</span>

<span class="cm">/* use MPI_SAS_PHY0_PHYINFO_ defines for PhyInfo */</span>

<span class="cm">/* see mpi_sas.h for values for SAS Expander Page 1 AttachedDeviceInfo values */</span>

<span class="cm">/* values for SAS Expander Page 1 DiscoveryInfo field */</span>
<span class="cp">#define MPI_SAS_EXPANDER1_DISCINFO_BAD_PHY_DISABLED     (0x04)</span>
<span class="cp">#define MPI_SAS_EXPANDER1_DISCINFO_LINK_STATUS_CHANGE   (0x02)</span>
<span class="cp">#define MPI_SAS_EXPANDER1_DISCINFO_NO_ROUTING_ENTRIES   (0x01)</span>

<span class="cm">/* values for SAS Expander Page 1 NegotiatedLinkRate field */</span>
<span class="cp">#define MPI_SAS_EXPANDER1_NEG_RATE_UNKNOWN              (0x00)</span>
<span class="cp">#define MPI_SAS_EXPANDER1_NEG_RATE_PHY_DISABLED         (0x01)</span>
<span class="cp">#define MPI_SAS_EXPANDER1_NEG_RATE_FAILED_NEGOTIATION   (0x02)</span>
<span class="cp">#define MPI_SAS_EXPANDER1_NEG_RATE_SATA_OOB_COMPLETE    (0x03)</span>
<span class="cp">#define MPI_SAS_EXPANDER1_NEG_RATE_1_5                  (0x08)</span>
<span class="cp">#define MPI_SAS_EXPANDER1_NEG_RATE_3_0                  (0x09)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   SAS Device Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_DEVICE_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 00h */</span>
    <span class="n">U16</span>                                 <span class="n">Slot</span><span class="p">;</span>                   <span class="cm">/* 08h */</span>
    <span class="n">U16</span>                                 <span class="n">EnclosureHandle</span><span class="p">;</span>        <span class="cm">/* 0Ah */</span>
    <span class="n">U64</span>                                 <span class="n">SASAddress</span><span class="p">;</span>             <span class="cm">/* 0Ch */</span>
    <span class="n">U16</span>                                 <span class="n">ParentDevHandle</span><span class="p">;</span>        <span class="cm">/* 14h */</span>
    <span class="n">U8</span>                                  <span class="n">PhyNum</span><span class="p">;</span>                 <span class="cm">/* 16h */</span>
    <span class="n">U8</span>                                  <span class="n">AccessStatus</span><span class="p">;</span>           <span class="cm">/* 17h */</span>
    <span class="n">U16</span>                                 <span class="n">DevHandle</span><span class="p">;</span>              <span class="cm">/* 18h */</span>
    <span class="n">U8</span>                                  <span class="n">TargetID</span><span class="p">;</span>               <span class="cm">/* 1Ah */</span>
    <span class="n">U8</span>                                  <span class="n">Bus</span><span class="p">;</span>                    <span class="cm">/* 1Bh */</span>
    <span class="n">U32</span>                                 <span class="n">DeviceInfo</span><span class="p">;</span>             <span class="cm">/* 1Ch */</span>
    <span class="n">U16</span>                                 <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 20h */</span>
    <span class="n">U8</span>                                  <span class="n">PhysicalPort</span><span class="p">;</span>           <span class="cm">/* 22h */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 23h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_DEVICE_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_DEVICE_0</span><span class="p">,</span>
  <span class="n">SasDevicePage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasDevicePage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASDEVICE0_PAGEVERSION          (0x05)</span>

<span class="cm">/* values for SAS Device Page 0 AccessStatus field */</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_NO_ERRORS                   (0x00)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SATA_INIT_FAILED            (0x01)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SATA_CAPABILITY_FAILED      (0x02)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SATA_AFFILIATION_CONFLICT   (0x03)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SATA_NEEDS_INITIALIZATION   (0x04)</span>
<span class="cm">/* specific values for SATA Init failures */</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SIF_UNKNOWN                 (0x10)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SIF_AFFILIATION_CONFLICT    (0x11)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SIF_DIAG                    (0x12)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SIF_IDENTIFICATION          (0x13)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SIF_CHECK_POWER             (0x14)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SIF_PIO_SN                  (0x15)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SIF_MDMA_SN                 (0x16)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SIF_UDMA_SN                 (0x17)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SIF_ZONING_VIOLATION        (0x18)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SIF_NOT_ADDRESSABLE         (0x19)</span>
<span class="cp">#define MPI_SAS_DEVICE0_ASTATUS_SIF_MAX                     (0x1F)</span>

<span class="cm">/* values for SAS Device Page 0 Flags field */</span>
<span class="cp">#define MPI_SAS_DEVICE0_FLAGS_SATA_ASYNCHRONOUS_NOTIFY      (0x0400)</span>
<span class="cp">#define MPI_SAS_DEVICE0_FLAGS_SATA_SW_PRESERVE              (0x0200)</span>
<span class="cp">#define MPI_SAS_DEVICE0_FLAGS_UNSUPPORTED_DEVICE            (0x0100)</span>
<span class="cp">#define MPI_SAS_DEVICE0_FLAGS_SATA_48BIT_LBA_SUPPORTED      (0x0080)</span>
<span class="cp">#define MPI_SAS_DEVICE0_FLAGS_SATA_SMART_SUPPORTED          (0x0040)</span>
<span class="cp">#define MPI_SAS_DEVICE0_FLAGS_SATA_NCQ_SUPPORTED            (0x0020)</span>
<span class="cp">#define MPI_SAS_DEVICE0_FLAGS_SATA_FUA_SUPPORTED            (0x0010)</span>
<span class="cp">#define MPI_SAS_DEVICE0_FLAGS_PORT_SELECTOR_ATTACH          (0x0008)</span>
<span class="cp">#define MPI_SAS_DEVICE0_FLAGS_MAPPING_PERSISTENT            (0x0004)</span>
<span class="cp">#define MPI_SAS_DEVICE0_FLAGS_DEVICE_MAPPED                 (0x0002)</span>
<span class="cp">#define MPI_SAS_DEVICE0_FLAGS_DEVICE_PRESENT                (0x0001)</span>

<span class="cm">/* see mpi_sas.h for values for SAS Device Page 0 DeviceInfo values */</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_DEVICE_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 08h */</span>
    <span class="n">U64</span>                                 <span class="n">SASAddress</span><span class="p">;</span>             <span class="cm">/* 0Ch */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 14h */</span>
    <span class="n">U16</span>                                 <span class="n">DevHandle</span><span class="p">;</span>              <span class="cm">/* 18h */</span>
    <span class="n">U8</span>                                  <span class="n">TargetID</span><span class="p">;</span>               <span class="cm">/* 1Ah */</span>
    <span class="n">U8</span>                                  <span class="n">Bus</span><span class="p">;</span>                    <span class="cm">/* 1Bh */</span>
    <span class="n">U8</span>                                  <span class="n">InitialRegDeviceFIS</span><span class="p">[</span><span class="mi">20</span><span class="p">];</span><span class="cm">/* 1Ch */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_DEVICE_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_DEVICE_1</span><span class="p">,</span>
  <span class="n">SasDevicePage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasDevicePage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASDEVICE1_PAGEVERSION          (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_DEVICE_2</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 00h */</span>
    <span class="n">U64</span>                                 <span class="n">PhysicalIdentifier</span><span class="p">;</span>     <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                                 <span class="n">EnclosureMapping</span><span class="p">;</span>       <span class="cm">/* 10h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_DEVICE_2</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_DEVICE_2</span><span class="p">,</span>
  <span class="n">SasDevicePage2_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasDevicePage2_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASDEVICE2_PAGEVERSION          (0x01)</span>

<span class="cm">/* defines for SAS Device Page 2 EnclosureMapping field */</span>
<span class="cp">#define MPI_SASDEVICE2_ENC_MAP_MASK_MISSING_COUNT       (0x0000000F)</span>
<span class="cp">#define MPI_SASDEVICE2_ENC_MAP_SHIFT_MISSING_COUNT      (0)</span>
<span class="cp">#define MPI_SASDEVICE2_ENC_MAP_MASK_NUM_SLOTS           (0x000007F0)</span>
<span class="cp">#define MPI_SASDEVICE2_ENC_MAP_SHIFT_NUM_SLOTS          (4)</span>
<span class="cp">#define MPI_SASDEVICE2_ENC_MAP_MASK_START_INDEX         (0x001FF800)</span>
<span class="cp">#define MPI_SASDEVICE2_ENC_MAP_SHIFT_START_INDEX        (11)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   SAS PHY Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_PHY_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 00h */</span>
    <span class="n">U16</span>                                 <span class="n">OwnerDevHandle</span><span class="p">;</span>         <span class="cm">/* 08h */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 0Ah */</span>
    <span class="n">U64</span>                                 <span class="n">SASAddress</span><span class="p">;</span>             <span class="cm">/* 0Ch */</span>
    <span class="n">U16</span>                                 <span class="n">AttachedDevHandle</span><span class="p">;</span>      <span class="cm">/* 14h */</span>
    <span class="n">U8</span>                                  <span class="n">AttachedPhyIdentifier</span><span class="p">;</span>  <span class="cm">/* 16h */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 17h */</span>
    <span class="n">U32</span>                                 <span class="n">AttachedDeviceInfo</span><span class="p">;</span>     <span class="cm">/* 18h */</span>
    <span class="n">U8</span>                                  <span class="n">ProgrammedLinkRate</span><span class="p">;</span>     <span class="cm">/* 1Ch */</span>
    <span class="n">U8</span>                                  <span class="n">HwLinkRate</span><span class="p">;</span>             <span class="cm">/* 1Dh */</span>
    <span class="n">U8</span>                                  <span class="n">ChangeCount</span><span class="p">;</span>            <span class="cm">/* 1Eh */</span>
    <span class="n">U8</span>                                  <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 1Fh */</span>
    <span class="n">U32</span>                                 <span class="n">PhyInfo</span><span class="p">;</span>                <span class="cm">/* 20h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_PHY_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_PHY_0</span><span class="p">,</span>
  <span class="n">SasPhyPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasPhyPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASPHY0_PAGEVERSION             (0x01)</span>

<span class="cm">/* values for SAS PHY Page 0 ProgrammedLinkRate field */</span>
<span class="cp">#define MPI_SAS_PHY0_PRATE_MAX_RATE_MASK                        (0xF0)</span>
<span class="cp">#define MPI_SAS_PHY0_PRATE_MAX_RATE_NOT_PROGRAMMABLE            (0x00)</span>
<span class="cp">#define MPI_SAS_PHY0_PRATE_MAX_RATE_1_5                         (0x80)</span>
<span class="cp">#define MPI_SAS_PHY0_PRATE_MAX_RATE_3_0                         (0x90)</span>
<span class="cp">#define MPI_SAS_PHY0_PRATE_MIN_RATE_MASK                        (0x0F)</span>
<span class="cp">#define MPI_SAS_PHY0_PRATE_MIN_RATE_NOT_PROGRAMMABLE            (0x00)</span>
<span class="cp">#define MPI_SAS_PHY0_PRATE_MIN_RATE_1_5                         (0x08)</span>
<span class="cp">#define MPI_SAS_PHY0_PRATE_MIN_RATE_3_0                         (0x09)</span>

<span class="cm">/* values for SAS PHY Page 0 HwLinkRate field */</span>
<span class="cp">#define MPI_SAS_PHY0_HWRATE_MAX_RATE_MASK                       (0xF0)</span>
<span class="cp">#define MPI_SAS_PHY0_HWRATE_MAX_RATE_1_5                        (0x80)</span>
<span class="cp">#define MPI_SAS_PHY0_HWRATE_MAX_RATE_3_0                        (0x90)</span>
<span class="cp">#define MPI_SAS_PHY0_HWRATE_MIN_RATE_MASK                       (0x0F)</span>
<span class="cp">#define MPI_SAS_PHY0_HWRATE_MIN_RATE_1_5                        (0x08)</span>
<span class="cp">#define MPI_SAS_PHY0_HWRATE_MIN_RATE_3_0                        (0x09)</span>

<span class="cm">/* values for SAS PHY Page 0 Flags field */</span>
<span class="cp">#define MPI_SAS_PHY0_FLAGS_SGPIO_DIRECT_ATTACH_ENC              (0x01)</span>

<span class="cm">/* values for SAS PHY Page 0 PhyInfo field */</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_SATA_PORT_ACTIVE                   (0x00004000)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_SATA_PORT_SELECTOR                 (0x00002000)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_VIRTUAL_PHY                        (0x00001000)</span>

<span class="cp">#define MPI_SAS_PHY0_PHYINFO_MASK_PARTIAL_PATHWAY_TIME          (0x00000F00)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_SHIFT_PARTIAL_PATHWAY_TIME         (8)</span>

<span class="cp">#define MPI_SAS_PHY0_PHYINFO_MASK_ROUTING_ATTRIBUTE             (0x000000F0)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_DIRECT_ROUTING                     (0x00000000)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_SUBTRACTIVE_ROUTING                (0x00000010)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_TABLE_ROUTING                      (0x00000020)</span>

<span class="cp">#define MPI_SAS_PHY0_PHYINFO_MASK_LINK_RATE                     (0x0000000F)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_UNKNOWN_LINK_RATE                  (0x00000000)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_PHY_DISABLED                       (0x00000001)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_NEGOTIATION_FAILED                 (0x00000002)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_SATA_OOB_COMPLETE                  (0x00000003)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_RATE_1_5                           (0x00000008)</span>
<span class="cp">#define MPI_SAS_PHY0_PHYINFO_RATE_3_0                           (0x00000009)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_PHY_1</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                         <span class="n">InvalidDwordCount</span><span class="p">;</span>          <span class="cm">/* 0Ch */</span>
    <span class="n">U32</span>                         <span class="n">RunningDisparityErrorCount</span><span class="p">;</span> <span class="cm">/* 10h */</span>
    <span class="n">U32</span>                         <span class="n">LossDwordSynchCount</span><span class="p">;</span>        <span class="cm">/* 14h */</span>
    <span class="n">U32</span>                         <span class="n">PhyResetProblemCount</span><span class="p">;</span>       <span class="cm">/* 18h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_PHY_1</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_PHY_1</span><span class="p">,</span>
  <span class="n">SasPhyPage1_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasPhyPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASPHY1_PAGEVERSION             (0x00)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   SAS Enclosure Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_SAS_ENCLOSURE_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 08h */</span>
    <span class="n">U64</span>                                 <span class="n">EnclosureLogicalID</span><span class="p">;</span>     <span class="cm">/* 0Ch */</span>
    <span class="n">U16</span>                                 <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 14h */</span>
    <span class="n">U16</span>                                 <span class="n">EnclosureHandle</span><span class="p">;</span>        <span class="cm">/* 16h */</span>
    <span class="n">U16</span>                                 <span class="n">NumSlots</span><span class="p">;</span>               <span class="cm">/* 18h */</span>
    <span class="n">U16</span>                                 <span class="n">StartSlot</span><span class="p">;</span>              <span class="cm">/* 1Ah */</span>
    <span class="n">U8</span>                                  <span class="n">StartTargetID</span><span class="p">;</span>          <span class="cm">/* 1Ch */</span>
    <span class="n">U8</span>                                  <span class="n">StartBus</span><span class="p">;</span>               <span class="cm">/* 1Dh */</span>
    <span class="n">U8</span>                                  <span class="n">SEPTargetID</span><span class="p">;</span>            <span class="cm">/* 1Eh */</span>
    <span class="n">U8</span>                                  <span class="n">SEPBus</span><span class="p">;</span>                 <span class="cm">/* 1Fh */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 20h */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 24h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_SAS_ENCLOSURE_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_SAS_ENCLOSURE_0</span><span class="p">,</span>
  <span class="n">SasEnclosurePage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pSasEnclosurePage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_SASENCLOSURE0_PAGEVERSION       (0x01)</span>

<span class="cm">/* values for SAS Enclosure Page 0 Flags field */</span>
<span class="cp">#define MPI_SAS_ENCLS0_FLAGS_SEP_BUS_ID_VALID       (0x0020)</span>
<span class="cp">#define MPI_SAS_ENCLS0_FLAGS_START_BUS_ID_VALID     (0x0010)</span>

<span class="cp">#define MPI_SAS_ENCLS0_FLAGS_MNG_MASK               (0x000F)</span>
<span class="cp">#define MPI_SAS_ENCLS0_FLAGS_MNG_UNKNOWN            (0x0000)</span>
<span class="cp">#define MPI_SAS_ENCLS0_FLAGS_MNG_IOC_SES            (0x0001)</span>
<span class="cp">#define MPI_SAS_ENCLS0_FLAGS_MNG_IOC_SGPIO          (0x0002)</span>
<span class="cp">#define MPI_SAS_ENCLS0_FLAGS_MNG_EXP_SGPIO          (0x0003)</span>
<span class="cp">#define MPI_SAS_ENCLS0_FLAGS_MNG_SES_ENCLOSURE      (0x0004)</span>
<span class="cp">#define MPI_SAS_ENCLS0_FLAGS_MNG_IOC_GPIO           (0x0005)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   Log Config Pages</span>
<span class="cm">****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check NumLogEntries at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI_LOG_0_NUM_LOG_ENTRIES</span>
<span class="cp">#define MPI_LOG_0_NUM_LOG_ENTRIES        (1)</span>
<span class="cp">#endif</span>

<span class="cp">#define MPI_LOG_0_LOG_DATA_LENGTH        (0x1C)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI_LOG_0_ENTRY</span>
<span class="p">{</span>
    <span class="n">U32</span>         <span class="n">TimeStamp</span><span class="p">;</span>                          <span class="cm">/* 00h */</span>
    <span class="n">U32</span>         <span class="n">Reserved1</span><span class="p">;</span>                          <span class="cm">/* 04h */</span>
    <span class="n">U16</span>         <span class="n">LogSequence</span><span class="p">;</span>                        <span class="cm">/* 08h */</span>
    <span class="n">U16</span>         <span class="n">LogEntryQualifier</span><span class="p">;</span>                  <span class="cm">/* 0Ah */</span>
    <span class="n">U8</span>          <span class="n">LogData</span><span class="p">[</span><span class="n">MPI_LOG_0_LOG_DATA_LENGTH</span><span class="p">];</span> <span class="cm">/* 0Ch */</span>
<span class="p">}</span> <span class="n">MPI_LOG_0_ENTRY</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_MPI_LOG_0_ENTRY</span><span class="p">,</span>
  <span class="n">MpiLog0Entry_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pMpiLog0Entry_t</span><span class="p">;</span>

<span class="cm">/* values for Log Page 0 LogEntry LogEntryQualifier field */</span>
<span class="cp">#define MPI_LOG_0_ENTRY_QUAL_ENTRY_UNUSED           (0x0000)</span>
<span class="cp">#define MPI_LOG_0_ENTRY_QUAL_POWER_ON_RESET         (0x0001)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_CONFIG_PAGE_LOG_0</span>
<span class="p">{</span>
    <span class="n">CONFIG_EXTENDED_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 00h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 08h */</span>
    <span class="n">U32</span>                         <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0Ch */</span>
    <span class="n">U16</span>                         <span class="n">NumLogEntries</span><span class="p">;</span>              <span class="cm">/* 10h */</span>
    <span class="n">U16</span>                         <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 12h */</span>
    <span class="n">MPI_LOG_0_ENTRY</span>             <span class="n">LogEntry</span><span class="p">[</span><span class="n">MPI_LOG_0_NUM_LOG_ENTRIES</span><span class="p">];</span> <span class="cm">/* 14h */</span>
<span class="p">}</span> <span class="n">CONFIG_PAGE_LOG_0</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">PTR_CONFIG_PAGE_LOG_0</span><span class="p">,</span>
  <span class="n">LogPage0_t</span><span class="p">,</span> <span class="n">MPI_POINTER</span> <span class="n">pLogPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI_LOG_0_PAGEVERSION               (0x01)</span>


<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
