// Seed: 284302165
module module_0 (
    output supply1 id_0,
    output wire id_1
);
  assign id_1 = ~id_3 ? 1'b0 : id_3;
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    output supply0 id_7,
    output wire id_8,
    output tri0 id_9,
    input tri id_10,
    input wand id_11,
    output tri0 id_12,
    output uwire id_13,
    output supply1 id_14,
    output tri1 id_15,
    output uwire id_16,
    input supply1 id_17,
    input tri1 id_18,
    output tri1 id_19,
    input tri id_20,
    output supply0 id_21,
    output tri0 id_22,
    input supply1 id_23,
    input tri1 id_24
    , id_31,
    input supply0 id_25,
    input wor id_26,
    input wor id_27,
    input supply0 id_28,
    input wor id_29
);
  wire id_32;
  module_0(
      id_22, id_0
  ); id_33(
      .id_0(1),
      .id_1(id_22),
      .id_2(id_8),
      .id_3(1),
      .id_4(),
      .id_5(1),
      .id_6(id_7),
      .id_7(1),
      .id_8(id_13),
      .id_9(1),
      .id_10(id_22),
      .id_11(id_29),
      .id_12(1),
      .id_13(id_11)
  );
  generate
    assign id_14 = "" <= id_23;
  endgenerate
endmodule
