// Seed: 3128711961
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input tri0 id_3
    , id_24,
    output wor id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    input tri0 id_8,
    input tri id_9,
    output wor id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input wand id_14,
    input tri1 id_15,
    output tri0 id_16,
    output wor id_17,
    input tri0 id_18,
    output wire id_19,
    output wor id_20
    , id_25,
    input wire id_21,
    output tri1 id_22
);
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input tri0 id_2,
    output wand id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply1 id_6,
    output wand id_7
);
  wire id_9;
  wire id_10 = id_9;
  nor (id_1, id_2, id_10, id_9, id_6, id_4, id_0, id_5);
  module_0(
      id_1,
      id_5,
      id_4,
      id_6,
      id_1,
      id_5,
      id_6,
      id_4,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_7,
      id_3,
      id_5,
      id_7,
      id_3,
      id_0,
      id_1
  );
endmodule
