# top_module

## module diagram

![top_module](https://github.com/KaihaoYuHW/Verilog_a-simple-Voltmeter/blob/main/doc/top_module.png)
