digraph "CFG for '_Z10vector_muliPKfiiS0_iiPfii' function" {
	label="CFG for '_Z10vector_muliPKfiiS0_iiPfii' function";

	Node0x49fa7d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%10:\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %13 = getelementptr i8, i8 addrspace(4)* %12, i64 4\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 4, !range !4, !invariant.load !5\l  %16 = zext i16 %15 to i32\l  %17 = mul i32 %11, %16\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %19 = add i32 %17, %18\l  %20 = icmp slt i32 %19, %0\l  br i1 %20, label %21, label %37\l|{<s0>T|<s1>F}}"];
	Node0x49fa7d0:s0 -> Node0x49fd2a0;
	Node0x49fa7d0:s1 -> Node0x49fd330;
	Node0x49fd2a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%21:\l21:                                               \l  %22 = mul nsw i32 %19, %3\l  %23 = add nsw i32 %22, %2\l  %24 = sext i32 %23 to i64\l  %25 = getelementptr inbounds float, float addrspace(1)* %1, i64 %24\l  %26 = load float, float addrspace(1)* %25, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %27 = mul nsw i32 %19, %6\l  %28 = add nsw i32 %27, %5\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %4, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %32 = fmul contract float %26, %31\l  %33 = mul nsw i32 %19, %9\l  %34 = add nsw i32 %33, %8\l  %35 = sext i32 %34 to i64\l  %36 = getelementptr inbounds float, float addrspace(1)* %7, i64 %35\l  store float %32, float addrspace(1)* %36, align 4, !tbaa !7\l  br label %37\l}"];
	Node0x49fd2a0 -> Node0x49fd330;
	Node0x49fd330 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%37:\l37:                                               \l  ret void\l}"];
}
