{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574675164208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574675164208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 18:46:04 2019 " "Processing started: Mon Nov 25 18:46:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574675164208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574675164208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574675164208 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574675164767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/tb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574675164830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574675164830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practice09.v 6 6 " "Found 6 design units, including 6 entities, in source file practice09.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574675164846 ""} { "Info" "ISGN_ENTITY_NAME" "2 fnd_dec " "Found entity 2: fnd_dec" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574675164846 ""} { "Info" "ISGN_ENTITY_NAME" "3 double_fig_sep " "Found entity 3: double_fig_sep" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574675164846 ""} { "Info" "ISGN_ENTITY_NAME" "4 led_disp " "Found entity 4: led_disp" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574675164846 ""} { "Info" "ISGN_ENTITY_NAME" "5 ir_rx " "Found entity 5: ir_rx" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574675164846 ""} { "Info" "ISGN_ENTITY_NAME" "6 top " "Found entity 6: top" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574675164846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574675164846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574675164877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_rx ir_rx:ir_rx_u_ir " "Elaborating entity \"ir_rx\" for hierarchy \"ir_rx:ir_rx_u_ir\"" {  } { { "practice09.v" "ir_rx_u_ir" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574675164892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 practice09.v(245) " "Verilog HDL assignment warning at practice09.v(245): truncated value with size 32 to match size of target (16)" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574675164892 "|top|ir_rx:ir_rx_u_ir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 practice09.v(250) " "Verilog HDL assignment warning at practice09.v(250): truncated value with size 32 to match size of target (16)" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574675164892 "|top|ir_rx:ir_rx_u_ir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 practice09.v(277) " "Verilog HDL assignment warning at practice09.v(277): truncated value with size 32 to match size of target (6)" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574675164908 "|top|ir_rx:ir_rx_u_ir"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "practice09.v(299) " "Verilog HDL Case Statement information at practice09.v(299): all case item expressions in this case statement are onehot" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 299 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1574675164908 "|top|ir_rx:ir_rx_u_ir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco ir_rx:ir_rx_u_ir\|nco:u_nco " "Elaborating entity \"nco\" for hierarchy \"ir_rx:ir_rx_u_ir\|nco:u_nco\"" {  } { { "practice09.v" "u_nco" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574675164924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_dec fnd_dec:fnd_dec_u0 " "Elaborating entity \"fnd_dec\" for hierarchy \"fnd_dec:fnd_dec_u0\"" {  } { { "practice09.v" "fnd_dec_u0" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574675164939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_disp led_disp:led_disp_u " "Elaborating entity \"led_disp\" for hierarchy \"led_disp:led_disp_u\"" {  } { { "practice09.v" "led_disp_u" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574675164939 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice09.v(168) " "Verilog HDL Always Construct warning at practice09.v(168): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice09.v(169) " "Verilog HDL Always Construct warning at practice09.v(169): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice09.v(170) " "Verilog HDL Always Construct warning at practice09.v(170): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice09.v(171) " "Verilog HDL Always Construct warning at practice09.v(171): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice09.v(172) " "Verilog HDL Always Construct warning at practice09.v(172): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_dp practice09.v(173) " "Verilog HDL Always Construct warning at practice09.v(173): variable \"i_six_dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice09.v(182) " "Verilog HDL Always Construct warning at practice09.v(182): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice09.v(183) " "Verilog HDL Always Construct warning at practice09.v(183): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice09.v(184) " "Verilog HDL Always Construct warning at practice09.v(184): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice09.v(185) " "Verilog HDL Always Construct warning at practice09.v(185): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice09.v(186) " "Verilog HDL Always Construct warning at practice09.v(186): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_six_digit_seg practice09.v(187) " "Verilog HDL Always Construct warning at practice09.v(187): variable \"i_six_digit_seg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1574675164939 "|top|led_disp:led_disp_u"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_seg_dp GND " "Pin \"o_seg_dp\" is stuck at GND" {  } { { "practice09.v" "" { Text "C:/Users/SM-PC/Desktop/project1810918/practice09/practice09.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574675165575 "|top|o_seg_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574675165575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574675165700 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1574675165944 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574675166105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574675166105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "316 " "Implemented 316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574675166206 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574675166206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "299 " "Implemented 299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574675166206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574675166206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574675166234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 18:46:06 2019 " "Processing ended: Mon Nov 25 18:46:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574675166234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574675166234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574675166234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574675166234 ""}
