#define Control_addr_0 0xFF000000
#define Baud_rate_divider_addr_0 0xFF000034
#define Rx_FIFO_byte_status_addr_0 0xFF000048
#define FIFO_addr_0 0xFF000030
#define Chnl_int_sts_addr_0 0xFF000014
#define Rcvr_timeout_addr_0 0xFF00001C
#define Rcvr_FIFO_trigger_level_addr_0 0xFF000020
#define Chan_sts_0 0xFF00002C
#define Intrpt_mask_0 0xFF000010
#define Baud_rate_gen_0 0xFF000018
#define Tx_FIFO_trigger_0 0xFF000044
#define mode_addr_0 0xFF000004
#define intrpt_en_addr_0 0xFF000008
#define intrpt_dis_addr_0 0xFF00000C

#define Control_addr_1 0xFF010000
#define Baud_rate_divider_addr_1 0xFF010034
#define Rx_FIFO_byte_status_addr_1 0xFF010048
#define FIFO_addr_1 0xFF010030
#define Chnl_int_sts_addr_1 0xFF010014
#define Rcvr_timeout_addr_1 0xFF01001C
#define Rcvr_FIFO_trigger_level_addr_1 0xFF010020
#define Chan_sts_1 0xFF01002C
#define Intrpt_mask_1 0xFF010010
#define Baud_rate_gen_1 0xFF010018
#define Tx_FIFO_trigger_1 0xFF010044
#define mode_addr_1 0xFF010004
#define intrpt_en_addr_1 0xFF010008
#define intrpt_dis_addr_1 0xFF01000C
